

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 k 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab531e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531e4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab531d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x403b7b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z20histo_prescan_kernelPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (histo.1.sm_70.ptx:59) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (histo.1.sm_70.ptx:80) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (histo.1.sm_70.ptx:75) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108 (histo.1.sm_70.ptx:77) cvt.rn.f32.u32%f80, %r36;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (histo.1.sm_70.ptx:85) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (histo.1.sm_70.ptx:99) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (histo.1.sm_70.ptx:109) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (histo.1.sm_70.ptx:121) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x228 (histo.1.sm_70.ptx:123) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (histo.1.sm_70.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (histo.1.sm_70.ptx:137) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (histo.1.sm_70.ptx:149) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d8 (histo.1.sm_70.ptx:151) @%p8 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (histo.1.sm_70.ptx:163) setp.gt.u32%p9, %r1, 15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (histo.1.sm_70.ptx:164) @%p9 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (histo.1.sm_70.ptx:176) setp.gt.u32%p10, %r1, 7;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (histo.1.sm_70.ptx:177) @%p10 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (histo.1.sm_70.ptx:189) setp.gt.u32%p11, %r1, 3;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c8 (histo.1.sm_70.ptx:190) @%p11 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (histo.1.sm_70.ptx:202) setp.gt.u32%p12, %r1, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (histo.1.sm_70.ptx:203) @%p12 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (histo.1.sm_70.ptx:215) setp.ne.s32%p13, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x468 (histo.1.sm_70.ptx:216) @%p13 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (histo.1.sm_70.ptx:239) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20histo_prescan_kernelPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8076
gpu_sim_insn = 4427904
gpu_ipc =     548.2794
gpu_tot_sim_cycle = 8076
gpu_tot_sim_insn = 4427904
gpu_tot_ipc =     548.2794
gpu_tot_issued_cta = 64
gpu_occupancy = 18.7382% 
gpu_tot_occupancy = 18.7382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0267
partiton_level_parallism_total  =       2.0267
partiton_level_parallism_util =      25.1043
partiton_level_parallism_util_total  =      25.1043
L2_BW  =      73.4168 GB/Sec
L2_BW_total  =      73.4168 GB/Sec
gpu_total_sim_rate=126511
############## bottleneck_stats #############
cycles: core 8076, icnt 8076, l2 8076, dram 6064
gpu_ipc	548.279
gpu_tot_issued_cta = 64, average cycles = 126
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.057	64
L1D data util	0.131	64	0.165	2
L1D tag util	0.061	64	0.079	2
L2 data util	0.032	64	0.046	51
L2 tag util	0.032	64	0.046	51
n_l2_access	 16368
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	51

latency_l1_hit:	397120, num_l1_reqs:	19856
L1 hit latency:	20
latency_l2_hit:	3151935, num_l2_reqs:	16368
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.129	64	0.162	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.032	64	0.041	0
sp pipe util	0.009	64	0.011	0
sfu pipe util	0.010	64	0.012	0
ldst mem cycle	0.000	64	0.000	0

smem port	0.015	64

n_reg_bank	16
reg port	0.035	16	0.057	1
L1D tag util	0.061	64	0.079	2
L1D fill util	0.025	64	0.031	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.002	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.032	64	0.046	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	0	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	51

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 9600, n_smem_accesses 9600

tmp_counter/12	0.032

run 0.072, fetch 0.004, sync 0.114, control 0.007, data 0.799, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
216, 157, 149, 149, 141, 141, 141, 141, 133, 133, 133, 133, 133, 133, 133, 133, 
gpgpu_n_tot_thrd_icount = 4708352
gpgpu_n_tot_w_icount = 147136
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7900	W0_Idle:193841	W0_Scoreboard:430171	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142720
single_issue_nums: WS0:39872	WS1:36096	WS2:35584	WS3:35584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 8076
Req_Network_injected_packets_per_cycle =       2.0267 
Req_Network_conflicts_per_cycle =       0.9659
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0918
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 8076
Reply_Network_injected_packets_per_cycle =        2.0267
Reply_Network_conflicts_per_cycle =        0.2098
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 126511 (inst/sec)
gpgpu_simulation_rate = 230 (cycle/sec)
gpgpu_silicon_slowdown = 4921739x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4058fd (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: Finding dominators for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: Finding postdominators for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11kernel_l2wbv'...
GPGPU-Sim PTX: reconvergence points for _Z11kernel_l2wbv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9420 (histo.1.sm_70.ptx:6477) @%p1 bra BB17_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9440 (histo.1.sm_70.ptx:6487) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11kernel_l2wbv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11kernel_l2wbv'.
GPGPU-Sim PTX: pushing kernel '_Z11kernel_l2wbv' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11kernel_l2wbv'
Destroy streams for kernel 2: size 0
kernel_name = _Z11kernel_l2wbv 
kernel_launch_uid = 2 
gpu_sim_cycle = 5097
gpu_sim_insn = 458880
gpu_ipc =      90.0294
gpu_tot_sim_cycle = 13173
gpu_tot_sim_insn = 4886784
gpu_tot_ipc =     370.9697
gpu_tot_issued_cta = 128
gpu_occupancy = 21.8142% 
gpu_tot_occupancy = 18.8262% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       1.2425
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      25.1043
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      45.0098 GB/Sec
gpu_total_sim_rate=122169
############## bottleneck_stats #############
cycles: core 5097, icnt 5097, l2 5097, dram 3827
gpu_ipc	90.029
gpu_tot_issued_cta = 128, average cycles = 40
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.009	64
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.020	64	0.025	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.003	64	0.003	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.004	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.000	0	0.000	1

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.270, fetch 0.115, sync 0.141, control 0.018, data 0.456, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
233, 171, 163, 163, 155, 155, 155, 155, 147, 147, 147, 147, 147, 147, 147, 147, 
gpgpu_n_tot_thrd_icount = 5173248
gpgpu_n_tot_w_icount = 161664
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9406	W0_Idle:197194	W0_Scoreboard:433980	W1:1408	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:157056
single_issue_nums: WS0:43648	WS1:39680	WS2:39168	WS3:39168	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9891 n_nop=9891 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9891i bk1: 0a 9891i bk2: 0a 9891i bk3: 0a 9891i bk4: 0a 9891i bk5: 0a 9891i bk6: 0a 9891i bk7: 0a 9891i bk8: 0a 9891i bk9: 0a 9891i bk10: 0a 9891i bk11: 0a 9891i bk12: 0a 9891i bk13: 0a 9891i bk14: 0a 9891i bk15: 0a 9891i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9891 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9891 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9891 
n_nop = 9891 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 13173
Req_Network_injected_packets_per_cycle =       1.2425 
Req_Network_conflicts_per_cycle =       0.5922
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0563
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0194

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 13173
Reply_Network_injected_packets_per_cycle =        1.2425
Reply_Network_conflicts_per_cycle =        0.1286
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0155
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 122169 (inst/sec)
gpgpu_simulation_rate = 329 (cycle/sec)
gpgpu_silicon_slowdown = 3440729x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab531d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab531c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x404110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1278 (histo.1.sm_70.ptx:852) @%p3 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e8 (histo.1.sm_70.ptx:869) mul.wide.u32 %rd20, %r30, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1378 (histo.1.sm_70.ptx:887) @%p6 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f0 (histo.1.sm_70.ptx:905) add.s64 %rd4, %rd3, %rd20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1478 (histo.1.sm_70.ptx:922) @%p9 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f0 (histo.1.sm_70.ptx:940) add.s64 %rd5, %rd4, %rd20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1578 (histo.1.sm_70.ptx:957) @%p12 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (histo.1.sm_70.ptx:974) add.s32 %r103, %r113, %r29;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1650 (histo.1.sm_70.ptx:987) @%p13 bra BB4_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1658 (histo.1.sm_70.ptx:989) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'.
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
Destroy streams for kernel 3: size 0
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 3 
gpu_sim_cycle = 18544
gpu_sim_insn = 19033560
gpu_ipc =    1026.3999
gpu_tot_sim_cycle = 31717
gpu_tot_sim_insn = 23920344
gpu_tot_ipc =     754.1805
gpu_tot_issued_cta = 193
gpu_occupancy = 23.8213% 
gpu_tot_occupancy = 22.8541% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.3106
partiton_level_parallism_total  =       9.4677
partiton_level_parallism_util =      22.5943
partiton_level_parallism_util_total  =      22.7181
L2_BW  =     554.6116 GB/Sec
L2_BW_total  =     342.9591 GB/Sec
gpu_total_sim_rate=169647
############## bottleneck_stats #############
cycles: core 18544, icnt 18544, l2 18544, dram 13924
gpu_ipc	1026.400
gpu_tot_issued_cta = 193, average cycles = 96
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5616 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.106	65
L1D data util	0.766	65	0.943	25
L1D tag util	0.197	65	0.242	0
L2 data util	0.448	64	0.451	37
L2 tag util	0.239	64	0.239	7
n_l2_access	 283920
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.341	32	0.345	17

latency_l1_hit:	5040, num_l1_reqs:	252
L1 hit latency:	20
latency_dram:	107495356, num_dram_reqs:	283920
DRAM latency:	378

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.215	65	0.264	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.036	65	0.045	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.087	16	0.101	6
L1D tag util	0.197	65	0.242	0
L1D fill util	0.087	65	0.107	0
n_l1d_mshr	4096
L1D mshr util	0.012	65
n_l1d_missq	16
L1D missq util	0.012	65
L1D hit rate	0.001
L1D miss rate	0.999
L1D rsfail rate	0.000
L2 tag util	0.239	64	0.239	7
L2 fill util	0.109	64	0.109	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.219	64	0.233	61
L2 missq util	0.004	64	0.004	47
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.606	32	0.618	12

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.247

run 0.056, fetch 0.012, sync 0.012, control 0.000, data 0.918, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4729, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4787, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 5128, Miss = 4808, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4474, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311668
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42425
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
838, 776, 768, 768, 760, 760, 760, 760, 752, 752, 752, 752, 752, 752, 752, 752, 
gpgpu_n_tot_thrd_icount = 25307648
gpgpu_n_tot_w_icount = 790864
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26630	W0_Idle:283541	W0_Scoreboard:3040173	W1:1408	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:39325	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:746931
single_issue_nums: WS0:200948	WS1:196980	WS2:196468	WS3:196468	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1311 
max_icnt2mem_latency = 193 
maxmrqlatency = 630 
max_icnt2sh_latency = 55 
averagemflatency = 367 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:24304 	16568 	11262 	10655 	16297 	42296 	9676 	3411 	626 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167194 	81209 	50522 	1363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	188063 	87148 	23069 	1896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	213372 	58920 	23434 	4417 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5660      5666      5706      5858      5602      5617      5779      5601      5728      5763      5764      5699      5683      5691      5598      5630 
dram[1]:      5598      5668      5750      5871      5711      5712      5680      5625      5726      5676      5662      5774      5631      5617      5618      5601 
dram[2]:      5635      5615      5638      5838      5622      5655      5774      5601      5642      5828      5806      5682      5822      5763      5700      5702 
dram[3]:      5603      5602      5890      5840      5754      5710      5770      5695      5601      5605      5625      5799      5698      5667      5659      5650 
dram[4]:      5703      5649      5611      5651      5633      5764      5858      5623      5676      5698      5601      5708      5706      5755      5794      5776 
dram[5]:      5658      5630      5601      5609      5767      5776      5878      5727      5690      5651      5615      5716      5638      5695      5851      5664 
dram[6]:      5803      5759      5662      5602      5630      5633      5775      5687      5799      5623      5601      5770      5836      5626      5714      5731 
dram[7]:      5719      5702      5646      5650      5601      5605      5876      5756      5751      5731      5678      5795      5622      5602      5772      5645 
dram[8]:      5826      5763      5750      5718      5666      5683      5622      5598      5708      5802      5625      5864      5601      5664      5880      5602 
dram[9]:      5619      5630      5663      5759      5617      5657      5691      5611      5898      5675      5766      5824      5680      5696      5851      5598 
dram[10]:      5603      5802      5730      5711      5752      5766      5601      5649      5638      5602      5687      5871      5651      5754      5892      5629 
dram[11]:      5683      5703      5598      5601      5662      5690      5707      5634      5602      5708      5747      5879      5791      5716      5732      5635 
dram[12]:      5645      5756      5619      5591      5758      5736      5748      5715      5706      5650      5598      5607      5686      5672      5926      5631 
dram[13]:      5824      5783      5629      5615      5666      5610      5719      5738      5658      5611      5607      5591      5760      5812      5932      5686 
dram[14]:      5726      5838      5602      5667      5815      5601      5670      5695      5790      5716      5662      5622      5598      5638      5902      5687 
dram[15]:      5726      5876      5668      5682      5707      5598      5601      5739      5670      5788      5637      5646      5622      5602      5879      5667 
dram[16]:      5675      5858      5635      5678      5776      5617      5591      5887      5760      5674      5710      5832      5659      5734      5613      5609 
dram[17]:      5843      5880      5687      5710      5786      5670      5622      5623      5641      5792      5732      5659      5660      5645      5601      5602 
dram[18]:      5603      5625      5708      5710      5872      5647      5649      5602      5601      5778      5667      5668      5770      5843      5687      5735 
dram[19]:      5706      5653      5746      5842      5934      5727      5763      5658      5601      5799      5680      5615      5759      5666      5617      5630 
dram[20]:      5623      5601      5598      5629      5851      5659      5630      5621      5631      5814      5795      5719      5667      5747      5774      5684 
dram[21]:      5641      5687      5626      5603      5866      5688      5704      5807      5660      5880      5598      5601      5728      5646      5686      5699 
dram[22]:      5724      5683      5646      5696      5637      5602      5718      5649      5610      5904      5607      5670      5875      5601      5744      5734 
dram[23]:      5763      5629      5615      5639      5726      5712      5907      5734      5686      5908      5651      5722      5800      5601      5627      5642 
dram[24]:      5675      5630      5694      5796      5601      5695      5617      5609      5686      5922      5660      5720      5867      5662      5598      5759 
dram[25]:      5622      5653      5775      5710      5726      5623      5601      5602      5643      5923      5727      5659      5698      5630      5670      5734 
dram[26]:      5601      5598      5668      5792      5711      5704      5688      5683      5630      5639      5779      5780      5900      5618      5625      5787 
dram[27]:      5603      5684      5751      5618      5666      5752      5646      5634      5601      5598      5698      5799      5923      5671      5756      5818 
dram[28]:      5625      5619      5838      5602      5643      5692      5743      5731      5706      5688      5601      5631      5900      5668      5670      5859 
dram[29]:      5631      5711      5755      5611      5622      5775      5667      5659      5642      5609      5707      5601      5858      5646      5728      5846 
dram[30]:      5618      5667      5776      5601      5598      5778      5704      5727      5767      5748      5646      5708      5637      5625      5735      5876 
dram[31]:      5723      5778      5694      5708      5683      5623      5625      5650      5740      5667      5618      5653      5598      5601      5790      5922 
average row accesses per activate:
dram[0]:  7.157895  8.151515  8.121212 10.000000  7.243243  8.580646  8.633333  8.312500  6.634146  6.348837  6.560976  6.585366  6.380952  7.764706  8.777778  8.344828 
dram[1]:  7.025641  7.388889  8.933333  8.187500  8.468750  8.250000 10.240000  9.172414  5.913043  5.750000  7.657143  6.871795  7.685714  6.380952 10.347826  8.066667 
dram[2]:  6.658536  6.871795  9.172414  9.961538  8.030303  8.800000  9.250000  9.241380  5.787234  5.978261  7.052631  8.343750  6.348837  6.700000 10.347826  8.344828 
dram[3]:  6.088889  7.444445  6.700000  8.666667  8.516129  9.103448 10.000000  7.882353  6.750000  6.800000  7.852941  7.852941  7.026316  8.612904 10.391304  7.870968 
dram[4]:  6.658536  8.121212  7.216216  8.354838  8.218750  8.548388  8.931034  8.181818  6.500000  6.250000  8.121212  7.794117  7.026316  7.416667  9.958333  7.625000 
dram[5]:  7.157895  8.612904  6.948718  7.250000  9.250000  8.548388 10.750000  9.310345  7.324324  6.452381  8.966666  8.030303  7.444445  8.030303  9.520000  7.870968 
dram[6]:  6.800000  7.628572  7.416667  9.285714  8.451612  9.103448 11.217391  7.714286  6.750000  6.725000  6.775000  7.444445  7.823529  7.628572  9.916667  9.384615 
dram[7]:  7.297297  7.764706  8.181818  7.542857  8.700000  8.548388  8.896552  7.941176  6.279070  7.685714  7.527778  8.121212  7.026316  8.030303 10.727273  9.384615 
dram[8]:  6.750000  8.800000  7.243243  8.516129  8.187500 10.153846  8.666667  7.297297  7.105263  6.404762  7.742857  7.189189  6.820513  7.911765 10.260870  8.379311 
dram[9]:  6.923077  7.333333  7.657143  7.600000  8.733334  9.172414  9.629630  7.500000  6.136364  6.585366  7.714286  7.542857  6.973684  8.121212  9.076923  8.413794 
dram[10]:  6.136364  7.969697  8.375000  8.250000  8.218750  7.823529  9.629630  7.941176  6.452381  6.750000  6.022222  7.189189  7.969697  6.428571  9.600000  6.971428 
dram[11]:  7.970588  8.187500  9.241380  9.500000  8.156250  8.580646  9.034483  8.500000  5.645833  7.500000  6.948718  8.548388  7.250000  6.404762  7.933333  6.971428 
dram[12]:  6.682927  6.675000  8.375000  8.218750 10.076923  8.090909  9.034483  8.774194  6.044445  6.585366  7.500000  7.852941  6.717949  6.536585  7.933333  6.971428 
dram[13]:  6.111111  7.444445  8.677420  8.800000 10.076923  8.900000 10.076923  6.974359  6.181818  6.325582  6.923077  8.090909  6.842105  6.487805  7.437500  7.625000 
dram[14]:  6.500000  7.078948  7.714286  7.628572  9.068966  8.866667  7.485714  8.242424  6.658536  6.825000  7.771429  8.060606  6.868421  6.973684  8.814815  9.307693 
dram[15]:  6.800000  7.600000  7.941176  7.600000  9.666667  7.882353  9.703704  6.800000  6.825000  6.871795  8.058824  6.923077  8.156250  7.000000  8.814815  8.344828 
dram[16]:  6.395349  7.162162  8.437500  8.580646  7.969697  8.406250  8.451612  7.555555  6.725000  7.078948  6.372093  7.297297  7.485714  6.625000  9.153846  8.925926 
dram[17]:  5.612245  6.973684  7.685714  7.571429  8.733334  7.657143 10.916667  8.000000  6.428571  6.325582  6.348837  6.404762  7.333333  6.923077  8.206897  8.100000 
dram[18]:  5.829787  7.162162  8.645162  7.823529  8.187500  6.923077  8.516129  8.242424  6.325582  7.742857  6.609756  8.933333  7.135135  8.437500  9.916667  9.230769 
dram[19]:  6.325582  6.380952  8.281250  6.973684  7.939394  8.375000 10.560000  7.941176  6.800000  7.742857  8.437500  7.882353  8.250000  7.714286  8.888889  9.520000 
dram[20]:  6.348837  6.871795  8.121212  7.135135  8.700000  7.105263  9.103448  7.052631  6.088889  7.025641  7.555555  8.121212  8.250000  7.078948  7.500000  8.500000 
dram[21]:  7.025641  6.325582  8.580646  7.388889  8.419354  8.612904  9.777778  7.472222  7.210526  6.825000  7.685714  8.580646  6.947369  8.406250  9.600000 10.727273 
dram[22]:  6.948718  6.923077  7.764706  8.060606  8.187500  7.628572  9.777778  7.882353  6.088889  6.850000  6.897436  6.725000  8.250000  7.852941  8.888889 11.800000 
dram[23]:  7.105263  6.923077  9.428572  7.444445  8.516129  8.866667  9.428572  7.388889  6.571429  6.066667  7.882353  6.923077  7.823529  7.882353 10.000000 11.238095 
dram[24]:  7.472222  6.279070  8.218750  7.444445  9.103448  7.600000  8.516129  8.000000  6.111111  6.682927  7.052631  6.428571  8.612904  7.444445 10.434783 11.190476 
dram[25]:  6.750000  6.428571 10.076923  7.823529  9.172414  8.060606  8.000000  8.833333  6.731707  6.974359  7.388889  6.609756  7.600000  7.852941 10.434783  9.826087 
dram[26]:  6.044445  6.536585 10.000000  8.090909  8.833333  9.535714  8.250000  9.428572  6.441861  7.236842  7.333333  6.897436  8.516129  6.871795  8.642858  9.956522 
dram[27]:  7.500000  6.136364  9.629630  9.172414  9.500000  8.800000  8.312500  8.281250  6.465117  7.025641  7.571429  7.941176  6.947369  6.675000  8.310345  9.200000 
dram[28]:  6.302326  6.825000 11.260870  8.516129  9.357142  7.571429  8.866667  9.428572  6.155556  6.800000  8.060606  7.131579  7.514286  7.189189  7.393939  9.080000 
dram[29]:  6.948718  6.850000 10.320000  8.580646  9.777778  8.000000  8.866667  7.969697  6.177778  7.210526  8.121212  7.941176  7.705883  7.216216  8.344828 10.761905 
dram[30]:  7.210526  6.634146  9.357142  7.911765  8.451612  7.571429  8.312500  9.103448  7.025641  7.378378  8.933333  7.472222  7.485714  6.794872  8.066667  9.040000 
dram[31]:  8.151515  7.555555  9.034483  9.888889  8.766666  7.600000  8.866667  7.939394  6.658536  6.325582  6.775000  7.351351  6.769231  7.542857  7.562500 10.761905 
average row locality = 135096/17529 = 7.707000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        64        52        48        16        48        40        12        40        64        68        52        56        48        32        20        40 
dram[1]:        72        40        48        24        60        32         0        40        64        80        48        48        52        48        24        40 
dram[2]:        68        48        40        12        36        32        12        48        64        76        48        44        68        48        24        40 
dram[3]:        72        48        48        16        32        32        16        48        56        64        44        44        44        44        28        48 
dram[4]:        68        48        44        12        28        36        12        56        68        76        48        36        44        44        28        48 
dram[5]:        64        44        60        20        12        36         8        56        60        60        52        36        48        36        24        48 
dram[6]:        64        44        44        16        24        32         8        56        56        52        60        48        40        44        24        48 
dram[7]:        56        32        56        32        20        36         8        56        56        52        60        48        44        36        16        48 
dram[8]:        56        32        48        32        24        32        16        56        56        52        60        40        40        52        16        44 
dram[9]:        56        32        48        40        24        40        16        56        56        56        56        32        36        48        16        48 
dram[10]:        56        28        48        32        28        40        16        56        60        56        60        40        28        56        32        48 
dram[11]:        60        24        48        40        20        40        24        64        60        56        60        36        20        52        24        48 
dram[12]:        72        44        48        28        24        44        24        64        64        56        56        44        24        48        24        48 
dram[13]:        76        48        52        32        24        44        24        64        64        64        56        44        16        40        24        48 
dram[14]:        68        52        56        44        28        40        24        64        68        68        64        40        20        36        24        40 
dram[15]:        64        40        56        40        20        48        24        64        68        48        72        56        20        40        24        40 
dram[16]:        76        36        56        40        28        52        24        64        52        52        72        56        24        36        24        36 
dram[17]:        76        36        52        36        24        48        24        64        56        64        68        52        32        56        24        44 
dram[18]:        72        36        48        40        24        56        32        64        64        60        60        48        32        56        24        32 
dram[19]:        64        48        36        36        24        48        32        56        64        60        56        48        32        56        32        24 
dram[20]:        68        48        48        32        20        56        32        48        72        72        64        48        32        52        32        24 
dram[21]:        72        64        40        40        20        44        32        52        72        68        52        40        32        52        32        16 
dram[22]:        60        56        32        40        24        44        32        48        72        72        52        52        32        44        32        16 
dram[23]:        56        56        32        48        32        40        32        40        80        68        48        56        40        48        32        16 
dram[24]:        52        56        28        48        32        40        32        32        76        72        48        56        44        48        32        12 
dram[25]:        56        56        24        40        40        40        32        36        80        64        40        60        40        44        32         8 
dram[26]:        64        48        16        44        36        44        32        32        84        76        32        52        32        48        40        20 
dram[27]:        56        56        16        40        40        32        40        36        88        72        36        56        32        44        36        24 
dram[28]:        60        68        12        32        24        36        40        32        84        64        40        60        28        40        48        12 
dram[29]:        60        72         8        40        32        32        40        28        88        72        48        56        24        44        40         8 
dram[30]:        72        64        24        52        24        36        40        32        72        68        48        52        24        36        40         8 
dram[31]:        52        64        24        44        28        40        40        24        68        64        60        64        32        32        40         8 
total dram writes = 22464
min_bank_accesses = 0!
chip skew: 756/656 = 1.15
average mf latency per bank:
dram[0]:        690       710       727       788       704       737       809       732       690       671       729       687       706       744       768       732
dram[1]:        670       721       709       778       679       757       822       718       691       649       718       705       706       703       748       723
dram[2]:        670       702       727       805       733       751       780       692       672       664       724       711       691       715       742       725
dram[3]:        676       708       754       822       749       768       796       709       704       669       729       751       741       731       746       734
dram[4]:        708       729       715       804       776       774       815       690       690       668       719       753       728       738       751       750
dram[5]:        701       734       690       788       826       768       831       706       719       694       701       750       722       747       770       748
dram[6]:        710       729       732       781       760       756       832       690       720       711       688       708       735       718       769       735
dram[7]:        718       747       681       741       770       738       813       689       734       701       684       709       708       738       783       728
dram[8]:        699       734       723       740       764       772       776       670       698       712       679       711       724       700       768       719
dram[9]:        708       762       720       721       762       748       792       676       733       694       719       761       724       713       791       708
dram[10]:        718       758       721       747       764       753       779       679       698       683       691       744       752       701       743       715
dram[11]:        683       766       691       700       779       730       759       658       699       682       687       741       782       703       773       714
dram[12]:        667       737       711       744       779       741       774       679       696       690       679       721       772       723       765       712
dram[13]:        660       710       686       743       779       710       771       685       704       665       705       725       806       750       782       725
dram[14]:        675       707       687       730       772       726       785       691       697       650       680       724       782       749       777       747
dram[15]:        688       743       686       727       792       701       766       676       690       711       656       698       767       740       787       747
dram[16]:        678       748       689       731       782       685       769       687       726       703       668       716       761       761       758       745
dram[17]:        677       735       698       751       785       696       769       655       706       684       679       718       738       709       763       715
dram[18]:        674       731       712       740       776       688       755       661       695       686       683       713       738       713       766       750
dram[19]:        696       702       739       750       774       700       757       676       684       686       685       707       736       714       748       761
dram[20]:        679       695       699       738       796       686       733       692       647       670       673       692       727       711       735       756
dram[21]:        653       669       723       733       777       728       754       693       657       675       687       736       739       716       759       791
dram[22]:        688       680       730       712       745       704       772       688       660       644       697       706       727       730       757       781
dram[23]:        704       682       736       698       738       710       777       712       651       682       686       702       717       695       742       769
dram[24]:        714       705       764       732       750       727       765       733       657       688       685       745       723       716       744       788
dram[25]:        707       718       786       756       766       738       779       744       654       703       736       748       755       726       777       907
dram[26]:        705       730       803       748       770       719       772       734       640       678       769       753       764       722       735       774
dram[27]:        696       726       812       749       782       761       763       736       630       674       750       744       774       738       750       763
dram[28]:        690       685       813       776       805       744       751       759       637       677       738       728       790       739       720       815
dram[29]:        695       703       808       750       795       756       772       778       635       667       723       732       793       738       755       845
dram[30]:        685       712       795       725       795       762       777       765       680       714       708       744       787       750       762       857
dram[31]:        707       714       793       718       784       749       759       787       674       722       689       723       765       751       788       821
maximum mf latency per bank:
dram[0]:       1018       992      1164       950       879      1015       990      1026      1038       974      1086      1029      1118       908       927       981
dram[1]:       1187       952      1030      1014       950       979       897       884      1247      1051       988       964      1038      1041       937      1063
dram[2]:       1171       923      1118       963       892       927       968       911      1124       987      1161       976      1046      1091       912      1008
dram[3]:       1038       997      1214      1056       873       952      1000       972      1013       981       943      1184      1261      1059       910      1002
dram[4]:       1080       972       893       924       968      1005       991       938       975      1081       976       985       907      1075       945      1095
dram[5]:       1147      1047      1082      1141      1029      1035       951      1222      1069       978       928      1048       971       979       928      1171
dram[6]:       1072       977      1037       934       941       920       955       898      1165       976      1043       980       972       984       926       982
dram[7]:       1043       907       915       961       980      1017       900       948      1068       874       954      1005      1065       955       942      1056
dram[8]:       1036       912       985       902      1009      1051       857       935      1053      1001       899       930       908      1146       857       927
dram[9]:       1094       975       926       908       893      1038       894       858       964      1038      1240      1031       926      1030       885       894
dram[10]:       1051       881       976       921       890       997       879       896      1010       928      1043      1002       906       963      1046       920
dram[11]:       1163       962       954       894       880      1036       987      1139      1059       963       988       989       971       921      1034       952
dram[12]:        918      1126      1073       923       889      1047       986      1016       996      1073       908       962      1015      1015      1167       927
dram[13]:        987      1016       888       909       959       955       930      1001      1085      1037      1109      1051       970       996      1045      1017
dram[14]:        984      1046       968      1094       953      1122      1039      1007      1001      1043       965       979       938      1129      1003       940
dram[15]:        958      1015       952       941       907      1048       982       939      1102       979       902      1004       951       921       915       986
dram[16]:       1309      1003       916       997      1090       885      1082       938       966       928      1076      1108      1005       916       911       977
dram[17]:        986       937      1025      1065      1065       903       956       872       994       983      1103      1057       950      1055      1021       915
dram[18]:       1110      1000       982      1231       989      1185      1039       883      1101      1044      1059      1053      1066      1034      1040       930
dram[19]:       1169      1081       951       982      1032       969       965       938      1082      1004       910       977       971       973       876       899
dram[20]:       1075       947       973      1038      1101      1068       889      1030      1070      1154       935      1015       983       993      1039       875
dram[21]:       1067      1067       988      1311       968      1048       887       972      1085      1008       964      1007      1017      1071      1096       954
dram[22]:        961       973       951       900       906      1018       965       913      1031       967      1078      1040       897       954       935       885
dram[23]:        983      1037       932      1032      1057       988      1050      1068      1132      1066       897      1069       947      1003       985       943
dram[24]:       1024       999       875      1244       961       984      1034       882       964      1281       901      1028      1037      1010       916       921
dram[25]:       1021      1031       923       902       966      1016       969       894       998      1056       927      1034      1161       924      1208       920
dram[26]:       1025      1049       867       949       983       952       936       874      1053      1002       921       982       914      1016       976       858
dram[27]:        970      1050      1052       970      1145      1016       969       949      1002      1010       966      1171       972       996       988       984
dram[28]:       1053      1122       886      1097       987      1144       999       913      1046       975      1044      1153      1010      1029      1146       994
dram[29]:       1121      1211       890      1051      1121      1005      1047      1191      1057      1037      1048      1064       945      1045      1103       981
dram[30]:       1263      1100      1026      1088       986      1235      1042       988      1030      1256       895      1114       981       970      1112       984
dram[31]:        929      1128      1034      1005      1110      1196       989       914      1160      1089       943      1127      1070       973      1299       910
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18524 n_act=558 n_pre=542 n_ref_event=0 n_req=4223 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1994
n_activity=8773 dram_eff=0.5412
bk0: 256a 21965i bk1: 256a 22065i bk2: 256a 22003i bk3: 256a 22675i bk4: 256a 22276i bk5: 256a 22081i bk6: 256a 22508i bk7: 256a 22229i bk8: 256a 21866i bk9: 256a 21758i bk10: 256a 21729i bk11: 256a 21783i bk12: 256a 21697i bk13: 256a 22179i bk14: 232a 22690i bk15: 232a 22324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867866
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.354286
Bank_Level_Parallism = 3.758369
Bank_Level_Parallism_Col = 2.891906
Bank_Level_Parallism_Ready = 1.616259
write_to_read_ratio_blp_rw_average = 0.230499
GrpLevelPara = 2.151567 

BW Util details:
bwutil = 0.199370 
total_CMD = 23815 
util_bw = 4748 
Wasted_Col = 2981 
Wasted_Row = 635 
Idle = 15451 

BW Util Bottlenecks: 
RCDc_limit = 2429 
RCDWRc_limit = 516 
WTRc_limit = 636 
RTWc_limit = 1920 
CCDLc_limit = 1995 
rwq = 0 
CCDLc_limit_alone = 1791 
WTRc_limit_alone = 562 
RTWc_limit_alone = 1790 

Commands details: 
total_CMD = 23815 
n_nop = 18524 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 4223 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 4748 
Row_Bus_Util =  0.046189 
CoL_Bus_Util = 0.199370 
Either_Row_CoL_Bus_Util = 0.222171 
Issued_on_Two_Bus_Simul_Util = 0.023389 
issued_two_Eff = 0.105273 
queue_avg = 3.735083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.73508
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18495 n_act=553 n_pre=537 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2002
n_activity=8834 dram_eff=0.5397
bk0: 256a 21621i bk1: 256a 22356i bk2: 256a 22339i bk3: 256a 22325i bk4: 256a 22214i bk5: 256a 22217i bk6: 256a 22695i bk7: 256a 22274i bk8: 256a 21518i bk9: 256a 21517i bk10: 256a 21893i bk11: 256a 22093i bk12: 256a 22025i bk13: 256a 21802i bk14: 232a 22631i bk15: 232a 22211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869205
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.383333
Bank_Level_Parallism = 3.719424
Bank_Level_Parallism_Col = 2.908171
Bank_Level_Parallism_Ready = 1.658557
write_to_read_ratio_blp_rw_average = 0.240837
GrpLevelPara = 2.117769 

BW Util details:
bwutil = 0.200210 
total_CMD = 23815 
util_bw = 4768 
Wasted_Col = 3016 
Wasted_Row = 695 
Idle = 15336 

BW Util Bottlenecks: 
RCDc_limit = 2391 
RCDWRc_limit = 530 
WTRc_limit = 620 
RTWc_limit = 1999 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1888 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 23815 
n_nop = 18495 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4768 
Row_Bus_Util =  0.045769 
CoL_Bus_Util = 0.200210 
Either_Row_CoL_Bus_Util = 0.223389 
Issued_on_Two_Bus_Simul_Util = 0.022591 
issued_two_Eff = 0.101128 
queue_avg = 4.025152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02515
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18513 n_act=553 n_pre=537 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=706 bw_util=0.1996
n_activity=8914 dram_eff=0.5333
bk0: 256a 21705i bk1: 256a 22079i bk2: 256a 22471i bk3: 256a 22699i bk4: 256a 22447i bk5: 256a 22360i bk6: 256a 22627i bk7: 256a 22453i bk8: 256a 21622i bk9: 256a 21714i bk10: 256a 22097i bk11: 256a 22411i bk12: 256a 21716i bk13: 256a 22008i bk14: 232a 22787i bk15: 232a 22362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869112
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.412429
Bank_Level_Parallism = 3.494823
Bank_Level_Parallism_Col = 2.712406
Bank_Level_Parallism_Ready = 1.499159
write_to_read_ratio_blp_rw_average = 0.238488
GrpLevelPara = 2.074026 

BW Util details:
bwutil = 0.199622 
total_CMD = 23815 
util_bw = 4754 
Wasted_Col = 3063 
Wasted_Row = 683 
Idle = 15315 

BW Util Bottlenecks: 
RCDc_limit = 2406 
RCDWRc_limit = 519 
WTRc_limit = 601 
RTWc_limit = 1624 
CCDLc_limit = 2121 
rwq = 0 
CCDLc_limit_alone = 1949 
WTRc_limit_alone = 552 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 23815 
n_nop = 18513 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 706 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4225 
total_req = 4754 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4754 
Row_Bus_Util =  0.045769 
CoL_Bus_Util = 0.199622 
Either_Row_CoL_Bus_Util = 0.222633 
Issued_on_Two_Bus_Simul_Util = 0.022759 
issued_two_Eff = 0.102226 
queue_avg = 3.728448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.72845
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 1): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18554 n_act=542 n_pre=526 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1987
n_activity=8891 dram_eff=0.5322
bk0: 256a 21797i bk1: 256a 22199i bk2: 256a 21709i bk3: 256a 22506i bk4: 256a 22490i bk5: 256a 22539i bk6: 256a 22463i bk7: 256a 22326i bk8: 256a 21982i bk9: 256a 22171i bk10: 256a 22409i bk11: 256a 22248i bk12: 256a 21941i bk13: 256a 22206i bk14: 232a 22582i bk15: 232a 22288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871534
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.415205
Bank_Level_Parallism = 3.460398
Bank_Level_Parallism_Col = 2.647096
Bank_Level_Parallism_Ready = 1.495351
write_to_read_ratio_blp_rw_average = 0.233085
GrpLevelPara = 2.073804 

BW Util details:
bwutil = 0.198698 
total_CMD = 23815 
util_bw = 4732 
Wasted_Col = 3153 
Wasted_Row = 612 
Idle = 15318 

BW Util Bottlenecks: 
RCDc_limit = 2429 
RCDWRc_limit = 447 
WTRc_limit = 759 
RTWc_limit = 1535 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 1853 
WTRc_limit_alone = 652 
RTWc_limit_alone = 1430 

Commands details: 
total_CMD = 23815 
n_nop = 18554 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4732 
Row_Bus_Util =  0.044846 
CoL_Bus_Util = 0.198698 
Either_Row_CoL_Bus_Util = 0.220911 
Issued_on_Two_Bus_Simul_Util = 0.022633 
issued_two_Eff = 0.102452 
queue_avg = 4.011169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=4.01117
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 3): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18547 n_act=550 n_pre=534 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.1992
n_activity=8863 dram_eff=0.5353
bk0: 256a 21732i bk1: 256a 21863i bk2: 256a 22273i bk3: 256a 22532i bk4: 256a 22372i bk5: 256a 22071i bk6: 256a 22390i bk7: 256a 22221i bk8: 256a 21931i bk9: 256a 21726i bk10: 256a 22106i bk11: 256a 22176i bk12: 256a 22271i bk13: 256a 22180i bk14: 232a 22422i bk15: 232a 22159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869730
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.390805
Bank_Level_Parallism = 3.636868
Bank_Level_Parallism_Col = 2.845646
Bank_Level_Parallism_Ready = 1.617411
write_to_read_ratio_blp_rw_average = 0.240260
GrpLevelPara = 2.128477 

BW Util details:
bwutil = 0.199202 
total_CMD = 23815 
util_bw = 4744 
Wasted_Col = 3054 
Wasted_Row = 681 
Idle = 15336 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 525 
WTRc_limit = 828 
RTWc_limit = 1677 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1827 
WTRc_limit_alone = 707 
RTWc_limit_alone = 1521 

Commands details: 
total_CMD = 23815 
n_nop = 18547 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4744 
Row_Bus_Util =  0.045518 
CoL_Bus_Util = 0.199202 
Either_Row_CoL_Bus_Util = 0.221205 
Issued_on_Two_Bus_Simul_Util = 0.023515 
issued_two_Eff = 0.106302 
queue_avg = 3.888852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.88885
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 3): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18618 n_act=523 n_pre=507 n_ref_event=0 n_req=4214 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.1979
n_activity=8821 dram_eff=0.5342
bk0: 256a 21830i bk1: 256a 22215i bk2: 256a 21806i bk3: 256a 22243i bk4: 256a 22525i bk5: 256a 22234i bk6: 256a 22571i bk7: 256a 22003i bk8: 256a 21897i bk9: 256a 21807i bk10: 256a 22283i bk11: 256a 22328i bk12: 256a 21948i bk13: 256a 22191i bk14: 232a 22579i bk15: 232a 22333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875890
Row_Buffer_Locality_read = 0.896739
Row_Buffer_Locality_write = 0.367470
Bank_Level_Parallism = 3.642789
Bank_Level_Parallism_Col = 2.892017
Bank_Level_Parallism_Ready = 1.648132
write_to_read_ratio_blp_rw_average = 0.241507
GrpLevelPara = 2.131642 

BW Util details:
bwutil = 0.197858 
total_CMD = 23815 
util_bw = 4712 
Wasted_Col = 2930 
Wasted_Row = 720 
Idle = 15453 

BW Util Bottlenecks: 
RCDc_limit = 2284 
RCDWRc_limit = 457 
WTRc_limit = 542 
RTWc_limit = 1997 
CCDLc_limit = 1938 
rwq = 0 
CCDLc_limit_alone = 1740 
WTRc_limit_alone = 495 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 23815 
n_nop = 18618 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 4214 
total_req = 4712 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 4712 
Row_Bus_Util =  0.043250 
CoL_Bus_Util = 0.197858 
Either_Row_CoL_Bus_Util = 0.218224 
Issued_on_Two_Bus_Simul_Util = 0.022885 
issued_two_Eff = 0.104868 
queue_avg = 4.242158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24216
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18569 n_act=532 n_pre=516 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1977
n_activity=8751 dram_eff=0.538
bk0: 256a 21674i bk1: 256a 22259i bk2: 256a 22063i bk3: 256a 22675i bk4: 256a 22491i bk5: 256a 22509i bk6: 256a 22674i bk7: 256a 21999i bk8: 256a 21735i bk9: 256a 21868i bk10: 256a 21717i bk11: 256a 22210i bk12: 256a 22186i bk13: 256a 22274i bk14: 232a 22688i bk15: 232a 22510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873724
Row_Buffer_Locality_read = 0.894022
Row_Buffer_Locality_write = 0.375758
Bank_Level_Parallism = 3.536530
Bank_Level_Parallism_Col = 2.729620
Bank_Level_Parallism_Ready = 1.566695
write_to_read_ratio_blp_rw_average = 0.233287
GrpLevelPara = 2.093387 

BW Util details:
bwutil = 0.197691 
total_CMD = 23815 
util_bw = 4708 
Wasted_Col = 3028 
Wasted_Row = 668 
Idle = 15411 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 494 
WTRc_limit = 540 
RTWc_limit = 1896 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1748 
WTRc_limit_alone = 501 
RTWc_limit_alone = 1737 

Commands details: 
total_CMD = 23815 
n_nop = 18569 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4213 
total_req = 4708 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4708 
Row_Bus_Util =  0.044006 
CoL_Bus_Util = 0.197691 
Either_Row_CoL_Bus_Util = 0.220281 
Issued_on_Two_Bus_Simul_Util = 0.021415 
issued_two_Eff = 0.097217 
queue_avg = 3.558598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.5586
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18601 n_act=529 n_pre=513 n_ref_event=0 n_req=4212 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.1975
n_activity=8647 dram_eff=0.544
bk0: 256a 21981i bk1: 256a 22204i bk2: 256a 22282i bk3: 256a 22228i bk4: 256a 22458i bk5: 256a 22285i bk6: 256a 22673i bk7: 256a 22098i bk8: 256a 21637i bk9: 256a 22333i bk10: 256a 21969i bk11: 256a 22343i bk12: 256a 22204i bk13: 256a 22445i bk14: 232a 22836i bk15: 232a 22581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874406
Row_Buffer_Locality_read = 0.892540
Row_Buffer_Locality_write = 0.426829
Bank_Level_Parallism = 3.419735
Bank_Level_Parallism_Col = 2.594622
Bank_Level_Parallism_Ready = 1.461097
write_to_read_ratio_blp_rw_average = 0.215122
GrpLevelPara = 2.027145 

BW Util details:
bwutil = 0.197523 
total_CMD = 23815 
util_bw = 4704 
Wasted_Col = 3161 
Wasted_Row = 526 
Idle = 15424 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 454 
WTRc_limit = 833 
RTWc_limit = 1637 
CCDLc_limit = 1986 
rwq = 0 
CCDLc_limit_alone = 1800 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1520 

Commands details: 
total_CMD = 23815 
n_nop = 18601 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 4212 
total_req = 4704 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4704 
Row_Bus_Util =  0.043754 
CoL_Bus_Util = 0.197523 
Either_Row_CoL_Bus_Util = 0.218938 
Issued_on_Two_Bus_Simul_Util = 0.022339 
issued_two_Eff = 0.102033 
queue_avg = 3.525341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.52534
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18592 n_act=540 n_pre=524 n_ref_event=0 n_req=4212 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.1975
n_activity=8724 dram_eff=0.5392
bk0: 256a 21976i bk1: 256a 22478i bk2: 256a 22146i bk3: 256a 22345i bk4: 256a 22210i bk5: 256a 22230i bk6: 256a 22477i bk7: 256a 22018i bk8: 256a 22062i bk9: 256a 21886i bk10: 256a 21986i bk11: 256a 22066i bk12: 256a 22267i bk13: 256a 22091i bk14: 232a 22745i bk15: 232a 22402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871795
Row_Buffer_Locality_read = 0.892045
Row_Buffer_Locality_write = 0.371951
Bank_Level_Parallism = 3.578172
Bank_Level_Parallism_Col = 2.751322
Bank_Level_Parallism_Ready = 1.558886
write_to_read_ratio_blp_rw_average = 0.213330
GrpLevelPara = 2.076874 

BW Util details:
bwutil = 0.197523 
total_CMD = 23815 
util_bw = 4704 
Wasted_Col = 3116 
Wasted_Row = 527 
Idle = 15468 

BW Util Bottlenecks: 
RCDc_limit = 2309 
RCDWRc_limit = 528 
WTRc_limit = 798 
RTWc_limit = 1935 
CCDLc_limit = 2165 
rwq = 0 
CCDLc_limit_alone = 1903 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1775 

Commands details: 
total_CMD = 23815 
n_nop = 18592 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4212 
total_req = 4704 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4704 
Row_Bus_Util =  0.044678 
CoL_Bus_Util = 0.197523 
Either_Row_CoL_Bus_Util = 0.219316 
Issued_on_Two_Bus_Simul_Util = 0.022885 
issued_two_Eff = 0.104346 
queue_avg = 3.574554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.57455
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 1): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18544 n_act=548 n_pre=532 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1977
n_activity=8719 dram_eff=0.54
bk0: 256a 21620i bk1: 256a 22167i bk2: 256a 22209i bk3: 256a 22431i bk4: 256a 22453i bk5: 256a 22342i bk6: 256a 22666i bk7: 256a 22107i bk8: 256a 21999i bk9: 256a 21769i bk10: 256a 21895i bk11: 256a 22248i bk12: 256a 22274i bk13: 256a 22248i bk14: 232a 22720i bk15: 232a 22505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869926
Row_Buffer_Locality_read = 0.889575
Row_Buffer_Locality_write = 0.387879
Bank_Level_Parallism = 3.515440
Bank_Level_Parallism_Col = 2.666243
Bank_Level_Parallism_Ready = 1.512107
write_to_read_ratio_blp_rw_average = 0.232898
GrpLevelPara = 2.048588 

BW Util details:
bwutil = 0.197691 
total_CMD = 23815 
util_bw = 4708 
Wasted_Col = 3216 
Wasted_Row = 496 
Idle = 15395 

BW Util Bottlenecks: 
RCDc_limit = 2558 
RCDWRc_limit = 498 
WTRc_limit = 665 
RTWc_limit = 1967 
CCDLc_limit = 2044 
rwq = 0 
CCDLc_limit_alone = 1840 
WTRc_limit_alone = 588 
RTWc_limit_alone = 1840 

Commands details: 
total_CMD = 23815 
n_nop = 18544 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 548 
n_pre = 532 
n_ref = 0 
n_req = 4213 
total_req = 4708 

Dual Bus Interface Util: 
issued_total_row = 1080 
issued_total_col = 4708 
Row_Bus_Util =  0.045350 
CoL_Bus_Util = 0.197691 
Either_Row_CoL_Bus_Util = 0.221331 
Issued_on_Two_Bus_Simul_Util = 0.021709 
issued_two_Eff = 0.098084 
queue_avg = 3.551165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.55117
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18526 n_act=567 n_pre=551 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1987
n_activity=8744 dram_eff=0.5412
bk0: 256a 21847i bk1: 256a 22430i bk2: 256a 22352i bk3: 256a 22359i bk4: 256a 22337i bk5: 256a 22163i bk6: 256a 22633i bk7: 256a 22267i bk8: 256a 21909i bk9: 256a 21949i bk10: 256a 21849i bk11: 256a 22142i bk12: 256a 22408i bk13: 256a 21988i bk14: 232a 22550i bk15: 232a 22213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865608
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 0.374269
Bank_Level_Parallism = 3.541627
Bank_Level_Parallism_Col = 2.657534
Bank_Level_Parallism_Ready = 1.489222
write_to_read_ratio_blp_rw_average = 0.221560
GrpLevelPara = 2.051466 

BW Util details:
bwutil = 0.198698 
total_CMD = 23815 
util_bw = 4732 
Wasted_Col = 3137 
Wasted_Row = 563 
Idle = 15383 

BW Util Bottlenecks: 
RCDc_limit = 2472 
RCDWRc_limit = 516 
WTRc_limit = 724 
RTWc_limit = 1651 
CCDLc_limit = 2123 
rwq = 0 
CCDLc_limit_alone = 1905 
WTRc_limit_alone = 637 
RTWc_limit_alone = 1520 

Commands details: 
total_CMD = 23815 
n_nop = 18526 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4732 
Row_Bus_Util =  0.046945 
CoL_Bus_Util = 0.198698 
Either_Row_CoL_Bus_Util = 0.222087 
Issued_on_Two_Bus_Simul_Util = 0.023557 
issued_two_Eff = 0.106069 
queue_avg = 3.718329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.71833
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18560 n_act=544 n_pre=528 n_ref_event=0 n_req=4217 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.1984
n_activity=8580 dram_eff=0.5506
bk0: 256a 22070i bk1: 256a 22287i bk2: 256a 22218i bk3: 256a 22492i bk4: 256a 22352i bk5: 256a 22253i bk6: 256a 22363i bk7: 256a 22053i bk8: 256a 21691i bk9: 256a 22098i bk10: 256a 21972i bk11: 256a 22213i bk12: 256a 22308i bk13: 256a 21929i bk14: 232a 22174i bk15: 232a 22157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870998
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.390533
Bank_Level_Parallism = 3.670542
Bank_Level_Parallism_Col = 2.837743
Bank_Level_Parallism_Ready = 1.565411
write_to_read_ratio_blp_rw_average = 0.230318
GrpLevelPara = 2.110765 

BW Util details:
bwutil = 0.198362 
total_CMD = 23815 
util_bw = 4724 
Wasted_Col = 3040 
Wasted_Row = 580 
Idle = 15471 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 514 
WTRc_limit = 640 
RTWc_limit = 2256 
CCDLc_limit = 1998 
rwq = 0 
CCDLc_limit_alone = 1744 
WTRc_limit_alone = 583 
RTWc_limit_alone = 2059 

Commands details: 
total_CMD = 23815 
n_nop = 18560 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4217 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4724 
Row_Bus_Util =  0.045014 
CoL_Bus_Util = 0.198362 
Either_Row_CoL_Bus_Util = 0.220659 
Issued_on_Two_Bus_Simul_Util = 0.022717 
issued_two_Eff = 0.102950 
queue_avg = 3.625740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62574
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18478 n_act=565 n_pre=549 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.1999
n_activity=8961 dram_eff=0.5312
bk0: 256a 21849i bk1: 256a 21852i bk2: 256a 22268i bk3: 256a 22505i bk4: 256a 22506i bk5: 256a 22193i bk6: 256a 22350i bk7: 256a 22050i bk8: 256a 21637i bk9: 256a 21795i bk10: 256a 22133i bk11: 256a 22145i bk12: 256a 22186i bk13: 256a 22011i bk14: 232a 22351i bk15: 232a 22381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866304
Row_Buffer_Locality_read = 0.889822
Row_Buffer_Locality_write = 0.331461
Bank_Level_Parallism = 3.609671
Bank_Level_Parallism_Col = 2.761255
Bank_Level_Parallism_Ready = 1.564076
write_to_read_ratio_blp_rw_average = 0.241851
GrpLevelPara = 2.065935 

BW Util details:
bwutil = 0.199874 
total_CMD = 23815 
util_bw = 4760 
Wasted_Col = 3152 
Wasted_Row = 691 
Idle = 15212 

BW Util Bottlenecks: 
RCDc_limit = 2474 
RCDWRc_limit = 549 
WTRc_limit = 672 
RTWc_limit = 1895 
CCDLc_limit = 2001 
rwq = 0 
CCDLc_limit_alone = 1826 
WTRc_limit_alone = 606 
RTWc_limit_alone = 1786 

Commands details: 
total_CMD = 23815 
n_nop = 18478 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4760 
Row_Bus_Util =  0.046777 
CoL_Bus_Util = 0.199874 
Either_Row_CoL_Bus_Util = 0.224102 
Issued_on_Two_Bus_Simul_Util = 0.022549 
issued_two_Eff = 0.100618 
queue_avg = 3.577241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.57724
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18520 n_act=565 n_pre=549 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2002
n_activity=8883 dram_eff=0.5368
bk0: 256a 21443i bk1: 256a 21963i bk2: 256a 22328i bk3: 256a 22505i bk4: 256a 22621i bk5: 256a 22333i bk6: 256a 22545i bk7: 256a 21823i bk8: 256a 21522i bk9: 256a 21735i bk10: 256a 21648i bk11: 256a 22170i bk12: 256a 22164i bk13: 256a 21846i bk14: 232a 22283i bk15: 232a 22404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866367
Row_Buffer_Locality_read = 0.888587
Row_Buffer_Locality_write = 0.366667
Bank_Level_Parallism = 3.755292
Bank_Level_Parallism_Col = 2.912711
Bank_Level_Parallism_Ready = 1.607383
write_to_read_ratio_blp_rw_average = 0.236521
GrpLevelPara = 2.172792 

BW Util details:
bwutil = 0.200210 
total_CMD = 23815 
util_bw = 4768 
Wasted_Col = 3130 
Wasted_Row = 606 
Idle = 15311 

BW Util Bottlenecks: 
RCDc_limit = 2466 
RCDWRc_limit = 546 
WTRc_limit = 892 
RTWc_limit = 1908 
CCDLc_limit = 2196 
rwq = 0 
CCDLc_limit_alone = 1936 
WTRc_limit_alone = 766 
RTWc_limit_alone = 1774 

Commands details: 
total_CMD = 23815 
n_nop = 18520 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4768 
Row_Bus_Util =  0.046777 
CoL_Bus_Util = 0.200210 
Either_Row_CoL_Bus_Util = 0.222339 
Issued_on_Two_Bus_Simul_Util = 0.024648 
issued_two_Eff = 0.110859 
queue_avg = 3.835230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83523
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18492 n_act=555 n_pre=539 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.2009
n_activity=8834 dram_eff=0.5415
bk0: 256a 21953i bk1: 256a 21917i bk2: 256a 22091i bk3: 256a 22089i bk4: 256a 22508i bk5: 256a 22324i bk6: 256a 22177i bk7: 256a 22181i bk8: 256a 21834i bk9: 256a 21816i bk10: 256a 22056i bk11: 256a 22115i bk12: 256a 22115i bk13: 256a 22181i bk14: 232a 22571i bk15: 232a 22499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868856
Row_Buffer_Locality_read = 0.890563
Row_Buffer_Locality_write = 0.391304
Bank_Level_Parallism = 3.637811
Bank_Level_Parallism_Col = 2.856213
Bank_Level_Parallism_Ready = 1.615385
write_to_read_ratio_blp_rw_average = 0.229182
GrpLevelPara = 2.126871 

BW Util details:
bwutil = 0.200882 
total_CMD = 23815 
util_bw = 4784 
Wasted_Col = 2971 
Wasted_Row = 724 
Idle = 15336 

BW Util Bottlenecks: 
RCDc_limit = 2327 
RCDWRc_limit = 569 
WTRc_limit = 664 
RTWc_limit = 1823 
CCDLc_limit = 1832 
rwq = 0 
CCDLc_limit_alone = 1627 
WTRc_limit_alone = 602 
RTWc_limit_alone = 1680 

Commands details: 
total_CMD = 23815 
n_nop = 18492 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 4784 
Row_Bus_Util =  0.045937 
CoL_Bus_Util = 0.200882 
Either_Row_CoL_Bus_Util = 0.223515 
Issued_on_Two_Bus_Simul_Util = 0.023305 
issued_two_Eff = 0.104265 
queue_avg = 3.881923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.88192
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18482 n_act=550 n_pre=534 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2004
n_activity=8870 dram_eff=0.538
bk0: 256a 21871i bk1: 256a 21884i bk2: 256a 22324i bk3: 256a 22221i bk4: 256a 22590i bk5: 256a 22217i bk6: 256a 22531i bk7: 256a 22037i bk8: 256a 21713i bk9: 256a 21850i bk10: 256a 22140i bk11: 256a 21777i bk12: 256a 22450i bk13: 256a 22064i bk14: 232a 22565i bk15: 232a 22447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869946
Row_Buffer_Locality_read = 0.891798
Row_Buffer_Locality_write = 0.381215
Bank_Level_Parallism = 3.609204
Bank_Level_Parallism_Col = 2.827128
Bank_Level_Parallism_Ready = 1.560771
write_to_read_ratio_blp_rw_average = 0.237065
GrpLevelPara = 2.141890 

BW Util details:
bwutil = 0.200378 
total_CMD = 23815 
util_bw = 4772 
Wasted_Col = 2989 
Wasted_Row = 714 
Idle = 15340 

BW Util Bottlenecks: 
RCDc_limit = 2373 
RCDWRc_limit = 581 
WTRc_limit = 721 
RTWc_limit = 1944 
CCDLc_limit = 1843 
rwq = 0 
CCDLc_limit_alone = 1636 
WTRc_limit_alone = 665 
RTWc_limit_alone = 1793 

Commands details: 
total_CMD = 23815 
n_nop = 18482 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4772 
Row_Bus_Util =  0.045518 
CoL_Bus_Util = 0.200378 
Either_Row_CoL_Bus_Util = 0.223935 
Issued_on_Two_Bus_Simul_Util = 0.021961 
issued_two_Eff = 0.098069 
queue_avg = 3.554608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.55461
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 1): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18461 n_act=561 n_pre=545 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.2005
n_activity=8969 dram_eff=0.5325
bk0: 256a 21598i bk1: 256a 22086i bk2: 256a 22251i bk3: 256a 22344i bk4: 256a 22302i bk5: 256a 22264i bk6: 256a 22339i bk7: 256a 22048i bk8: 256a 22052i bk9: 256a 21820i bk10: 256a 21805i bk11: 256a 21925i bk12: 256a 22341i bk13: 256a 22032i bk14: 232a 22573i bk15: 232a 22454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867376
Row_Buffer_Locality_read = 0.887846
Row_Buffer_Locality_write = 0.412088
Bank_Level_Parallism = 3.610517
Bank_Level_Parallism_Col = 2.792533
Bank_Level_Parallism_Ready = 1.536013
write_to_read_ratio_blp_rw_average = 0.227158
GrpLevelPara = 2.120991 

BW Util details:
bwutil = 0.200546 
total_CMD = 23815 
util_bw = 4776 
Wasted_Col = 3095 
Wasted_Row = 725 
Idle = 15219 

BW Util Bottlenecks: 
RCDc_limit = 2610 
RCDWRc_limit = 525 
WTRc_limit = 805 
RTWc_limit = 1771 
CCDLc_limit = 1998 
rwq = 0 
CCDLc_limit_alone = 1805 
WTRc_limit_alone = 766 
RTWc_limit_alone = 1617 

Commands details: 
total_CMD = 23815 
n_nop = 18461 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 561 
n_pre = 545 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1106 
issued_total_col = 4776 
Row_Bus_Util =  0.046441 
CoL_Bus_Util = 0.200546 
Either_Row_CoL_Bus_Util = 0.224816 
Issued_on_Two_Bus_Simul_Util = 0.022171 
issued_two_Eff = 0.098618 
queue_avg = 3.783456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78346
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18454 n_act=584 n_pre=568 n_ref_event=0 n_req=4237 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.2017
n_activity=8797 dram_eff=0.5461
bk0: 256a 21278i bk1: 256a 22241i bk2: 256a 22337i bk3: 256a 22223i bk4: 256a 22294i bk5: 256a 22169i bk6: 256a 22379i bk7: 256a 22402i bk8: 256a 21761i bk9: 256a 21845i bk10: 256a 21590i bk11: 256a 21902i bk12: 256a 22186i bk13: 256a 21931i bk14: 232a 22552i bk15: 232a 22421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862167
Row_Buffer_Locality_read = 0.886117
Row_Buffer_Locality_write = 0.349206
Bank_Level_Parallism = 3.758400
Bank_Level_Parallism_Col = 2.854928
Bank_Level_Parallism_Ready = 1.572023
write_to_read_ratio_blp_rw_average = 0.237379
GrpLevelPara = 2.125080 

BW Util details:
bwutil = 0.201722 
total_CMD = 23815 
util_bw = 4804 
Wasted_Col = 3065 
Wasted_Row = 583 
Idle = 15363 

BW Util Bottlenecks: 
RCDc_limit = 2452 
RCDWRc_limit = 627 
WTRc_limit = 732 
RTWc_limit = 1998 
CCDLc_limit = 2149 
rwq = 0 
CCDLc_limit_alone = 1940 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 23815 
n_nop = 18454 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 4237 
total_req = 4804 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 4804 
Row_Bus_Util =  0.048373 
CoL_Bus_Util = 0.201722 
Either_Row_CoL_Bus_Util = 0.225110 
Issued_on_Two_Bus_Simul_Util = 0.024984 
issued_two_Eff = 0.110987 
queue_avg = 3.754189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.75419
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18464 n_act=552 n_pre=536 n_ref_event=0 n_req=4235 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.2014
n_activity=8973 dram_eff=0.5345
bk0: 256a 21537i bk1: 256a 22265i bk2: 256a 22287i bk3: 256a 22101i bk4: 256a 22209i bk5: 256a 21935i bk6: 256a 22305i bk7: 256a 22087i bk8: 256a 21875i bk9: 256a 22141i bk10: 256a 22025i bk11: 256a 22489i bk12: 256a 22107i bk13: 256a 22168i bk14: 232a 22507i bk15: 232a 22732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869658
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 3.576202
Bank_Level_Parallism_Col = 2.763215
Bank_Level_Parallism_Ready = 1.577773
write_to_read_ratio_blp_rw_average = 0.231167
GrpLevelPara = 2.044580 

BW Util details:
bwutil = 0.201386 
total_CMD = 23815 
util_bw = 4796 
Wasted_Col = 3122 
Wasted_Row = 612 
Idle = 15285 

BW Util Bottlenecks: 
RCDc_limit = 2416 
RCDWRc_limit = 513 
WTRc_limit = 650 
RTWc_limit = 1918 
CCDLc_limit = 2077 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 594 
RTWc_limit_alone = 1742 

Commands details: 
total_CMD = 23815 
n_nop = 18464 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 4235 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 4796 
Row_Bus_Util =  0.045685 
CoL_Bus_Util = 0.201386 
Either_Row_CoL_Bus_Util = 0.224690 
Issued_on_Two_Bus_Simul_Util = 0.022381 
issued_two_Eff = 0.099608 
queue_avg = 3.793953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.79395
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 1): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18554 n_act=539 n_pre=523 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2
n_activity=8683 dram_eff=0.5487
bk0: 256a 21575i bk1: 256a 22206i bk2: 256a 22510i bk3: 256a 22108i bk4: 256a 22312i bk5: 256a 22543i bk6: 256a 22472i bk7: 256a 22305i bk8: 256a 21730i bk9: 256a 22142i bk10: 256a 22494i bk11: 256a 22094i bk12: 256a 22101i bk13: 256a 22062i bk14: 232a 22370i bk15: 232a 22676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872486
Row_Buffer_Locality_read = 0.893528
Row_Buffer_Locality_write = 0.396648
Bank_Level_Parallism = 3.600463
Bank_Level_Parallism_Col = 2.778618
Bank_Level_Parallism_Ready = 1.557935
write_to_read_ratio_blp_rw_average = 0.215584
GrpLevelPara = 2.123624 

BW Util details:
bwutil = 0.200042 
total_CMD = 23815 
util_bw = 4764 
Wasted_Col = 2836 
Wasted_Row = 612 
Idle = 15603 

BW Util Bottlenecks: 
RCDc_limit = 2118 
RCDWRc_limit = 483 
WTRc_limit = 712 
RTWc_limit = 1532 
CCDLc_limit = 1930 
rwq = 0 
CCDLc_limit_alone = 1723 
WTRc_limit_alone = 656 
RTWc_limit_alone = 1381 

Commands details: 
total_CMD = 23815 
n_nop = 18554 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4764 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.200042 
Either_Row_CoL_Bus_Util = 0.220911 
Issued_on_Two_Bus_Simul_Util = 0.023725 
issued_two_Eff = 0.107394 
queue_avg = 3.553097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.5531
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18453 n_act=570 n_pre=554 n_ref_event=0 n_req=4235 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.2014
n_activity=8726 dram_eff=0.5496
bk0: 256a 21661i bk1: 256a 21745i bk2: 256a 22290i bk3: 256a 22181i bk4: 256a 22352i bk5: 256a 21949i bk6: 256a 22488i bk7: 256a 21992i bk8: 256a 21461i bk9: 256a 21808i bk10: 256a 21957i bk11: 256a 22362i bk12: 256a 22301i bk13: 256a 22045i bk14: 232a 22334i bk15: 232a 22715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865407
Row_Buffer_Locality_read = 0.887105
Row_Buffer_Locality_write = 0.395722
Bank_Level_Parallism = 3.777194
Bank_Level_Parallism_Col = 2.903705
Bank_Level_Parallism_Ready = 1.606130
write_to_read_ratio_blp_rw_average = 0.242047
GrpLevelPara = 2.148574 

BW Util details:
bwutil = 0.201386 
total_CMD = 23815 
util_bw = 4796 
Wasted_Col = 3014 
Wasted_Row = 565 
Idle = 15440 

BW Util Bottlenecks: 
RCDc_limit = 2505 
RCDWRc_limit = 528 
WTRc_limit = 642 
RTWc_limit = 2075 
CCDLc_limit = 2021 
rwq = 0 
CCDLc_limit_alone = 1791 
WTRc_limit_alone = 574 
RTWc_limit_alone = 1913 

Commands details: 
total_CMD = 23815 
n_nop = 18453 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 4235 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 4796 
Row_Bus_Util =  0.047197 
CoL_Bus_Util = 0.201386 
Either_Row_CoL_Bus_Util = 0.225152 
Issued_on_Two_Bus_Simul_Util = 0.023431 
issued_two_Eff = 0.104066 
queue_avg = 3.967541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.96754
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18509 n_act=535 n_pre=519 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.2005
n_activity=8837 dram_eff=0.5405
bk0: 256a 22086i bk1: 256a 21939i bk2: 256a 22468i bk3: 256a 22248i bk4: 256a 22273i bk5: 256a 22305i bk6: 256a 22405i bk7: 256a 22155i bk8: 256a 22103i bk9: 256a 21875i bk10: 256a 22240i bk11: 256a 22077i bk12: 256a 21958i bk13: 256a 22026i bk14: 232a 22486i bk15: 232a 22733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873522
Row_Buffer_Locality_read = 0.893034
Row_Buffer_Locality_write = 0.439560
Bank_Level_Parallism = 3.513930
Bank_Level_Parallism_Col = 2.714631
Bank_Level_Parallism_Ready = 1.507538
write_to_read_ratio_blp_rw_average = 0.235361
GrpLevelPara = 2.067108 

BW Util details:
bwutil = 0.200546 
total_CMD = 23815 
util_bw = 4776 
Wasted_Col = 3144 
Wasted_Row = 587 
Idle = 15308 

BW Util Bottlenecks: 
RCDc_limit = 2286 
RCDWRc_limit = 549 
WTRc_limit = 772 
RTWc_limit = 2008 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1821 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1822 

Commands details: 
total_CMD = 23815 
n_nop = 18509 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4776 
Row_Bus_Util =  0.044258 
CoL_Bus_Util = 0.200546 
Either_Row_CoL_Bus_Util = 0.222801 
Issued_on_Two_Bus_Simul_Util = 0.022003 
issued_two_Eff = 0.098756 
queue_avg = 3.551753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.55175
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18525 n_act=550 n_pre=534 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1997
n_activity=8706 dram_eff=0.5463
bk0: 256a 22171i bk1: 256a 22140i bk2: 256a 22343i bk3: 256a 22438i bk4: 256a 22373i bk5: 256a 22138i bk6: 256a 22411i bk7: 256a 22434i bk8: 256a 21635i bk9: 256a 21768i bk10: 256a 22038i bk11: 256a 22140i bk12: 256a 22386i bk13: 256a 22364i bk14: 232a 22524i bk15: 232a 22910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869823
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.389830
Bank_Level_Parallism = 3.443404
Bank_Level_Parallism_Col = 2.612957
Bank_Level_Parallism_Ready = 1.494743
write_to_read_ratio_blp_rw_average = 0.219745
GrpLevelPara = 2.012880 

BW Util details:
bwutil = 0.199706 
total_CMD = 23815 
util_bw = 4756 
Wasted_Col = 3068 
Wasted_Row = 613 
Idle = 15378 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 529 
WTRc_limit = 633 
RTWc_limit = 1533 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1833 
WTRc_limit_alone = 561 
RTWc_limit_alone = 1415 

Commands details: 
total_CMD = 23815 
n_nop = 18525 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4756 
Row_Bus_Util =  0.045518 
CoL_Bus_Util = 0.199706 
Either_Row_CoL_Bus_Util = 0.222129 
Issued_on_Two_Bus_Simul_Util = 0.023095 
issued_two_Eff = 0.103970 
queue_avg = 3.473525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=3.47353
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18537 n_act=539 n_pre=523 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2004
n_activity=8723 dram_eff=0.5471
bk0: 256a 21834i bk1: 256a 22076i bk2: 256a 22410i bk3: 256a 22136i bk4: 256a 22344i bk5: 256a 22517i bk6: 256a 22341i bk7: 256a 22330i bk8: 256a 21537i bk9: 256a 21641i bk10: 256a 22278i bk11: 256a 22032i bk12: 256a 22267i bk13: 256a 22158i bk14: 232a 22568i bk15: 232a 22827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872547
Row_Buffer_Locality_read = 0.893528
Row_Buffer_Locality_write = 0.403315
Bank_Level_Parallism = 3.567365
Bank_Level_Parallism_Col = 2.765787
Bank_Level_Parallism_Ready = 1.562448
write_to_read_ratio_blp_rw_average = 0.237896
GrpLevelPara = 2.054348 

BW Util details:
bwutil = 0.200378 
total_CMD = 23815 
util_bw = 4772 
Wasted_Col = 3017 
Wasted_Row = 613 
Idle = 15413 

BW Util Bottlenecks: 
RCDc_limit = 2300 
RCDWRc_limit = 568 
WTRc_limit = 637 
RTWc_limit = 1916 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1928 
WTRc_limit_alone = 530 
RTWc_limit_alone = 1776 

Commands details: 
total_CMD = 23815 
n_nop = 18537 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4772 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.200378 
Either_Row_CoL_Bus_Util = 0.221625 
Issued_on_Two_Bus_Simul_Util = 0.023347 
issued_two_Eff = 0.105343 
queue_avg = 3.611337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.61134
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18542 n_act=552 n_pre=536 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1997
n_activity=8770 dram_eff=0.5423
bk0: 256a 21998i bk1: 256a 21785i bk2: 256a 22536i bk3: 256a 21863i bk4: 256a 22425i bk5: 256a 22249i bk6: 256a 22330i bk7: 256a 22470i bk8: 256a 21839i bk9: 256a 21841i bk10: 256a 22180i bk11: 256a 21802i bk12: 256a 22214i bk13: 256a 22140i bk14: 232a 22416i bk15: 232a 22883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869349
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.418079
Bank_Level_Parallism = 3.605999
Bank_Level_Parallism_Col = 2.748804
Bank_Level_Parallism_Ready = 1.601135
write_to_read_ratio_blp_rw_average = 0.231517
GrpLevelPara = 2.077052 

BW Util details:
bwutil = 0.199706 
total_CMD = 23815 
util_bw = 4756 
Wasted_Col = 3045 
Wasted_Row = 600 
Idle = 15414 

BW Util Bottlenecks: 
RCDc_limit = 2377 
RCDWRc_limit = 509 
WTRc_limit = 669 
RTWc_limit = 1825 
CCDLc_limit = 1831 
rwq = 0 
CCDLc_limit_alone = 1661 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1693 

Commands details: 
total_CMD = 23815 
n_nop = 18542 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 4756 
Row_Bus_Util =  0.045685 
CoL_Bus_Util = 0.199706 
Either_Row_CoL_Bus_Util = 0.221415 
Issued_on_Two_Bus_Simul_Util = 0.023976 
issued_two_Eff = 0.108288 
queue_avg = 3.757170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75717
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18573 n_act=539 n_pre=523 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1987
n_activity=8793 dram_eff=0.5382
bk0: 256a 22014i bk1: 256a 21672i bk2: 256a 22696i bk3: 256a 22203i bk4: 256a 22385i bk5: 256a 21850i bk6: 256a 22211i bk7: 256a 22344i bk8: 256a 21891i bk9: 256a 21829i bk10: 256a 22083i bk11: 256a 21783i bk12: 256a 21897i bk13: 256a 22056i bk14: 232a 22311i bk15: 224a 22818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872063
Row_Buffer_Locality_read = 0.891584
Row_Buffer_Locality_write = 0.416185
Bank_Level_Parallism = 3.690870
Bank_Level_Parallism_Col = 2.891062
Bank_Level_Parallism_Ready = 1.579459
write_to_read_ratio_blp_rw_average = 0.249136
GrpLevelPara = 2.137195 

BW Util details:
bwutil = 0.198698 
total_CMD = 23815 
util_bw = 4732 
Wasted_Col = 3144 
Wasted_Row = 580 
Idle = 15359 

BW Util Bottlenecks: 
RCDc_limit = 2381 
RCDWRc_limit = 499 
WTRc_limit = 785 
RTWc_limit = 2359 
CCDLc_limit = 2097 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 660 
RTWc_limit_alone = 2197 

Commands details: 
total_CMD = 23815 
n_nop = 18573 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4732 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.198698 
Either_Row_CoL_Bus_Util = 0.220113 
Issued_on_Two_Bus_Simul_Util = 0.023179 
issued_two_Eff = 0.105303 
queue_avg = 3.795423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.79542
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18571 n_act=540 n_pre=524 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.199
n_activity=8958 dram_eff=0.5291
bk0: 256a 21686i bk1: 256a 21747i bk2: 256a 22741i bk3: 256a 22206i bk4: 256a 22466i bk5: 256a 22299i bk6: 256a 22406i bk7: 256a 22484i bk8: 256a 21834i bk9: 256a 21862i bk10: 256a 22129i bk11: 256a 22121i bk12: 256a 22427i bk13: 256a 22161i bk14: 232a 22514i bk15: 224a 22873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871886
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.405714
Bank_Level_Parallism = 3.418787
Bank_Level_Parallism_Col = 2.619150
Bank_Level_Parallism_Ready = 1.516456
write_to_read_ratio_blp_rw_average = 0.237891
GrpLevelPara = 2.002283 

BW Util details:
bwutil = 0.199034 
total_CMD = 23815 
util_bw = 4740 
Wasted_Col = 3217 
Wasted_Row = 613 
Idle = 15245 

BW Util Bottlenecks: 
RCDc_limit = 2348 
RCDWRc_limit = 516 
WTRc_limit = 602 
RTWc_limit = 1521 
CCDLc_limit = 2075 
rwq = 0 
CCDLc_limit_alone = 1901 
WTRc_limit_alone = 545 
RTWc_limit_alone = 1404 

Commands details: 
total_CMD = 23815 
n_nop = 18571 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4215 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4740 
Row_Bus_Util =  0.044678 
CoL_Bus_Util = 0.199034 
Either_Row_CoL_Bus_Util = 0.220197 
Issued_on_Two_Bus_Simul_Util = 0.023515 
issued_two_Eff = 0.106789 
queue_avg = 3.319252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=3.31925
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18546 n_act=541 n_pre=525 n_ref_event=0 n_req=4216 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.1992
n_activity=8911 dram_eff=0.5324
bk0: 256a 22136i bk1: 256a 21504i bk2: 256a 22509i bk3: 256a 22534i bk4: 256a 22409i bk5: 256a 21777i bk6: 256a 22221i bk7: 256a 22258i bk8: 256a 21651i bk9: 256a 21877i bk10: 256a 22126i bk11: 256a 22114i bk12: 256a 22143i bk13: 256a 22033i bk14: 232a 22414i bk15: 224a 22820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871679
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.403409
Bank_Level_Parallism = 3.597518
Bank_Level_Parallism_Col = 2.803298
Bank_Level_Parallism_Ready = 1.536678
write_to_read_ratio_blp_rw_average = 0.250319
GrpLevelPara = 2.042434 

BW Util details:
bwutil = 0.199202 
total_CMD = 23815 
util_bw = 4744 
Wasted_Col = 3146 
Wasted_Row = 652 
Idle = 15273 

BW Util Bottlenecks: 
RCDc_limit = 2418 
RCDWRc_limit = 516 
WTRc_limit = 585 
RTWc_limit = 1872 
CCDLc_limit = 2238 
rwq = 0 
CCDLc_limit_alone = 1966 
WTRc_limit_alone = 506 
RTWc_limit_alone = 1679 

Commands details: 
total_CMD = 23815 
n_nop = 18546 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4216 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4744 
Row_Bus_Util =  0.044762 
CoL_Bus_Util = 0.199202 
Either_Row_CoL_Bus_Util = 0.221247 
Issued_on_Two_Bus_Simul_Util = 0.022717 
issued_two_Eff = 0.102676 
queue_avg = 3.771657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.77166
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 1): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18585 n_act=544 n_pre=528 n_ref_event=0 n_req=4210 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.198
n_activity=8871 dram_eff=0.5316
bk0: 256a 21726i bk1: 256a 21732i bk2: 256a 22773i bk3: 256a 22463i bk4: 256a 22499i bk5: 256a 21992i bk6: 256a 22371i bk7: 256a 22567i bk8: 256a 21578i bk9: 256a 22012i bk10: 256a 22166i bk11: 256a 21975i bk12: 256a 22304i bk13: 256a 22329i bk14: 232a 22323i bk15: 224a 22773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870784
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.364706
Bank_Level_Parallism = 3.497524
Bank_Level_Parallism_Col = 2.699067
Bank_Level_Parallism_Ready = 1.503817
write_to_read_ratio_blp_rw_average = 0.254567
GrpLevelPara = 2.045879 

BW Util details:
bwutil = 0.198026 
total_CMD = 23815 
util_bw = 4716 
Wasted_Col = 3070 
Wasted_Row = 696 
Idle = 15333 

BW Util Bottlenecks: 
RCDc_limit = 2308 
RCDWRc_limit = 549 
WTRc_limit = 545 
RTWc_limit = 1499 
CCDLc_limit = 2006 
rwq = 0 
CCDLc_limit_alone = 1837 
WTRc_limit_alone = 480 
RTWc_limit_alone = 1395 

Commands details: 
total_CMD = 23815 
n_nop = 18585 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4210 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4716 
Row_Bus_Util =  0.045014 
CoL_Bus_Util = 0.198026 
Either_Row_CoL_Bus_Util = 0.219609 
Issued_on_Two_Bus_Simul_Util = 0.023431 
issued_two_Eff = 0.106692 
queue_avg = 3.562083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.56208
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 1): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18580 n_act=529 n_pre=513 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1987
n_activity=8756 dram_eff=0.5404
bk0: 256a 22013i bk1: 256a 21651i bk2: 256a 22770i bk3: 256a 22190i bk4: 256a 22452i bk5: 256a 22355i bk6: 256a 22216i bk7: 256a 22310i bk8: 256a 21500i bk9: 256a 22166i bk10: 256a 22126i bk11: 256a 22328i bk12: 256a 22447i bk13: 256a 22060i bk14: 232a 22546i bk15: 224a 22760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874436
Row_Buffer_Locality_read = 0.895050
Row_Buffer_Locality_write = 0.393064
Bank_Level_Parallism = 3.536007
Bank_Level_Parallism_Col = 2.727811
Bank_Level_Parallism_Ready = 1.533601
write_to_read_ratio_blp_rw_average = 0.226054
GrpLevelPara = 2.080999 

BW Util details:
bwutil = 0.198698 
total_CMD = 23815 
util_bw = 4732 
Wasted_Col = 2940 
Wasted_Row = 632 
Idle = 15511 

BW Util Bottlenecks: 
RCDc_limit = 2236 
RCDWRc_limit = 499 
WTRc_limit = 634 
RTWc_limit = 1508 
CCDLc_limit = 1887 
rwq = 0 
CCDLc_limit_alone = 1696 
WTRc_limit_alone = 524 
RTWc_limit_alone = 1427 

Commands details: 
total_CMD = 23815 
n_nop = 18580 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4732 
Row_Bus_Util =  0.043754 
CoL_Bus_Util = 0.198698 
Either_Row_CoL_Bus_Util = 0.219819 
Issued_on_Two_Bus_Simul_Util = 0.022633 
issued_two_Eff = 0.102961 
queue_avg = 3.819358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.81936
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18561 n_act=539 n_pre=523 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1987
n_activity=8685 dram_eff=0.5448
bk0: 256a 21595i bk1: 256a 21778i bk2: 256a 22133i bk3: 256a 22067i bk4: 256a 22454i bk5: 256a 22039i bk6: 256a 22026i bk7: 256a 22492i bk8: 256a 21877i bk9: 256a 21805i bk10: 256a 22553i bk11: 256a 22090i bk12: 256a 22258i bk13: 256a 22173i bk14: 232a 22244i bk15: 224a 22757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872063
Row_Buffer_Locality_read = 0.890842
Row_Buffer_Locality_write = 0.433526
Bank_Level_Parallism = 3.717172
Bank_Level_Parallism_Col = 2.887462
Bank_Level_Parallism_Ready = 1.602071
write_to_read_ratio_blp_rw_average = 0.244701
GrpLevelPara = 2.140836 

BW Util details:
bwutil = 0.198698 
total_CMD = 23815 
util_bw = 4732 
Wasted_Col = 2966 
Wasted_Row = 618 
Idle = 15499 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 495 
WTRc_limit = 641 
RTWc_limit = 2142 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1783 
WTRc_limit_alone = 558 
RTWc_limit_alone = 1935 

Commands details: 
total_CMD = 23815 
n_nop = 18561 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4732 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.198698 
Either_Row_CoL_Bus_Util = 0.220617 
Issued_on_Two_Bus_Simul_Util = 0.022675 
issued_two_Eff = 0.102779 
queue_avg = 4.204619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.20462
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23815 n_nop=18571 n_act=541 n_pre=525 n_ref_event=0 n_req=4211 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1984
n_activity=8904 dram_eff=0.5305
bk0: 256a 22129i bk1: 256a 21832i bk2: 256a 22337i bk3: 256a 22510i bk4: 256a 22152i bk5: 256a 21904i bk6: 256a 22570i bk7: 256a 22397i bk8: 256a 21723i bk9: 256a 21633i bk10: 256a 22154i bk11: 256a 21814i bk12: 256a 21832i bk13: 256a 22263i bk14: 232a 22044i bk15: 224a 22815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871527
Row_Buffer_Locality_read = 0.891089
Row_Buffer_Locality_write = 0.409357
Bank_Level_Parallism = 3.648313
Bank_Level_Parallism_Col = 2.869370
Bank_Level_Parallism_Ready = 1.536833
write_to_read_ratio_blp_rw_average = 0.256336
GrpLevelPara = 2.129222 

BW Util details:
bwutil = 0.198362 
total_CMD = 23815 
util_bw = 4724 
Wasted_Col = 3160 
Wasted_Row = 652 
Idle = 15279 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 492 
WTRc_limit = 672 
RTWc_limit = 2283 
CCDLc_limit = 2199 
rwq = 0 
CCDLc_limit_alone = 1953 
WTRc_limit_alone = 601 
RTWc_limit_alone = 2108 

Commands details: 
total_CMD = 23815 
n_nop = 18571 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4211 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4724 
Row_Bus_Util =  0.044762 
CoL_Bus_Util = 0.198362 
Either_Row_CoL_Bus_Util = 0.220197 
Issued_on_Two_Bus_Simul_Util = 0.022927 
issued_two_Eff = 0.104119 
queue_avg = 4.387697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.3877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 31717
Req_Network_injected_packets_per_cycle =       9.4677 
Req_Network_conflicts_per_cycle =       5.0583
Req_Network_conflicts_per_cycle_util =      12.1375
Req_Bank_Level_Parallism =      22.7181
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4767
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1479

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 31717
Reply_Network_injected_packets_per_cycle =        9.4677
Reply_Network_conflicts_per_cycle =        3.4196
Reply_Network_conflicts_per_cycle_util =       8.1913
Reply_Bank_Level_Parallism =      22.6786
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2482
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 169647 (inst/sec)
gpgpu_simulation_rate = 224 (cycle/sec)
gpgpu_silicon_slowdown = 5053571x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4058fd (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11kernel_l2wbv 
GPGPU-Sim PTX: pushing kernel '_Z11kernel_l2wbv' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11kernel_l2wbv'
Destroy streams for kernel 4: size 0
kernel_name = _Z11kernel_l2wbv 
kernel_launch_uid = 4 
gpu_sim_cycle = 5101
gpu_sim_insn = 453310
gpu_ipc =      88.8669
gpu_tot_sim_cycle = 36818
gpu_tot_sim_insn = 24373654
gpu_tot_ipc =     662.0037
gpu_tot_issued_cta = 258
gpu_occupancy = 21.1184% 
gpu_tot_occupancy = 22.8440% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       8.1560
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      22.7181
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =     295.4433 GB/Sec
gpu_total_sim_rate=166942
############## bottleneck_stats #############
cycles: core 5101, icnt 5101, l2 5101, dram 3830
gpu_ipc	88.867
gpu_tot_issued_cta = 258, average cycles = 20
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 14 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.009	65
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	11	0.003	4


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.021	65	0.025	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.003	65	0.003	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.004	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.002	11	0.022	4

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.268, fetch 0.112, sync 0.131, control 0.018, data 0.471, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4729, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4787, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 5128, Miss = 4808, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4474, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311668
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42425
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
855, 790, 782, 782, 774, 774, 774, 774, 766, 766, 766, 766, 766, 766, 766, 766, 
gpgpu_n_tot_thrd_icount = 25779808
gpgpu_n_tot_w_icount = 805619
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28089	W0_Idle:286900	W0_Scoreboard:3044996	W1:1603	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40235	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:760581
single_issue_nums: WS0:204783	WS1:200620	WS2:200108	WS3:200108	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1311 
max_icnt2mem_latency = 193 
maxmrqlatency = 630 
max_icnt2sh_latency = 55 
averagemflatency = 367 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:24315 	16569 	11262 	10656 	16298 	42296 	9676 	3411 	626 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167194 	81209 	50522 	1363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	188063 	87148 	23069 	1896 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	213372 	58920 	23434 	4417 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5660      5666      5706      5858      5602      5617      5779      5601      5728      5763      5764      5699      5683      5691      5598      5630 
dram[1]:      5598      5668      5750      5871      5711      5712      5680      5625      5726      5676      5662      5774      5631      5617      5618      5601 
dram[2]:      5635      5615      5638      5838      5622      5655      5774      5601      5642      5828      5806      5682      5822      5763      5700      5702 
dram[3]:      5603      5602      5890      5840      5754      5710      5770      5695      5601      5605      5625      5799      5698      5667      5659      5650 
dram[4]:      5703      5649      5611      5651      5633      5764      5858      5623      5676      5698      5601      5708      5706      5755      5794      5776 
dram[5]:      5658      5630      5601      5609      5767      5776      5878      5727      5690      5651      5615      5716      5638      5695      5851      5664 
dram[6]:      5803      5759      5662      5602      5630      5633      5775      5687      5799      5623      5601      5770      5836      5626      5714      5731 
dram[7]:      5719      5702      5646      5650      5601      5605      5876      5756      5751      5731      5678      5795      5622      5602      5772      5645 
dram[8]:      5826      5763      5750      5718      5666      5683      5622      5598      5708      5802      5625      5864      5601      5664      5880      5602 
dram[9]:      5619      5630      5663      5759      5617      5657      5691      5611      5898      5675      5766      5824      5680      5696      5851      5598 
dram[10]:      5603      5802      5730      5711      5752      5766      5601      5649      5638      5602      5687      5871      5651      5754      5892      5629 
dram[11]:      5683      5703      5598      5601      5662      5690      5707      5634      5602      5708      5747      5879      5791      5716      5732      5635 
dram[12]:      5645      5756      5619      5591      5758      5736      5748      5715      5706      5650      5598      5607      5686      5672      5926      5631 
dram[13]:      5824      5783      5629      5615      5666      5610      5719      5738      5658      5611      5607      5591      5760      5812      5932      5686 
dram[14]:      5726      5838      5602      5667      5815      5601      5670      5695      5790      5716      5662      5622      5598      5638      5902      5687 
dram[15]:      5726      5876      5668      5682      5707      5598      5601      5739      5670      5788      5637      5646      5622      5602      5879      5667 
dram[16]:      5675      5858      5635      5678      5776      5617      5591      5887      5760      5674      5710      5832      5659      5734      5613      5609 
dram[17]:      5843      5880      5687      5710      5786      5670      5622      5623      5641      5792      5732      5659      5660      5645      5601      5602 
dram[18]:      5603      5625      5708      5710      5872      5647      5649      5602      5601      5778      5667      5668      5770      5843      5687      5735 
dram[19]:      5706      5653      5746      5842      5934      5727      5763      5658      5601      5799      5680      5615      5759      5666      5617      5630 
dram[20]:      5623      5601      5598      5629      5851      5659      5630      5621      5631      5814      5795      5719      5667      5747      5774      5684 
dram[21]:      5641      5687      5626      5603      5866      5688      5704      5807      5660      5880      5598      5601      5728      5646      5686      5699 
dram[22]:      5724      5683      5646      5696      5637      5602      5718      5649      5610      5904      5607      5670      5875      5601      5744      5734 
dram[23]:      5763      5629      5615      5639      5726      5712      5907      5734      5686      5908      5651      5722      5800      5601      5627      5642 
dram[24]:      5675      5630      5694      5796      5601      5695      5617      5609      5686      5922      5660      5720      5867      5662      5598      5759 
dram[25]:      5622      5653      5775      5710      5726      5623      5601      5602      5643      5923      5727      5659      5698      5630      5670      5734 
dram[26]:      5601      5598      5668      5792      5711      5704      5688      5683      5630      5639      5779      5780      5900      5618      5625      5787 
dram[27]:      5603      5684      5751      5618      5666      5752      5646      5634      5601      5598      5698      5799      5923      5671      5756      5818 
dram[28]:      5625      5619      5838      5602      5643      5692      5743      5731      5706      5688      5601      5631      5900      5668      5670      5859 
dram[29]:      5631      5711      5755      5611      5622      5775      5667      5659      5642      5609      5707      5601      5858      5646      5728      5846 
dram[30]:      5618      5667      5776      5601      5598      5778      5704      5727      5767      5748      5646      5708      5637      5625      5735      5876 
dram[31]:      5723      5778      5694      5708      5683      5623      5625      5650      5740      5667      5618      5653      5598      5601      5790      5922 
average row accesses per activate:
dram[0]:  7.157895  8.151515  8.121212 10.000000  7.243243  8.580646  8.633333  8.312500  6.634146  6.348837  6.560976  6.585366  6.380952  7.764706  8.777778  8.344828 
dram[1]:  7.025641  7.388889  8.933333  8.187500  8.468750  8.250000 10.240000  9.172414  5.913043  5.750000  7.657143  6.871795  7.685714  6.380952 10.347826  8.066667 
dram[2]:  6.658536  6.871795  9.172414  9.961538  8.030303  8.800000  9.250000  9.241380  5.787234  5.978261  7.052631  8.343750  6.348837  6.700000 10.347826  8.344828 
dram[3]:  6.088889  7.444445  6.700000  8.666667  8.516129  9.103448 10.000000  7.882353  6.750000  6.800000  7.852941  7.852941  7.052631  8.612904 10.391304  7.870968 
dram[4]:  6.658536  8.121212  7.216216  8.354838  8.000000  8.548388  8.931034  8.181818  6.500000  6.250000  8.121212  7.794117  6.725000  7.416667  9.958333  7.625000 
dram[5]:  7.157895  8.612904  6.948718  7.250000  9.285714  8.548388 10.750000  9.310345  7.324324  6.452381  8.966666  8.030303  7.297297  8.030303  9.520000  7.870968 
dram[6]:  6.800000  7.628572  7.416667  9.285714  8.451612  9.103448 11.217391  7.714286  6.750000  6.725000  6.775000  7.444445  7.823529  7.628572  9.916667  9.384615 
dram[7]:  7.297297  7.794117  8.181818  7.542857  8.700000  8.548388  8.896552  7.941176  6.279070  7.685714  7.527778  8.121212  7.026316  8.030303 10.727273  9.384615 
dram[8]:  6.750000  8.800000  7.243243  8.516129  8.187500 10.153846  8.666667  7.297297  7.105263  6.404762  7.742857  7.189189  6.820513  7.911765 10.260870  8.133333 
dram[9]:  6.923077  7.333333  7.657143  7.600000  8.733334  9.172414  9.629630  7.500000  6.136364  6.585366  7.714286  7.542857  6.973684  8.121212  8.777778  8.413794 
dram[10]:  6.136364  7.969697  8.375000  8.250000  8.218750  7.823529  9.629630  7.941176  6.452381  6.750000  6.022222  7.189189  7.969697  6.428571  9.600000  6.971428 
dram[11]:  7.970588  8.187500  9.241380  9.500000  8.156250  8.580646  9.034483  8.500000  5.645833  7.500000  6.948718  8.548388  7.250000  6.404762  7.933333  6.971428 
dram[12]:  6.682927  6.675000  8.375000  8.218750 10.076923  8.090909  9.034483  8.774194  6.044445  6.585366  7.500000  7.852941  6.717949  6.536585  7.933333  6.971428 
dram[13]:  6.111111  7.444445  8.677420  8.800000 10.076923  8.900000 10.076923  6.974359  6.181818  6.325582  6.923077  8.090909  6.842105  6.487805  7.437500  7.625000 
dram[14]:  6.500000  7.078948  7.714286  7.628572  9.068966  8.866667  7.485714  8.242424  6.658536  6.825000  7.771429  8.060606  6.868421  6.973684  8.814815  9.307693 
dram[15]:  6.800000  7.600000  7.941176  7.600000  9.666667  7.882353  9.703704  6.800000  6.825000  6.871795  8.058824  6.923077  8.156250  7.000000  8.814815  8.344828 
dram[16]:  6.395349  7.162162  8.437500  8.580646  7.969697  8.406250  8.451612  7.555555  6.725000  7.078948  6.372093  7.297297  7.485714  6.625000  9.153846  8.642858 
dram[17]:  5.612245  6.973684  7.685714  7.571429  8.733334  7.657143 10.916667  8.000000  6.428571  6.325582  6.348837  6.404762  7.333333  6.923077  8.206897  8.100000 
dram[18]:  5.829787  7.162162  8.645162  7.823529  8.187500  6.923077  8.516129  8.242424  6.325582  7.742857  6.609756  8.933333  7.135135  8.437500  9.916667  9.230769 
dram[19]:  6.325582  6.380952  8.060606  6.973684  7.939394  8.375000 10.560000  7.941176  6.800000  7.742857  8.437500  7.882353  8.250000  7.714286  8.888889  9.520000 
dram[20]:  6.348837  6.871795  8.121212  7.135135  8.700000  7.105263  9.103448  7.052631  6.088889  7.025641  7.555555  8.121212  8.250000  7.078948  7.500000  8.500000 
dram[21]:  7.025641  6.325582  8.580646  7.388889  8.419354  8.612904  9.777778  7.472222  7.210526  6.825000  7.685714  8.580646  6.947369  8.406250  9.600000 10.727273 
dram[22]:  6.948718  6.923077  7.764706  8.060606  8.187500  7.628572  9.777778  7.882353  6.088889  6.850000  6.897436  6.725000  8.250000  7.852941  8.888889 11.800000 
dram[23]:  7.105263  6.923077  9.428572  7.444445  8.516129  8.866667  9.428572  7.388889  6.571429  6.066667  7.882353  6.923077  7.823529  7.882353 10.000000 11.238095 
dram[24]:  7.472222  6.279070  8.218750  7.444445  9.103448  7.600000  8.516129  8.000000  6.111111  6.682927  7.052631  6.428571  8.612904  7.444445 10.434783 11.190476 
dram[25]:  6.750000  6.428571 10.076923  7.823529  9.172414  8.060606  8.000000  8.833333  6.731707  6.974359  7.388889  6.609756  7.600000  7.852941 10.434783  9.826087 
dram[26]:  6.044445  6.536585 10.000000  8.090909  8.833333  9.535714  8.250000  9.428572  6.441861  7.236842  7.333333  6.897436  8.516129  6.871795  8.642858  9.956522 
dram[27]:  7.500000  6.136364  9.629630  9.172414  9.500000  8.800000  8.312500  8.281250  6.465117  7.025641  7.571429  7.941176  6.947369  6.675000  8.310345  9.200000 
dram[28]:  6.302326  6.825000 11.260870  8.548388  9.357142  7.571429  8.866667  9.428572  6.155556  6.800000  8.060606  7.131579  7.514286  7.189189  7.393939  9.080000 
dram[29]:  6.948718  6.850000 10.320000  8.343750  9.777778  8.000000  8.866667  7.969697  6.177778  7.210526  8.121212  7.941176  7.705883  7.216216  8.344828 10.761905 
dram[30]:  7.210526  6.634146  9.357142  7.911765  8.451612  7.571429  8.312500  9.103448  7.025641  7.378378  8.933333  7.472222  7.485714  6.794872  8.066667  9.040000 
dram[31]:  8.151515  7.555555  9.034483  9.888889  8.766666  7.600000  8.866667  7.939394  6.658536  6.325582  6.775000  7.351351  6.769231  7.542857  7.562500 10.761905 
average row locality = 135110/17538 = 7.703843
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        64        52        48        16        48        40        12        40        64        68        52        56        48        32        20        40 
dram[1]:        72        40        48        24        60        32         0        40        64        80        48        48        52        48        24        40 
dram[2]:        68        48        40        12        36        32        12        48        64        76        48        44        68        48        24        40 
dram[3]:        72        48        48        16        32        32        16        48        56        64        44        44        48        44        28        48 
dram[4]:        68        48        44        12        32        36        12        56        68        76        48        36        52        44        28        48 
dram[5]:        64        44        60        20        16        36         8        56        60        60        52        36        56        36        24        48 
dram[6]:        64        44        44        16        24        32         8        56        56        52        60        48        40        44        24        48 
dram[7]:        56        36        56        32        20        36         8        56        56        52        60        48        44        36        16        48 
dram[8]:        56        32        48        32        24        32        16        56        56        52        60        40        40        52        16        48 
dram[9]:        56        32        48        40        24        40        16        56        56        56        56        32        36        48        20        48 
dram[10]:        56        28        48        32        28        40        16        56        60        56        60        40        28        56        32        48 
dram[11]:        60        24        48        40        20        40        24        64        60        56        60        36        20        52        24        48 
dram[12]:        72        44        48        28        24        44        24        64        64        56        56        44        24        48        24        48 
dram[13]:        76        48        52        32        24        44        24        64        64        64        56        44        16        40        24        48 
dram[14]:        68        52        56        44        28        40        24        64        68        68        64        40        20        36        24        40 
dram[15]:        64        40        56        40        20        48        24        64        68        48        72        56        20        40        24        40 
dram[16]:        76        36        56        40        28        52        24        64        52        52        72        56        24        36        24        40 
dram[17]:        76        36        52        36        24        48        24        64        56        64        68        52        32        56        24        44 
dram[18]:        72        36        48        40        24        56        32        64        64        60        60        48        32        56        24        32 
dram[19]:        64        48        40        36        24        48        32        56        64        60        56        48        32        56        32        24 
dram[20]:        68        48        48        32        20        56        32        48        72        72        64        48        32        52        32        24 
dram[21]:        72        64        40        40        20        44        32        52        72        68        52        40        32        52        32        16 
dram[22]:        60        56        32        40        24        44        32        48        72        72        52        52        32        44        32        16 
dram[23]:        56        56        32        48        32        40        32        40        80        68        48        56        40        48        32        16 
dram[24]:        52        56        28        48        32        40        32        32        76        72        48        56        44        48        32        12 
dram[25]:        56        56        24        40        40        40        32        36        80        64        40        60        40        44        32         8 
dram[26]:        64        48        16        44        36        44        32        32        84        76        32        52        32        48        40        20 
dram[27]:        56        56        16        40        40        32        40        36        88        72        36        56        32        44        36        24 
dram[28]:        60        68        12        36        24        36        40        32        84        64        40        60        28        40        48        12 
dram[29]:        60        72         8        44        32        32        40        28        88        72        48        56        24        44        40         8 
dram[30]:        72        64        24        52        24        36        40        32        72        68        48        52        24        36        40         8 
dram[31]:        52        64        24        44        28        40        40        24        68        64        60        64        32        32        40         8 
total dram writes = 22520
min_bank_accesses = 0!
chip skew: 756/660 = 1.15
average mf latency per bank:
dram[0]:        690       710       727       788       704       737       809       732       690       671       729       687       706       744       768       732
dram[1]:        670       721       709       778       679       757       822       718       691       649       718       705       706       703       748       723
dram[2]:        670       702       727       805       733       751       780       692       672       664       724       711       691       715       742       725
dram[3]:        676       708       754       822       749       768       796       709       704       669       729       751       731       731       746       734
dram[4]:        708       729       715       804       765       774       815       690       690       668       719       753       709       738       751       750
dram[5]:        701       734       690       788       814       768       831       706       719       694       701       750       703       747       770       748
dram[6]:        710       729       732       781       760       756       832       690       720       711       688       708       735       718       769       735
dram[7]:        718       737       681       741       770       738       813       689       734       701       684       709       708       738       783       728
dram[8]:        699       734       723       740       764       772       776       670       698       712       679       711       724       700       768       708
dram[9]:        708       762       720       721       762       748       792       676       733       694       719       761       724       713       778       708
dram[10]:        718       758       721       747       764       753       779       679       698       683       691       744       752       701       743       715
dram[11]:        683       766       691       700       779       730       759       658       699       682       687       741       782       703       773       714
dram[12]:        667       737       711       744       779       741       774       679       696       690       679       721       772       723       765       712
dram[13]:        660       710       686       743       779       710       771       685       704       665       705       725       806       750       782       725
dram[14]:        675       707       687       730       772       726       785       691       697       650       680       724       782       749       777       747
dram[15]:        688       743       686       727       792       701       766       676       690       711       656       698       767       740       787       747
dram[16]:        678       748       689       731       782       685       769       687       726       703       668       716       761       761       758       734
dram[17]:        677       735       698       751       785       696       769       655       706       684       679       718       738       709       763       715
dram[18]:        674       731       712       740       776       688       755       661       695       686       683       713       738       713       766       750
dram[19]:        696       702       729       750       774       700       757       676       684       686       685       707       736       714       748       761
dram[20]:        679       695       699       738       796       686       733       692       647       670       673       692       727       711       735       756
dram[21]:        653       669       723       733       777       728       754       693       657       675       687       736       739       716       759       791
dram[22]:        688       680       730       712       745       704       772       688       660       644       697       706       727       730       757       781
dram[23]:        704       682       736       698       738       710       777       712       651       682       686       702       717       695       742       769
dram[24]:        714       705       764       732       750       727       765       733       657       688       685       745       723       716       744       788
dram[25]:        707       718       786       756       766       738       779       744       654       703       736       748       755       726       777       907
dram[26]:        705       730       803       748       770       719       772       734       640       678       769       753       764       722       735       774
dram[27]:        696       726       812       749       782       761       763       736       630       674       750       744       774       738       750       763
dram[28]:        690       685       813       765       805       744       751       759       637       677       738       728       790       739       720       815
dram[29]:        695       703       808       740       795       756       772       778       635       667       723       732       793       738       755       845
dram[30]:        685       712       795       725       795       762       777       765       680       714       708       744       787       750       762       857
dram[31]:        707       714       793       718       784       749       759       787       674       722       689       723       765       751       788       821
maximum mf latency per bank:
dram[0]:       1018       992      1164       950       879      1015       990      1026      1038       974      1086      1029      1118       908       927       981
dram[1]:       1187       952      1030      1014       950       979       897       884      1247      1051       988       964      1038      1041       937      1063
dram[2]:       1171       923      1118       963       892       927       968       911      1124       987      1161       976      1046      1091       912      1008
dram[3]:       1038       997      1214      1056       873       952      1000       972      1013       981       943      1184      1261      1059       910      1002
dram[4]:       1080       972       893       924       968      1005       991       938       975      1081       976       985       907      1075       945      1095
dram[5]:       1147      1047      1082      1141      1029      1035       951      1222      1069       978       928      1048       971       979       928      1171
dram[6]:       1072       977      1037       934       941       920       955       898      1165       976      1043       980       972       984       926       982
dram[7]:       1043       907       915       961       980      1017       900       948      1068       874       954      1005      1065       955       942      1056
dram[8]:       1036       912       985       902      1009      1051       857       935      1053      1001       899       930       908      1146       857       927
dram[9]:       1094       975       926       908       893      1038       894       858       964      1038      1240      1031       926      1030       885       894
dram[10]:       1051       881       976       921       890       997       879       896      1010       928      1043      1002       906       963      1046       920
dram[11]:       1163       962       954       894       880      1036       987      1139      1059       963       988       989       971       921      1034       952
dram[12]:        918      1126      1073       923       889      1047       986      1016       996      1073       908       962      1015      1015      1167       927
dram[13]:        987      1016       888       909       959       955       930      1001      1085      1037      1109      1051       970       996      1045      1017
dram[14]:        984      1046       968      1094       953      1122      1039      1007      1001      1043       965       979       938      1129      1003       940
dram[15]:        958      1015       952       941       907      1048       982       939      1102       979       902      1004       951       921       915       986
dram[16]:       1309      1003       916       997      1090       885      1082       938       966       928      1076      1108      1005       916       911       977
dram[17]:        986       937      1025      1065      1065       903       956       872       994       983      1103      1057       950      1055      1021       915
dram[18]:       1110      1000       982      1231       989      1185      1039       883      1101      1044      1059      1053      1066      1034      1040       930
dram[19]:       1169      1081       951       982      1032       969       965       938      1082      1004       910       977       971       973       876       899
dram[20]:       1075       947       973      1038      1101      1068       889      1030      1070      1154       935      1015       983       993      1039       875
dram[21]:       1067      1067       988      1311       968      1048       887       972      1085      1008       964      1007      1017      1071      1096       954
dram[22]:        961       973       951       900       906      1018       965       913      1031       967      1078      1040       897       954       935       885
dram[23]:        983      1037       932      1032      1057       988      1050      1068      1132      1066       897      1069       947      1003       985       943
dram[24]:       1024       999       875      1244       961       984      1034       882       964      1281       901      1028      1037      1010       916       921
dram[25]:       1021      1031       923       902       966      1016       969       894       998      1056       927      1034      1161       924      1208       920
dram[26]:       1025      1049       867       949       983       952       936       874      1053      1002       921       982       914      1016       976       858
dram[27]:        970      1050      1052       970      1145      1016       969       949      1002      1010       966      1171       972       996       988       984
dram[28]:       1053      1122       886      1097       987      1144       999       913      1046       975      1044      1153      1010      1029      1146       994
dram[29]:       1121      1211       890      1051      1121      1005      1047      1191      1057      1037      1048      1064       945      1045      1103       981
dram[30]:       1263      1100      1026      1088       986      1235      1042       988      1030      1256       895      1114       981       970      1112       984
dram[31]:        929      1128      1034      1005      1110      1196       989       914      1160      1089       943      1127      1070       973      1299       910
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22354 n_act=558 n_pre=542 n_ref_event=0 n_req=4223 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1717
n_activity=8773 dram_eff=0.5412
bk0: 256a 25795i bk1: 256a 25895i bk2: 256a 25833i bk3: 256a 26505i bk4: 256a 26106i bk5: 256a 25911i bk6: 256a 26338i bk7: 256a 26059i bk8: 256a 25696i bk9: 256a 25588i bk10: 256a 25559i bk11: 256a 25613i bk12: 256a 25527i bk13: 256a 26009i bk14: 232a 26520i bk15: 232a 26154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867866
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.354286
Bank_Level_Parallism = 3.758369
Bank_Level_Parallism_Col = 2.891906
Bank_Level_Parallism_Ready = 1.616259
write_to_read_ratio_blp_rw_average = 0.230499
GrpLevelPara = 2.151567 

BW Util details:
bwutil = 0.171749 
total_CMD = 27645 
util_bw = 4748 
Wasted_Col = 2981 
Wasted_Row = 635 
Idle = 19281 

BW Util Bottlenecks: 
RCDc_limit = 2429 
RCDWRc_limit = 516 
WTRc_limit = 636 
RTWc_limit = 1920 
CCDLc_limit = 1995 
rwq = 0 
CCDLc_limit_alone = 1791 
WTRc_limit_alone = 562 
RTWc_limit_alone = 1790 

Commands details: 
total_CMD = 27645 
n_nop = 22354 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 4223 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 4748 
Row_Bus_Util =  0.039790 
CoL_Bus_Util = 0.171749 
Either_Row_CoL_Bus_Util = 0.191391 
Issued_on_Two_Bus_Simul_Util = 0.020148 
issued_two_Eff = 0.105273 
queue_avg = 3.217616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.21762
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22325 n_act=553 n_pre=537 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1725
n_activity=8834 dram_eff=0.5397
bk0: 256a 25451i bk1: 256a 26186i bk2: 256a 26169i bk3: 256a 26155i bk4: 256a 26044i bk5: 256a 26047i bk6: 256a 26525i bk7: 256a 26104i bk8: 256a 25348i bk9: 256a 25347i bk10: 256a 25723i bk11: 256a 25923i bk12: 256a 25855i bk13: 256a 25632i bk14: 232a 26461i bk15: 232a 26041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869205
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.383333
Bank_Level_Parallism = 3.719424
Bank_Level_Parallism_Col = 2.908171
Bank_Level_Parallism_Ready = 1.658557
write_to_read_ratio_blp_rw_average = 0.240837
GrpLevelPara = 2.117769 

BW Util details:
bwutil = 0.172472 
total_CMD = 27645 
util_bw = 4768 
Wasted_Col = 3016 
Wasted_Row = 695 
Idle = 19166 

BW Util Bottlenecks: 
RCDc_limit = 2391 
RCDWRc_limit = 530 
WTRc_limit = 620 
RTWc_limit = 1999 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 1888 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 27645 
n_nop = 22325 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4768 
Row_Bus_Util =  0.039428 
CoL_Bus_Util = 0.172472 
Either_Row_CoL_Bus_Util = 0.192440 
Issued_on_Two_Bus_Simul_Util = 0.019461 
issued_two_Eff = 0.101128 
queue_avg = 3.467499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4675
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22341 n_act=553 n_pre=537 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.172
n_activity=8941 dram_eff=0.5319
bk0: 256a 25535i bk1: 256a 25909i bk2: 256a 26301i bk3: 256a 26529i bk4: 256a 26277i bk5: 256a 26190i bk6: 256a 26457i bk7: 256a 26283i bk8: 256a 25452i bk9: 256a 25544i bk10: 256a 25927i bk11: 256a 26241i bk12: 256a 25544i bk13: 256a 25838i bk14: 232a 26617i bk15: 232a 26192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869112
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.412429
Bank_Level_Parallism = 3.493943
Bank_Level_Parallism_Col = 2.711744
Bank_Level_Parallism_Ready = 1.498949
write_to_read_ratio_blp_rw_average = 0.238783
GrpLevelPara = 2.073611 

BW Util details:
bwutil = 0.172038 
total_CMD = 27645 
util_bw = 4756 
Wasted_Col = 3064 
Wasted_Row = 683 
Idle = 19142 

BW Util Bottlenecks: 
RCDc_limit = 2406 
RCDWRc_limit = 519 
WTRc_limit = 601 
RTWc_limit = 1624 
CCDLc_limit = 2122 
rwq = 0 
CCDLc_limit_alone = 1950 
WTRc_limit_alone = 552 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 27645 
n_nop = 22341 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4756 
Row_Bus_Util =  0.039428 
CoL_Bus_Util = 0.172038 
Either_Row_CoL_Bus_Util = 0.191861 
Issued_on_Two_Bus_Simul_Util = 0.019606 
issued_two_Eff = 0.102187 
queue_avg = 3.211901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.2119
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22380 n_act=542 n_pre=526 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1713
n_activity=8903 dram_eff=0.532
bk0: 256a 25627i bk1: 256a 26029i bk2: 256a 25539i bk3: 256a 26336i bk4: 256a 26320i bk5: 256a 26369i bk6: 256a 26293i bk7: 256a 26156i bk8: 256a 25812i bk9: 256a 26001i bk10: 256a 26239i bk11: 256a 26078i bk12: 256a 25765i bk13: 256a 26036i bk14: 232a 26412i bk15: 232a 26118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871564
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.418605
Bank_Level_Parallism = 3.458373
Bank_Level_Parallism_Col = 2.645623
Bank_Level_Parallism_Ready = 1.494932
write_to_read_ratio_blp_rw_average = 0.233771
GrpLevelPara = 2.072844 

BW Util details:
bwutil = 0.171315 
total_CMD = 27645 
util_bw = 4736 
Wasted_Col = 3156 
Wasted_Row = 612 
Idle = 19141 

BW Util Bottlenecks: 
RCDc_limit = 2429 
RCDWRc_limit = 447 
WTRc_limit = 759 
RTWc_limit = 1535 
CCDLc_limit = 2068 
rwq = 0 
CCDLc_limit_alone = 1856 
WTRc_limit_alone = 652 
RTWc_limit_alone = 1430 

Commands details: 
total_CMD = 27645 
n_nop = 22380 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4736 
Row_Bus_Util =  0.038633 
CoL_Bus_Util = 0.171315 
Either_Row_CoL_Bus_Util = 0.190450 
Issued_on_Two_Bus_Simul_Util = 0.019497 
issued_two_Eff = 0.102374 
queue_avg = 3.455453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.45545
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22359 n_act=553 n_pre=537 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.172
n_activity=9019 dram_eff=0.5273
bk0: 256a 25562i bk1: 256a 25693i bk2: 256a 26103i bk3: 256a 26362i bk4: 256a 26175i bk5: 256a 25901i bk6: 256a 26220i bk7: 256a 26051i bk8: 256a 25761i bk9: 256a 25556i bk10: 256a 25936i bk11: 256a 26006i bk12: 256a 26047i bk13: 256a 26010i bk14: 232a 26252i bk15: 232a 25989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869112
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.384181
Bank_Level_Parallism = 3.611001
Bank_Level_Parallism_Col = 2.834963
Bank_Level_Parallism_Ready = 1.615854
write_to_read_ratio_blp_rw_average = 0.244658
GrpLevelPara = 2.121945 

BW Util details:
bwutil = 0.172038 
total_CMD = 27645 
util_bw = 4756 
Wasted_Col = 3090 
Wasted_Row = 717 
Idle = 19082 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 552 
WTRc_limit = 828 
RTWc_limit = 1677 
CCDLc_limit = 2113 
rwq = 0 
CCDLc_limit_alone = 1836 
WTRc_limit_alone = 707 
RTWc_limit_alone = 1521 

Commands details: 
total_CMD = 27645 
n_nop = 22359 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4756 
Row_Bus_Util =  0.039428 
CoL_Bus_Util = 0.172038 
Either_Row_CoL_Bus_Util = 0.191210 
Issued_on_Two_Bus_Simul_Util = 0.020257 
issued_two_Eff = 0.105940 
queue_avg = 3.350081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.35008
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22434 n_act=524 n_pre=508 n_ref_event=0 n_req=4217 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.1709
n_activity=8885 dram_eff=0.5317
bk0: 256a 25660i bk1: 256a 26045i bk2: 256a 25636i bk3: 256a 26073i bk4: 256a 26349i bk5: 256a 26064i bk6: 256a 26401i bk7: 256a 25833i bk8: 256a 25727i bk9: 256a 25637i bk10: 256a 26113i bk11: 256a 26158i bk12: 256a 25744i bk13: 256a 26021i bk14: 232a 26409i bk15: 232a 26163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875741
Row_Buffer_Locality_read = 0.896739
Row_Buffer_Locality_write = 0.372781
Bank_Level_Parallism = 3.629268
Bank_Level_Parallism_Col = 2.884545
Bank_Level_Parallism_Ready = 1.646486
write_to_read_ratio_blp_rw_average = 0.244502
GrpLevelPara = 2.127172 

BW Util details:
bwutil = 0.170881 
total_CMD = 27645 
util_bw = 4724 
Wasted_Col = 2949 
Wasted_Row = 732 
Idle = 19240 

BW Util Bottlenecks: 
RCDc_limit = 2284 
RCDWRc_limit = 466 
WTRc_limit = 542 
RTWc_limit = 1997 
CCDLc_limit = 1948 
rwq = 0 
CCDLc_limit_alone = 1750 
WTRc_limit_alone = 495 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 27645 
n_nop = 22434 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 4217 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4724 
Row_Bus_Util =  0.037330 
CoL_Bus_Util = 0.170881 
Either_Row_CoL_Bus_Util = 0.188497 
Issued_on_Two_Bus_Simul_Util = 0.019714 
issued_two_Eff = 0.104586 
queue_avg = 3.655019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65502
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22399 n_act=532 n_pre=516 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1703
n_activity=8751 dram_eff=0.538
bk0: 256a 25504i bk1: 256a 26089i bk2: 256a 25893i bk3: 256a 26505i bk4: 256a 26321i bk5: 256a 26339i bk6: 256a 26504i bk7: 256a 25829i bk8: 256a 25565i bk9: 256a 25698i bk10: 256a 25547i bk11: 256a 26040i bk12: 256a 26016i bk13: 256a 26104i bk14: 232a 26518i bk15: 232a 26340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873724
Row_Buffer_Locality_read = 0.894022
Row_Buffer_Locality_write = 0.375758
Bank_Level_Parallism = 3.536530
Bank_Level_Parallism_Col = 2.729620
Bank_Level_Parallism_Ready = 1.566695
write_to_read_ratio_blp_rw_average = 0.233287
GrpLevelPara = 2.093387 

BW Util details:
bwutil = 0.170302 
total_CMD = 27645 
util_bw = 4708 
Wasted_Col = 3028 
Wasted_Row = 668 
Idle = 19241 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 494 
WTRc_limit = 540 
RTWc_limit = 1896 
CCDLc_limit = 1946 
rwq = 0 
CCDLc_limit_alone = 1748 
WTRc_limit_alone = 501 
RTWc_limit_alone = 1737 

Commands details: 
total_CMD = 27645 
n_nop = 22399 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4213 
total_req = 4708 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4708 
Row_Bus_Util =  0.037909 
CoL_Bus_Util = 0.170302 
Either_Row_CoL_Bus_Util = 0.189763 
Issued_on_Two_Bus_Simul_Util = 0.018448 
issued_two_Eff = 0.097217 
queue_avg = 3.065582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.06558
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22427 n_act=529 n_pre=513 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1703
n_activity=8659 dram_eff=0.5437
bk0: 256a 25811i bk1: 256a 26028i bk2: 256a 26112i bk3: 256a 26058i bk4: 256a 26288i bk5: 256a 26115i bk6: 256a 26503i bk7: 256a 25928i bk8: 256a 25467i bk9: 256a 26163i bk10: 256a 25799i bk11: 256a 26173i bk12: 256a 26034i bk13: 256a 26275i bk14: 232a 26666i bk15: 232a 26411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874436
Row_Buffer_Locality_read = 0.892540
Row_Buffer_Locality_write = 0.430303
Bank_Level_Parallism = 3.417718
Bank_Level_Parallism_Col = 2.593194
Bank_Level_Parallism_Ready = 1.460705
write_to_read_ratio_blp_rw_average = 0.215825
GrpLevelPara = 2.026225 

BW Util details:
bwutil = 0.170302 
total_CMD = 27645 
util_bw = 4708 
Wasted_Col = 3164 
Wasted_Row = 526 
Idle = 19247 

BW Util Bottlenecks: 
RCDc_limit = 2506 
RCDWRc_limit = 454 
WTRc_limit = 833 
RTWc_limit = 1637 
CCDLc_limit = 1989 
rwq = 0 
CCDLc_limit_alone = 1803 
WTRc_limit_alone = 764 
RTWc_limit_alone = 1520 

Commands details: 
total_CMD = 27645 
n_nop = 22427 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 529 
n_pre = 513 
n_ref = 0 
n_req = 4213 
total_req = 4708 

Dual Bus Interface Util: 
issued_total_row = 1042 
issued_total_col = 4708 
Row_Bus_Util =  0.037692 
CoL_Bus_Util = 0.170302 
Either_Row_CoL_Bus_Util = 0.188750 
Issued_on_Two_Bus_Simul_Util = 0.019244 
issued_two_Eff = 0.101955 
queue_avg = 3.036932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.03693
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22416 n_act=541 n_pre=525 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1703
n_activity=8776 dram_eff=0.5365
bk0: 256a 25806i bk1: 256a 26308i bk2: 256a 25976i bk3: 256a 26175i bk4: 256a 26040i bk5: 256a 26060i bk6: 256a 26307i bk7: 256a 25848i bk8: 256a 25892i bk9: 256a 25716i bk10: 256a 25816i bk11: 256a 25896i bk12: 256a 26097i bk13: 256a 25921i bk14: 232a 26575i bk15: 232a 26205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871588
Row_Buffer_Locality_read = 0.892045
Row_Buffer_Locality_write = 0.369697
Bank_Level_Parallism = 3.569552
Bank_Level_Parallism_Col = 2.747940
Bank_Level_Parallism_Ready = 1.558411
write_to_read_ratio_blp_rw_average = 0.214849
GrpLevelPara = 2.074794 

BW Util details:
bwutil = 0.170302 
total_CMD = 27645 
util_bw = 4708 
Wasted_Col = 3128 
Wasted_Row = 539 
Idle = 19270 

BW Util Bottlenecks: 
RCDc_limit = 2309 
RCDWRc_limit = 537 
WTRc_limit = 798 
RTWc_limit = 1935 
CCDLc_limit = 2168 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1775 

Commands details: 
total_CMD = 27645 
n_nop = 22416 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4213 
total_req = 4708 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4708 
Row_Bus_Util =  0.038560 
CoL_Bus_Util = 0.170302 
Either_Row_CoL_Bus_Util = 0.189148 
Issued_on_Two_Bus_Simul_Util = 0.019714 
issued_two_Eff = 0.104226 
queue_avg = 3.079327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.07933
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22368 n_act=549 n_pre=533 n_ref_event=0 n_req=4214 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.1704
n_activity=8771 dram_eff=0.5372
bk0: 256a 25450i bk1: 256a 25997i bk2: 256a 26039i bk3: 256a 26261i bk4: 256a 26283i bk5: 256a 26172i bk6: 256a 26496i bk7: 256a 25937i bk8: 256a 25829i bk9: 256a 25599i bk10: 256a 25725i bk11: 256a 26078i bk12: 256a 26104i bk13: 256a 26078i bk14: 232a 26523i bk15: 232a 26335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869720
Row_Buffer_Locality_read = 0.889575
Row_Buffer_Locality_write = 0.385542
Bank_Level_Parallism = 3.507102
Bank_Level_Parallism_Col = 2.663070
Bank_Level_Parallism_Ready = 1.511672
write_to_read_ratio_blp_rw_average = 0.234358
GrpLevelPara = 2.046591 

BW Util details:
bwutil = 0.170447 
total_CMD = 27645 
util_bw = 4712 
Wasted_Col = 3228 
Wasted_Row = 508 
Idle = 19197 

BW Util Bottlenecks: 
RCDc_limit = 2558 
RCDWRc_limit = 507 
WTRc_limit = 665 
RTWc_limit = 1967 
CCDLc_limit = 2047 
rwq = 0 
CCDLc_limit_alone = 1843 
WTRc_limit_alone = 588 
RTWc_limit_alone = 1840 

Commands details: 
total_CMD = 27645 
n_nop = 22368 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 4214 
total_req = 4712 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 4712 
Row_Bus_Util =  0.039139 
CoL_Bus_Util = 0.170447 
Either_Row_CoL_Bus_Util = 0.190884 
Issued_on_Two_Bus_Simul_Util = 0.018701 
issued_two_Eff = 0.097972 
queue_avg = 3.059179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.05918
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22356 n_act=567 n_pre=551 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1712
n_activity=8744 dram_eff=0.5412
bk0: 256a 25677i bk1: 256a 26260i bk2: 256a 26182i bk3: 256a 26189i bk4: 256a 26167i bk5: 256a 25993i bk6: 256a 26463i bk7: 256a 26097i bk8: 256a 25739i bk9: 256a 25779i bk10: 256a 25679i bk11: 256a 25972i bk12: 256a 26238i bk13: 256a 25818i bk14: 232a 26380i bk15: 232a 26043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865608
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 0.374269
Bank_Level_Parallism = 3.541627
Bank_Level_Parallism_Col = 2.657534
Bank_Level_Parallism_Ready = 1.489222
write_to_read_ratio_blp_rw_average = 0.221560
GrpLevelPara = 2.051466 

BW Util details:
bwutil = 0.171170 
total_CMD = 27645 
util_bw = 4732 
Wasted_Col = 3137 
Wasted_Row = 563 
Idle = 19213 

BW Util Bottlenecks: 
RCDc_limit = 2472 
RCDWRc_limit = 516 
WTRc_limit = 724 
RTWc_limit = 1651 
CCDLc_limit = 2123 
rwq = 0 
CCDLc_limit_alone = 1905 
WTRc_limit_alone = 637 
RTWc_limit_alone = 1520 

Commands details: 
total_CMD = 27645 
n_nop = 22356 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4732 
Row_Bus_Util =  0.040441 
CoL_Bus_Util = 0.171170 
Either_Row_CoL_Bus_Util = 0.191318 
Issued_on_Two_Bus_Simul_Util = 0.020293 
issued_two_Eff = 0.106069 
queue_avg = 3.203183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.20318
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22390 n_act=544 n_pre=528 n_ref_event=0 n_req=4217 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.1709
n_activity=8580 dram_eff=0.5506
bk0: 256a 25900i bk1: 256a 26117i bk2: 256a 26048i bk3: 256a 26322i bk4: 256a 26182i bk5: 256a 26083i bk6: 256a 26193i bk7: 256a 25883i bk8: 256a 25521i bk9: 256a 25928i bk10: 256a 25802i bk11: 256a 26043i bk12: 256a 26138i bk13: 256a 25759i bk14: 232a 26004i bk15: 232a 25987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870998
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.390533
Bank_Level_Parallism = 3.670542
Bank_Level_Parallism_Col = 2.837743
Bank_Level_Parallism_Ready = 1.565411
write_to_read_ratio_blp_rw_average = 0.230318
GrpLevelPara = 2.110765 

BW Util details:
bwutil = 0.170881 
total_CMD = 27645 
util_bw = 4724 
Wasted_Col = 3040 
Wasted_Row = 580 
Idle = 19301 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 514 
WTRc_limit = 640 
RTWc_limit = 2256 
CCDLc_limit = 1998 
rwq = 0 
CCDLc_limit_alone = 1744 
WTRc_limit_alone = 583 
RTWc_limit_alone = 2059 

Commands details: 
total_CMD = 27645 
n_nop = 22390 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4217 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4724 
Row_Bus_Util =  0.038777 
CoL_Bus_Util = 0.170881 
Either_Row_CoL_Bus_Util = 0.190089 
Issued_on_Two_Bus_Simul_Util = 0.019570 
issued_two_Eff = 0.102950 
queue_avg = 3.123422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12342
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22308 n_act=565 n_pre=549 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.1722
n_activity=8961 dram_eff=0.5312
bk0: 256a 25679i bk1: 256a 25682i bk2: 256a 26098i bk3: 256a 26335i bk4: 256a 26336i bk5: 256a 26023i bk6: 256a 26180i bk7: 256a 25880i bk8: 256a 25467i bk9: 256a 25625i bk10: 256a 25963i bk11: 256a 25975i bk12: 256a 26016i bk13: 256a 25841i bk14: 232a 26181i bk15: 232a 26211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866304
Row_Buffer_Locality_read = 0.889822
Row_Buffer_Locality_write = 0.331461
Bank_Level_Parallism = 3.609671
Bank_Level_Parallism_Col = 2.761255
Bank_Level_Parallism_Ready = 1.564076
write_to_read_ratio_blp_rw_average = 0.241851
GrpLevelPara = 2.065935 

BW Util details:
bwutil = 0.172183 
total_CMD = 27645 
util_bw = 4760 
Wasted_Col = 3152 
Wasted_Row = 691 
Idle = 19042 

BW Util Bottlenecks: 
RCDc_limit = 2474 
RCDWRc_limit = 549 
WTRc_limit = 672 
RTWc_limit = 1895 
CCDLc_limit = 2001 
rwq = 0 
CCDLc_limit_alone = 1826 
WTRc_limit_alone = 606 
RTWc_limit_alone = 1786 

Commands details: 
total_CMD = 27645 
n_nop = 22308 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4760 
Row_Bus_Util =  0.040297 
CoL_Bus_Util = 0.172183 
Either_Row_CoL_Bus_Util = 0.193055 
Issued_on_Two_Bus_Simul_Util = 0.019425 
issued_two_Eff = 0.100618 
queue_avg = 3.081642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.08164
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22350 n_act=565 n_pre=549 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1725
n_activity=8883 dram_eff=0.5368
bk0: 256a 25273i bk1: 256a 25793i bk2: 256a 26158i bk3: 256a 26335i bk4: 256a 26451i bk5: 256a 26163i bk6: 256a 26375i bk7: 256a 25653i bk8: 256a 25352i bk9: 256a 25565i bk10: 256a 25478i bk11: 256a 26000i bk12: 256a 25994i bk13: 256a 25676i bk14: 232a 26113i bk15: 232a 26234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866367
Row_Buffer_Locality_read = 0.888587
Row_Buffer_Locality_write = 0.366667
Bank_Level_Parallism = 3.755292
Bank_Level_Parallism_Col = 2.912711
Bank_Level_Parallism_Ready = 1.607383
write_to_read_ratio_blp_rw_average = 0.236521
GrpLevelPara = 2.172792 

BW Util details:
bwutil = 0.172472 
total_CMD = 27645 
util_bw = 4768 
Wasted_Col = 3130 
Wasted_Row = 606 
Idle = 19141 

BW Util Bottlenecks: 
RCDc_limit = 2466 
RCDWRc_limit = 546 
WTRc_limit = 892 
RTWc_limit = 1908 
CCDLc_limit = 2196 
rwq = 0 
CCDLc_limit_alone = 1936 
WTRc_limit_alone = 766 
RTWc_limit_alone = 1774 

Commands details: 
total_CMD = 27645 
n_nop = 22350 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4768 
Row_Bus_Util =  0.040297 
CoL_Bus_Util = 0.172472 
Either_Row_CoL_Bus_Util = 0.191536 
Issued_on_Two_Bus_Simul_Util = 0.021233 
issued_two_Eff = 0.110859 
queue_avg = 3.303889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30389
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22322 n_act=555 n_pre=539 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.1731
n_activity=8834 dram_eff=0.5415
bk0: 256a 25783i bk1: 256a 25747i bk2: 256a 25921i bk3: 256a 25919i bk4: 256a 26338i bk5: 256a 26154i bk6: 256a 26007i bk7: 256a 26011i bk8: 256a 25664i bk9: 256a 25646i bk10: 256a 25886i bk11: 256a 25945i bk12: 256a 25945i bk13: 256a 26011i bk14: 232a 26401i bk15: 232a 26329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868856
Row_Buffer_Locality_read = 0.890563
Row_Buffer_Locality_write = 0.391304
Bank_Level_Parallism = 3.637811
Bank_Level_Parallism_Col = 2.856213
Bank_Level_Parallism_Ready = 1.615385
write_to_read_ratio_blp_rw_average = 0.229182
GrpLevelPara = 2.126871 

BW Util details:
bwutil = 0.173051 
total_CMD = 27645 
util_bw = 4784 
Wasted_Col = 2971 
Wasted_Row = 724 
Idle = 19166 

BW Util Bottlenecks: 
RCDc_limit = 2327 
RCDWRc_limit = 569 
WTRc_limit = 664 
RTWc_limit = 1823 
CCDLc_limit = 1832 
rwq = 0 
CCDLc_limit_alone = 1627 
WTRc_limit_alone = 602 
RTWc_limit_alone = 1680 

Commands details: 
total_CMD = 27645 
n_nop = 22322 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 4784 
Row_Bus_Util =  0.039573 
CoL_Bus_Util = 0.173051 
Either_Row_CoL_Bus_Util = 0.192548 
Issued_on_Two_Bus_Simul_Util = 0.020076 
issued_two_Eff = 0.104265 
queue_avg = 3.344113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.34411
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22312 n_act=550 n_pre=534 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1726
n_activity=8870 dram_eff=0.538
bk0: 256a 25701i bk1: 256a 25714i bk2: 256a 26154i bk3: 256a 26051i bk4: 256a 26420i bk5: 256a 26047i bk6: 256a 26361i bk7: 256a 25867i bk8: 256a 25543i bk9: 256a 25680i bk10: 256a 25970i bk11: 256a 25607i bk12: 256a 26280i bk13: 256a 25894i bk14: 232a 26395i bk15: 232a 26277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869946
Row_Buffer_Locality_read = 0.891798
Row_Buffer_Locality_write = 0.381215
Bank_Level_Parallism = 3.609204
Bank_Level_Parallism_Col = 2.827128
Bank_Level_Parallism_Ready = 1.560771
write_to_read_ratio_blp_rw_average = 0.237065
GrpLevelPara = 2.141890 

BW Util details:
bwutil = 0.172617 
total_CMD = 27645 
util_bw = 4772 
Wasted_Col = 2989 
Wasted_Row = 714 
Idle = 19170 

BW Util Bottlenecks: 
RCDc_limit = 2373 
RCDWRc_limit = 581 
WTRc_limit = 721 
RTWc_limit = 1944 
CCDLc_limit = 1843 
rwq = 0 
CCDLc_limit_alone = 1636 
WTRc_limit_alone = 665 
RTWc_limit_alone = 1793 

Commands details: 
total_CMD = 27645 
n_nop = 22312 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4772 
Row_Bus_Util =  0.039211 
CoL_Bus_Util = 0.172617 
Either_Row_CoL_Bus_Util = 0.192910 
Issued_on_Two_Bus_Simul_Util = 0.018918 
issued_two_Eff = 0.098069 
queue_avg = 3.062145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.06214
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22285 n_act=562 n_pre=546 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.1729
n_activity=9021 dram_eff=0.5299
bk0: 256a 25428i bk1: 256a 25916i bk2: 256a 26081i bk3: 256a 26174i bk4: 256a 26132i bk5: 256a 26094i bk6: 256a 26169i bk7: 256a 25878i bk8: 256a 25882i bk9: 256a 25650i bk10: 256a 25635i bk11: 256a 25755i bk12: 256a 26171i bk13: 256a 25862i bk14: 232a 26403i bk15: 232a 26257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867171
Row_Buffer_Locality_read = 0.887846
Row_Buffer_Locality_write = 0.409836
Bank_Level_Parallism = 3.602041
Bank_Level_Parallism_Col = 2.789089
Bank_Level_Parallism_Ready = 1.535565
write_to_read_ratio_blp_rw_average = 0.228642
GrpLevelPara = 2.118837 

BW Util details:
bwutil = 0.172906 
total_CMD = 27645 
util_bw = 4780 
Wasted_Col = 3107 
Wasted_Row = 737 
Idle = 19021 

BW Util Bottlenecks: 
RCDc_limit = 2610 
RCDWRc_limit = 534 
WTRc_limit = 805 
RTWc_limit = 1771 
CCDLc_limit = 2001 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 766 
RTWc_limit_alone = 1617 

Commands details: 
total_CMD = 27645 
n_nop = 22285 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 4780 
Row_Bus_Util =  0.040080 
CoL_Bus_Util = 0.172906 
Either_Row_CoL_Bus_Util = 0.193887 
Issued_on_Two_Bus_Simul_Util = 0.019099 
issued_two_Eff = 0.098507 
queue_avg = 3.259287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25929
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22284 n_act=584 n_pre=568 n_ref_event=0 n_req=4237 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.1738
n_activity=8797 dram_eff=0.5461
bk0: 256a 25108i bk1: 256a 26071i bk2: 256a 26167i bk3: 256a 26053i bk4: 256a 26124i bk5: 256a 25999i bk6: 256a 26209i bk7: 256a 26232i bk8: 256a 25591i bk9: 256a 25675i bk10: 256a 25420i bk11: 256a 25732i bk12: 256a 26016i bk13: 256a 25761i bk14: 232a 26382i bk15: 232a 26251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862167
Row_Buffer_Locality_read = 0.886117
Row_Buffer_Locality_write = 0.349206
Bank_Level_Parallism = 3.758400
Bank_Level_Parallism_Col = 2.854928
Bank_Level_Parallism_Ready = 1.572023
write_to_read_ratio_blp_rw_average = 0.237379
GrpLevelPara = 2.125080 

BW Util details:
bwutil = 0.173775 
total_CMD = 27645 
util_bw = 4804 
Wasted_Col = 3065 
Wasted_Row = 583 
Idle = 19193 

BW Util Bottlenecks: 
RCDc_limit = 2452 
RCDWRc_limit = 627 
WTRc_limit = 732 
RTWc_limit = 1998 
CCDLc_limit = 2149 
rwq = 0 
CCDLc_limit_alone = 1940 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1846 

Commands details: 
total_CMD = 27645 
n_nop = 22284 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 4237 
total_req = 4804 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 4804 
Row_Bus_Util =  0.041671 
CoL_Bus_Util = 0.173775 
Either_Row_CoL_Bus_Util = 0.193923 
Issued_on_Two_Bus_Simul_Util = 0.021523 
issued_two_Eff = 0.110987 
queue_avg = 3.234075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.23407
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22294 n_act=552 n_pre=536 n_ref_event=0 n_req=4235 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.1735
n_activity=8973 dram_eff=0.5345
bk0: 256a 25367i bk1: 256a 26095i bk2: 256a 26117i bk3: 256a 25931i bk4: 256a 26039i bk5: 256a 25765i bk6: 256a 26135i bk7: 256a 25917i bk8: 256a 25705i bk9: 256a 25971i bk10: 256a 25855i bk11: 256a 26319i bk12: 256a 25937i bk13: 256a 25998i bk14: 232a 26337i bk15: 232a 26562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869658
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 3.576202
Bank_Level_Parallism_Col = 2.763215
Bank_Level_Parallism_Ready = 1.577773
write_to_read_ratio_blp_rw_average = 0.231167
GrpLevelPara = 2.044580 

BW Util details:
bwutil = 0.173485 
total_CMD = 27645 
util_bw = 4796 
Wasted_Col = 3122 
Wasted_Row = 612 
Idle = 19115 

BW Util Bottlenecks: 
RCDc_limit = 2416 
RCDWRc_limit = 513 
WTRc_limit = 650 
RTWc_limit = 1918 
CCDLc_limit = 2077 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 594 
RTWc_limit_alone = 1742 

Commands details: 
total_CMD = 27645 
n_nop = 22294 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 4235 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 4796 
Row_Bus_Util =  0.039356 
CoL_Bus_Util = 0.173485 
Either_Row_CoL_Bus_Util = 0.193561 
Issued_on_Two_Bus_Simul_Util = 0.019280 
issued_two_Eff = 0.099608 
queue_avg = 3.268331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.26833
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22378 n_act=540 n_pre=524 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1725
n_activity=8735 dram_eff=0.5459
bk0: 256a 25405i bk1: 256a 26036i bk2: 256a 26313i bk3: 256a 25938i bk4: 256a 26142i bk5: 256a 26373i bk6: 256a 26302i bk7: 256a 26135i bk8: 256a 25560i bk9: 256a 25972i bk10: 256a 26324i bk11: 256a 25924i bk12: 256a 25931i bk13: 256a 25892i bk14: 232a 26200i bk15: 232a 26506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872280
Row_Buffer_Locality_read = 0.893528
Row_Buffer_Locality_write = 0.394444
Bank_Level_Parallism = 3.591626
Bank_Level_Parallism_Col = 2.775086
Bank_Level_Parallism_Ready = 1.557466
write_to_read_ratio_blp_rw_average = 0.217142
GrpLevelPara = 2.121393 

BW Util details:
bwutil = 0.172472 
total_CMD = 27645 
util_bw = 4768 
Wasted_Col = 2848 
Wasted_Row = 624 
Idle = 19405 

BW Util Bottlenecks: 
RCDc_limit = 2118 
RCDWRc_limit = 492 
WTRc_limit = 712 
RTWc_limit = 1532 
CCDLc_limit = 1933 
rwq = 0 
CCDLc_limit_alone = 1726 
WTRc_limit_alone = 656 
RTWc_limit_alone = 1381 

Commands details: 
total_CMD = 27645 
n_nop = 22378 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4768 
Row_Bus_Util =  0.038488 
CoL_Bus_Util = 0.172472 
Either_Row_CoL_Bus_Util = 0.190523 
Issued_on_Two_Bus_Simul_Util = 0.020438 
issued_two_Eff = 0.107272 
queue_avg = 3.060843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.06084
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22283 n_act=570 n_pre=554 n_ref_event=0 n_req=4235 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.1735
n_activity=8726 dram_eff=0.5496
bk0: 256a 25491i bk1: 256a 25575i bk2: 256a 26120i bk3: 256a 26011i bk4: 256a 26182i bk5: 256a 25779i bk6: 256a 26318i bk7: 256a 25822i bk8: 256a 25291i bk9: 256a 25638i bk10: 256a 25787i bk11: 256a 26192i bk12: 256a 26131i bk13: 256a 25875i bk14: 232a 26164i bk15: 232a 26545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865407
Row_Buffer_Locality_read = 0.887105
Row_Buffer_Locality_write = 0.395722
Bank_Level_Parallism = 3.777194
Bank_Level_Parallism_Col = 2.903705
Bank_Level_Parallism_Ready = 1.606130
write_to_read_ratio_blp_rw_average = 0.242047
GrpLevelPara = 2.148574 

BW Util details:
bwutil = 0.173485 
total_CMD = 27645 
util_bw = 4796 
Wasted_Col = 3014 
Wasted_Row = 565 
Idle = 19270 

BW Util Bottlenecks: 
RCDc_limit = 2505 
RCDWRc_limit = 528 
WTRc_limit = 642 
RTWc_limit = 2075 
CCDLc_limit = 2021 
rwq = 0 
CCDLc_limit_alone = 1791 
WTRc_limit_alone = 574 
RTWc_limit_alone = 1913 

Commands details: 
total_CMD = 27645 
n_nop = 22283 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 4235 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 4796 
Row_Bus_Util =  0.040658 
CoL_Bus_Util = 0.173485 
Either_Row_CoL_Bus_Util = 0.193959 
Issued_on_Two_Bus_Simul_Util = 0.020184 
issued_two_Eff = 0.104066 
queue_avg = 3.417869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.41787
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22339 n_act=535 n_pre=519 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.1728
n_activity=8837 dram_eff=0.5405
bk0: 256a 25916i bk1: 256a 25769i bk2: 256a 26298i bk3: 256a 26078i bk4: 256a 26103i bk5: 256a 26135i bk6: 256a 26235i bk7: 256a 25985i bk8: 256a 25933i bk9: 256a 25705i bk10: 256a 26070i bk11: 256a 25907i bk12: 256a 25788i bk13: 256a 25856i bk14: 232a 26316i bk15: 232a 26563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873522
Row_Buffer_Locality_read = 0.893034
Row_Buffer_Locality_write = 0.439560
Bank_Level_Parallism = 3.513930
Bank_Level_Parallism_Col = 2.714631
Bank_Level_Parallism_Ready = 1.507538
write_to_read_ratio_blp_rw_average = 0.235361
GrpLevelPara = 2.067108 

BW Util details:
bwutil = 0.172762 
total_CMD = 27645 
util_bw = 4776 
Wasted_Col = 3144 
Wasted_Row = 587 
Idle = 19138 

BW Util Bottlenecks: 
RCDc_limit = 2286 
RCDWRc_limit = 549 
WTRc_limit = 772 
RTWc_limit = 2008 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1821 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1822 

Commands details: 
total_CMD = 27645 
n_nop = 22339 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4776 
Row_Bus_Util =  0.038126 
CoL_Bus_Util = 0.172762 
Either_Row_CoL_Bus_Util = 0.191933 
Issued_on_Two_Bus_Simul_Util = 0.018955 
issued_two_Eff = 0.098756 
queue_avg = 3.059685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.05969
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22355 n_act=550 n_pre=534 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.172
n_activity=8706 dram_eff=0.5463
bk0: 256a 26001i bk1: 256a 25970i bk2: 256a 26173i bk3: 256a 26268i bk4: 256a 26203i bk5: 256a 25968i bk6: 256a 26241i bk7: 256a 26264i bk8: 256a 25465i bk9: 256a 25598i bk10: 256a 25868i bk11: 256a 25970i bk12: 256a 26216i bk13: 256a 26194i bk14: 232a 26354i bk15: 232a 26740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869823
Row_Buffer_Locality_read = 0.890810
Row_Buffer_Locality_write = 0.389830
Bank_Level_Parallism = 3.443404
Bank_Level_Parallism_Col = 2.612957
Bank_Level_Parallism_Ready = 1.494743
write_to_read_ratio_blp_rw_average = 0.219745
GrpLevelPara = 2.012880 

BW Util details:
bwutil = 0.172038 
total_CMD = 27645 
util_bw = 4756 
Wasted_Col = 3068 
Wasted_Row = 613 
Idle = 19208 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 529 
WTRc_limit = 633 
RTWc_limit = 1533 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1833 
WTRc_limit_alone = 561 
RTWc_limit_alone = 1415 

Commands details: 
total_CMD = 27645 
n_nop = 22355 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4756 
Row_Bus_Util =  0.039211 
CoL_Bus_Util = 0.172038 
Either_Row_CoL_Bus_Util = 0.191355 
Issued_on_Two_Bus_Simul_Util = 0.019895 
issued_two_Eff = 0.103970 
queue_avg = 2.992295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.9923
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22367 n_act=539 n_pre=523 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1726
n_activity=8723 dram_eff=0.5471
bk0: 256a 25664i bk1: 256a 25906i bk2: 256a 26240i bk3: 256a 25966i bk4: 256a 26174i bk5: 256a 26347i bk6: 256a 26171i bk7: 256a 26160i bk8: 256a 25367i bk9: 256a 25471i bk10: 256a 26108i bk11: 256a 25862i bk12: 256a 26097i bk13: 256a 25988i bk14: 232a 26398i bk15: 232a 26657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872547
Row_Buffer_Locality_read = 0.893528
Row_Buffer_Locality_write = 0.403315
Bank_Level_Parallism = 3.567365
Bank_Level_Parallism_Col = 2.765787
Bank_Level_Parallism_Ready = 1.562448
write_to_read_ratio_blp_rw_average = 0.237896
GrpLevelPara = 2.054348 

BW Util details:
bwutil = 0.172617 
total_CMD = 27645 
util_bw = 4772 
Wasted_Col = 3017 
Wasted_Row = 613 
Idle = 19243 

BW Util Bottlenecks: 
RCDc_limit = 2300 
RCDWRc_limit = 568 
WTRc_limit = 637 
RTWc_limit = 1916 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1928 
WTRc_limit_alone = 530 
RTWc_limit_alone = 1776 

Commands details: 
total_CMD = 27645 
n_nop = 22367 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4772 
Row_Bus_Util =  0.038416 
CoL_Bus_Util = 0.172617 
Either_Row_CoL_Bus_Util = 0.190921 
Issued_on_Two_Bus_Simul_Util = 0.020112 
issued_two_Eff = 0.105343 
queue_avg = 3.111015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.11101
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22372 n_act=552 n_pre=536 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.172
n_activity=8770 dram_eff=0.5423
bk0: 256a 25828i bk1: 256a 25615i bk2: 256a 26366i bk3: 256a 25693i bk4: 256a 26255i bk5: 256a 26079i bk6: 256a 26160i bk7: 256a 26300i bk8: 256a 25669i bk9: 256a 25671i bk10: 256a 26010i bk11: 256a 25632i bk12: 256a 26044i bk13: 256a 25970i bk14: 232a 26246i bk15: 232a 26713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869349
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.418079
Bank_Level_Parallism = 3.605999
Bank_Level_Parallism_Col = 2.748804
Bank_Level_Parallism_Ready = 1.601135
write_to_read_ratio_blp_rw_average = 0.231517
GrpLevelPara = 2.077052 

BW Util details:
bwutil = 0.172038 
total_CMD = 27645 
util_bw = 4756 
Wasted_Col = 3045 
Wasted_Row = 600 
Idle = 19244 

BW Util Bottlenecks: 
RCDc_limit = 2377 
RCDWRc_limit = 509 
WTRc_limit = 669 
RTWc_limit = 1825 
CCDLc_limit = 1831 
rwq = 0 
CCDLc_limit_alone = 1661 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1693 

Commands details: 
total_CMD = 27645 
n_nop = 22372 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 4756 
Row_Bus_Util =  0.039356 
CoL_Bus_Util = 0.172038 
Either_Row_CoL_Bus_Util = 0.190740 
Issued_on_Two_Bus_Simul_Util = 0.020655 
issued_two_Eff = 0.108288 
queue_avg = 3.236643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23664
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22403 n_act=539 n_pre=523 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1712
n_activity=8793 dram_eff=0.5382
bk0: 256a 25844i bk1: 256a 25502i bk2: 256a 26526i bk3: 256a 26033i bk4: 256a 26215i bk5: 256a 25680i bk6: 256a 26041i bk7: 256a 26174i bk8: 256a 25721i bk9: 256a 25659i bk10: 256a 25913i bk11: 256a 25613i bk12: 256a 25727i bk13: 256a 25886i bk14: 232a 26141i bk15: 224a 26648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872063
Row_Buffer_Locality_read = 0.891584
Row_Buffer_Locality_write = 0.416185
Bank_Level_Parallism = 3.690870
Bank_Level_Parallism_Col = 2.891062
Bank_Level_Parallism_Ready = 1.579459
write_to_read_ratio_blp_rw_average = 0.249136
GrpLevelPara = 2.137195 

BW Util details:
bwutil = 0.171170 
total_CMD = 27645 
util_bw = 4732 
Wasted_Col = 3144 
Wasted_Row = 580 
Idle = 19189 

BW Util Bottlenecks: 
RCDc_limit = 2381 
RCDWRc_limit = 499 
WTRc_limit = 785 
RTWc_limit = 2359 
CCDLc_limit = 2097 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 660 
RTWc_limit_alone = 2197 

Commands details: 
total_CMD = 27645 
n_nop = 22403 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4732 
Row_Bus_Util =  0.038416 
CoL_Bus_Util = 0.171170 
Either_Row_CoL_Bus_Util = 0.189618 
Issued_on_Two_Bus_Simul_Util = 0.019967 
issued_two_Eff = 0.105303 
queue_avg = 3.269597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.2696
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22401 n_act=540 n_pre=524 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1715
n_activity=8958 dram_eff=0.5291
bk0: 256a 25516i bk1: 256a 25577i bk2: 256a 26571i bk3: 256a 26036i bk4: 256a 26296i bk5: 256a 26129i bk6: 256a 26236i bk7: 256a 26314i bk8: 256a 25664i bk9: 256a 25692i bk10: 256a 25959i bk11: 256a 25951i bk12: 256a 26257i bk13: 256a 25991i bk14: 232a 26344i bk15: 224a 26703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871886
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.405714
Bank_Level_Parallism = 3.418787
Bank_Level_Parallism_Col = 2.619150
Bank_Level_Parallism_Ready = 1.516456
write_to_read_ratio_blp_rw_average = 0.237891
GrpLevelPara = 2.002283 

BW Util details:
bwutil = 0.171460 
total_CMD = 27645 
util_bw = 4740 
Wasted_Col = 3217 
Wasted_Row = 613 
Idle = 19075 

BW Util Bottlenecks: 
RCDc_limit = 2348 
RCDWRc_limit = 516 
WTRc_limit = 602 
RTWc_limit = 1521 
CCDLc_limit = 2075 
rwq = 0 
CCDLc_limit_alone = 1901 
WTRc_limit_alone = 545 
RTWc_limit_alone = 1404 

Commands details: 
total_CMD = 27645 
n_nop = 22401 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 540 
n_pre = 524 
n_ref = 0 
n_req = 4215 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1064 
issued_total_col = 4740 
Row_Bus_Util =  0.038488 
CoL_Bus_Util = 0.171460 
Either_Row_CoL_Bus_Util = 0.189691 
Issued_on_Two_Bus_Simul_Util = 0.020257 
issued_two_Eff = 0.106789 
queue_avg = 2.859396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=2.8594
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22376 n_act=541 n_pre=525 n_ref_event=0 n_req=4216 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.1716
n_activity=8911 dram_eff=0.5324
bk0: 256a 25966i bk1: 256a 25334i bk2: 256a 26339i bk3: 256a 26364i bk4: 256a 26239i bk5: 256a 25607i bk6: 256a 26051i bk7: 256a 26088i bk8: 256a 25481i bk9: 256a 25707i bk10: 256a 25956i bk11: 256a 25944i bk12: 256a 25973i bk13: 256a 25863i bk14: 232a 26244i bk15: 224a 26650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871679
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.403409
Bank_Level_Parallism = 3.597518
Bank_Level_Parallism_Col = 2.803298
Bank_Level_Parallism_Ready = 1.536678
write_to_read_ratio_blp_rw_average = 0.250319
GrpLevelPara = 2.042434 

BW Util details:
bwutil = 0.171604 
total_CMD = 27645 
util_bw = 4744 
Wasted_Col = 3146 
Wasted_Row = 652 
Idle = 19103 

BW Util Bottlenecks: 
RCDc_limit = 2418 
RCDWRc_limit = 516 
WTRc_limit = 585 
RTWc_limit = 1872 
CCDLc_limit = 2238 
rwq = 0 
CCDLc_limit_alone = 1966 
WTRc_limit_alone = 506 
RTWc_limit_alone = 1679 

Commands details: 
total_CMD = 27645 
n_nop = 22376 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4216 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4744 
Row_Bus_Util =  0.038560 
CoL_Bus_Util = 0.171604 
Either_Row_CoL_Bus_Util = 0.190595 
Issued_on_Two_Bus_Simul_Util = 0.019570 
issued_two_Eff = 0.102676 
queue_avg = 3.249123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.24912
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22407 n_act=544 n_pre=528 n_ref_event=0 n_req=4211 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1709
n_activity=8908 dram_eff=0.5303
bk0: 256a 25556i bk1: 256a 25562i bk2: 256a 26603i bk3: 256a 26274i bk4: 256a 26329i bk5: 256a 25822i bk6: 256a 26201i bk7: 256a 26397i bk8: 256a 25408i bk9: 256a 25842i bk10: 256a 25996i bk11: 256a 25805i bk12: 256a 26134i bk13: 256a 26159i bk14: 232a 26153i bk15: 224a 26603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870815
Row_Buffer_Locality_read = 0.892079
Row_Buffer_Locality_write = 0.368421
Bank_Level_Parallism = 3.491356
Bank_Level_Parallism_Col = 2.694455
Bank_Level_Parallism_Ready = 1.502964
write_to_read_ratio_blp_rw_average = 0.256590
GrpLevelPara = 2.043040 

BW Util details:
bwutil = 0.170881 
total_CMD = 27645 
util_bw = 4724 
Wasted_Col = 3083 
Wasted_Row = 696 
Idle = 19142 

BW Util Bottlenecks: 
RCDc_limit = 2308 
RCDWRc_limit = 555 
WTRc_limit = 545 
RTWc_limit = 1499 
CCDLc_limit = 2013 
rwq = 0 
CCDLc_limit_alone = 1844 
WTRc_limit_alone = 480 
RTWc_limit_alone = 1395 

Commands details: 
total_CMD = 27645 
n_nop = 22407 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4211 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4724 
Row_Bus_Util =  0.038777 
CoL_Bus_Util = 0.170881 
Either_Row_CoL_Bus_Util = 0.189474 
Issued_on_Two_Bus_Simul_Util = 0.020184 
issued_two_Eff = 0.106529 
queue_avg = 3.068873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.06887
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22404 n_act=530 n_pre=514 n_ref_event=0 n_req=4214 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.1713
n_activity=8808 dram_eff=0.5377
bk0: 256a 25843i bk1: 256a 25481i bk2: 256a 26600i bk3: 256a 25993i bk4: 256a 26282i bk5: 256a 26185i bk6: 256a 26046i bk7: 256a 26140i bk8: 256a 25330i bk9: 256a 25996i bk10: 256a 25956i bk11: 256a 26158i bk12: 256a 26277i bk13: 256a 25890i bk14: 232a 26376i bk15: 224a 26590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874229
Row_Buffer_Locality_read = 0.895050
Row_Buffer_Locality_write = 0.390805
Bank_Level_Parallism = 3.527484
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.533150
write_to_read_ratio_blp_rw_average = 0.227577
GrpLevelPara = 2.078871 

BW Util details:
bwutil = 0.171315 
total_CMD = 27645 
util_bw = 4736 
Wasted_Col = 2952 
Wasted_Row = 644 
Idle = 19313 

BW Util Bottlenecks: 
RCDc_limit = 2236 
RCDWRc_limit = 508 
WTRc_limit = 634 
RTWc_limit = 1508 
CCDLc_limit = 1890 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 524 
RTWc_limit_alone = 1427 

Commands details: 
total_CMD = 27645 
n_nop = 22404 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 4214 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 4736 
Row_Bus_Util =  0.037765 
CoL_Bus_Util = 0.171315 
Either_Row_CoL_Bus_Util = 0.189582 
Issued_on_Two_Bus_Simul_Util = 0.019497 
issued_two_Eff = 0.102843 
queue_avg = 3.290215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.29022
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22391 n_act=539 n_pre=523 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1712
n_activity=8685 dram_eff=0.5448
bk0: 256a 25425i bk1: 256a 25608i bk2: 256a 25963i bk3: 256a 25897i bk4: 256a 26284i bk5: 256a 25869i bk6: 256a 25856i bk7: 256a 26322i bk8: 256a 25707i bk9: 256a 25635i bk10: 256a 26383i bk11: 256a 25920i bk12: 256a 26088i bk13: 256a 26003i bk14: 232a 26074i bk15: 224a 26587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872063
Row_Buffer_Locality_read = 0.890842
Row_Buffer_Locality_write = 0.433526
Bank_Level_Parallism = 3.717172
Bank_Level_Parallism_Col = 2.887462
Bank_Level_Parallism_Ready = 1.602071
write_to_read_ratio_blp_rw_average = 0.244701
GrpLevelPara = 2.140836 

BW Util details:
bwutil = 0.171170 
total_CMD = 27645 
util_bw = 4732 
Wasted_Col = 2966 
Wasted_Row = 618 
Idle = 19329 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 495 
WTRc_limit = 641 
RTWc_limit = 2142 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1783 
WTRc_limit_alone = 558 
RTWc_limit_alone = 1935 

Commands details: 
total_CMD = 27645 
n_nop = 22391 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4732 
Row_Bus_Util =  0.038416 
CoL_Bus_Util = 0.171170 
Either_Row_CoL_Bus_Util = 0.190052 
Issued_on_Two_Bus_Simul_Util = 0.019533 
issued_two_Eff = 0.102779 
queue_avg = 3.622102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=3.6221
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27645 n_nop=22401 n_act=541 n_pre=525 n_ref_event=0 n_req=4211 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1709
n_activity=8904 dram_eff=0.5305
bk0: 256a 25959i bk1: 256a 25662i bk2: 256a 26167i bk3: 256a 26340i bk4: 256a 25982i bk5: 256a 25734i bk6: 256a 26400i bk7: 256a 26227i bk8: 256a 25553i bk9: 256a 25463i bk10: 256a 25984i bk11: 256a 25644i bk12: 256a 25662i bk13: 256a 26093i bk14: 232a 25874i bk15: 224a 26645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871527
Row_Buffer_Locality_read = 0.891089
Row_Buffer_Locality_write = 0.409357
Bank_Level_Parallism = 3.648313
Bank_Level_Parallism_Col = 2.869370
Bank_Level_Parallism_Ready = 1.536833
write_to_read_ratio_blp_rw_average = 0.256336
GrpLevelPara = 2.129222 

BW Util details:
bwutil = 0.170881 
total_CMD = 27645 
util_bw = 4724 
Wasted_Col = 3160 
Wasted_Row = 652 
Idle = 19109 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 492 
WTRc_limit = 672 
RTWc_limit = 2283 
CCDLc_limit = 2199 
rwq = 0 
CCDLc_limit_alone = 1953 
WTRc_limit_alone = 601 
RTWc_limit_alone = 2108 

Commands details: 
total_CMD = 27645 
n_nop = 22401 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4211 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4724 
Row_Bus_Util =  0.038560 
CoL_Bus_Util = 0.170881 
Either_Row_CoL_Bus_Util = 0.189691 
Issued_on_Two_Bus_Simul_Util = 0.019750 
issued_two_Eff = 0.104119 
queue_avg = 3.779815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.77982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 36818
Req_Network_injected_packets_per_cycle =       8.1560 
Req_Network_conflicts_per_cycle =       4.3575
Req_Network_conflicts_per_cycle_util =      12.1375
Req_Bank_Level_Parallism =      22.7181
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2721
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1274

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 36818
Reply_Network_injected_packets_per_cycle =        8.1560
Reply_Network_conflicts_per_cycle =        2.9459
Reply_Network_conflicts_per_cycle_util =       8.1913
Reply_Bank_Level_Parallism =      22.6786
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2138
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1020
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 166942 (inst/sec)
gpgpu_simulation_rate = 252 (cycle/sec)
gpgpu_silicon_slowdown = 4492063x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdaab531a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab53198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab53190..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab53240..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdaab53248..

GPGPU-Sim PTX: cudaLaunch for 0x0x404f90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x80a8 (histo.1.sm_70.ptx:5637) @%p1 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8180 (histo.1.sm_70.ptx:5669) add.s32 %r62, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8178 (histo.1.sm_70.ptx:5666) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8180 (histo.1.sm_70.ptx:5669) add.s32 %r62, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x81a8 (histo.1.sm_70.ptx:5674) @%p3 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (histo.1.sm_70.ptx:5714) add.s32 %r63, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x82b8 (histo.1.sm_70.ptx:5711) @%p4 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (histo.1.sm_70.ptx:5714) add.s32 %r63, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x82e0 (histo.1.sm_70.ptx:5718) @%p5 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (histo.1.sm_70.ptx:5749) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x83a8 (histo.1.sm_70.ptx:5746) @%p6 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (histo.1.sm_70.ptx:5749) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
Destroy streams for kernel 5: size 0
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 20640
gpu_sim_insn = 6713344
gpu_ipc =     325.2589
gpu_tot_sim_cycle = 57458
gpu_tot_sim_insn = 31086998
gpu_tot_ipc =     541.0386
gpu_tot_issued_cta = 300
gpu_occupancy = 24.0582% 
gpu_tot_occupancy = 23.2711% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1101
partiton_level_parallism_total  =       7.0619
partiton_level_parallism_util =       8.0091
partiton_level_parallism_util_total  =      15.3773
L2_BW  =     185.1074 GB/Sec
L2_BW_total  =     255.8086 GB/Sec
gpu_total_sim_rate=146636
############## bottleneck_stats #############
cycles: core 20640, icnt 20640, l2 20640, dram 15498
gpu_ipc	325.259
gpu_tot_issued_cta = 300, average cycles = 69
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 72704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 13350 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.032	42
L1D data util	0.282	42	0.645	18
L1D tag util	0.090	42	0.217	18
L2 data util	0.232	64	0.235	29
L2 tag util	0.080	64	0.080	0
n_l2_access	 105472
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.254	32	0.260	9

latency_l1_hit:	860160, num_l1_reqs:	43008
L1 hit latency:	20
latency_dram:	69868080, num_dram_reqs:	105472
DRAM latency:	662

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.069	42	0.150	18

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.014	42	0.032	18
sp pipe util	0.000	0	0.000	18
sfu pipe util	0.000	0	0.000	18
ldst mem cycle	0.000	0	0.000	18

smem port	0.000	0

n_reg_bank	16
reg port	0.000	0	0.000	18
L1D tag util	0.090	42	0.217	18
L1D fill util	0.044	42	0.099	18
n_l1d_mshr	4096
L1D mshr util	0.009	42
n_l1d_missq	16
L1D missq util	0.004	42
L1D hit rate	0.290
L1D miss rate	0.710
L1D rsfail rate	0.000
L2 tag util	0.080	64	0.080	0
L2 fill util	0.055	64	0.055	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.193	64	0.202	34
L2 missq util	0.004	64	0.005	6
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.488	32	0.515	12

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 925696, load_transaction_bytes 3702784, icnt_m2s_bytes 0
n_gmem_load_insns 10880, n_gmem_load_accesses 115712
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.089

run 0.026, fetch 0.014, sync 0.014, control 0.001, data 0.942, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4729, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9610, Miss = 7748, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9610, Miss = 7748, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 9418, Miss = 7555, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9418, Miss = 7564, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 9418, Miss = 7544, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9290, Miss = 7501, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 9416, Miss = 7539, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9418, Miss = 7555, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9418, Miss = 7553, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9418, Miss = 7561, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 9418, Miss = 7559, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8202, Miss = 7181, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3832, Miss = 2745, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3706, Miss = 2685, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3832, Miss = 2747, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8202, Miss = 7180, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8328, Miss = 7241, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8330, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8330, Miss = 7242, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8138, Miss = 7047, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8138, Miss = 7051, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8010, Miss = 6989, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8136, Miss = 7048, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8138, Miss = 7048, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4474, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417140
	L1D_total_cache_miss_rate = 0.8686
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.136
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42425
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
855, 790, 782, 782, 774, 774, 774, 774, 766, 766, 766, 766, 766, 766, 766, 766, 
gpgpu_n_tot_thrd_icount = 32622176
gpgpu_n_tot_w_icount = 1019443
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41295	W0_Idle:345662	W0_Scoreboard:5018672	W1:1603	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40235	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:974405
single_issue_nums: WS0:258239	WS1:254076	WS2:253564	WS3:253564	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1391 
max_icnt2mem_latency = 321 
maxmrqlatency = 630 
max_icnt2sh_latency = 62 
averagemflatency = 444 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 3 
mrq_lat_table:37107 	26392 	19011 	18122 	26534 	58182 	22408 	11236 	2169 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199873 	81776 	116172 	7939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	277471 	97149 	26481 	4221 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	307338 	67430 	25586 	4969 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	29 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        39        32        64        24        24        16        24        64        64        40        64        56        56        64        48 
dram[1]:        39        48        33        56        48        32        16        16        64        64        52        48        40        40        40        64 
dram[2]:        56        56        39        64        32        40        40        24        64        63        64        40        48        64        48        56 
dram[3]:        48        64        47        64        32        40        32        16        55        63        56        59        48        64        40        56 
dram[4]:        64        40        40        64        24        17        40        16        64        38        64        56        48        56        48        64 
dram[5]:        39        40        48        64        24        24        16        16        38        47        56        48        40        40        48        64 
dram[6]:        64        47        39        64        48        40        16        16        42        64        39        64        56        40        64        64 
dram[7]:        32        32        64        64        40        32        23        24        64        56        49        49        64        56        40        64 
dram[8]:        56        64        64        64        32        40        16        16        64        64        56        53        56        48        32        64 
dram[9]:        64        64        35        64        41        40        16        16        64        44        61        64        32        48        32        64 
dram[10]:        64        40        33        64        48        32        16        16        64        56        56        64        40        63        40        64 
dram[11]:        64        31        32        40        41        56        16        16        39        37        40        40        64        48        48        64 
dram[12]:        49        24        48        40        48        40        16        32        35        51        48        48        64        48        48        64 
dram[13]:        64        56        56        64        33        16        16        48        64        64        56        64        48        40        48        64 
dram[14]:        64        56        56        64        24        16        16        16        64        64        64        56        40        56        48        64 
dram[15]:        64        48        57        64        24        24        16        16        64        64        64        64        32        63        64        64 
dram[16]:        64        48        40        40        48        32        16        16        48        40        64        48        32        44        39        56 
dram[17]:        64        64        53        64        48        40        16        16        64        64        56        47        48        50        40        56 
dram[18]:        40        49        64        64        24        24        16        23        37        64        64        64        64        48        40        64 
dram[19]:        64        35        56        48        40        24        40        32        63        64        64        33        64        64        56        64 
dram[20]:        64        48        64        64        32        24        16        24        64        64        43        64        64        40        56        64 
dram[21]:        64        40        64        48        40        40        16        33        64        64        51        63        56        64        48        55 
dram[22]:        64        64        56        64        40        40        40        24        39        64        64        64        56        64        64        64 
dram[23]:        40        56        55        64        40        24        16        24        64        57        48        64        33        64        40        64 
dram[24]:        48        56        64        64        40        17        24        24        54        64        48        42        37        64        64        64 
dram[25]:        56        40        64        64        24        27        16        32        64        64        56        55        32        56        33        64 
dram[26]:        32        24        32        64        24        40        40        16        64        64        64        48        40        41        43        64 
dram[27]:        57        32        48        56        16        32        24        24        64        64        55        64        40        64        64        40 
dram[28]:        64        56        57        64        24        29        47        16        64        64        64        40        64        56        40        40 
dram[29]:        56        48        64        56        40        24        32        16        64        64        40        63        56        64        40        40 
dram[30]:        43        48        32        48        32        40        40        32        63        64        41        48        42        56        48        64 
dram[31]:        33        56        64        64        16        35        48        16        64        64        64        56        32        48        56        40 
maximum service time to same row:
dram[0]:      5660      5666      5706      5858      5602      5617      5779      5601      5728      5763      5764      5699      5683      5691      5598      5630 
dram[1]:      5598      5668      5750      5871      5711      5712      5680      5625      5726      5676      5662      5774      5631      5617      5618      5601 
dram[2]:      5635      5615      5638      5838      5622      5655      5774      5601      5642      5828      5806      5682      5822      5763      5700      5702 
dram[3]:      5603      5602      5890      5840      5754      5710      5770      5695      5601      5605      5625      5799      5698      5667      5659      5650 
dram[4]:      5703      5649      5611      5651      6077      5764      5858      5623      5676      5698      5601      5708      5859      5755      5794      5776 
dram[5]:      5658      5630      5601      5609      5767      5776      5878      5727      5690      5651      5615      5716      6437      5695      5851      5664 
dram[6]:      5803      5759      5662      5602      5630      5633      5775      5687      5799      5623      5601      5770      5836      5626      5714      5731 
dram[7]:      5719      5702      5646      5650      5601      5605      5876      5756      5751      5731      5678      5795      5622      5602      5772      5645 
dram[8]:      5826      5763      5750      5718      5666      5683      5622      5598      5708      5802      5625      5864      5601      5664      5880      5905 
dram[9]:      5619      5630      5663      5759      5617      5657      5691      5611      5898      5675      5766      5824      5680      5696      7377      5598 
dram[10]:      5603      5802      5730      5711      5752      5766      5601      5649      5638      5602      5687      5871      5651      5754      5892      5629 
dram[11]:      5683      5703      5598      5601      5662      5690      5707      5634      5602      5708      5747      5879      5791      5716      5732      5635 
dram[12]:      5645      5756      5619      5591      5758      5736      5748      5715      5706      5650      5598      5607      5686      5672      5926      5631 
dram[13]:      5824      5783      5629      5615      5666      5610      5719      5738      5658      5611      5607      5591      5760      5812      5932      5686 
dram[14]:      5726      5838      5602      5667      5815      5601      5670      5695      5790      5716      5662      5622      5598      5638      5902      5687 
dram[15]:      5726      5876      5668      5682      5707      5598      5601      5739      5670      5788      5637      5646      5622      5602      5879      5667 
dram[16]:      5675      5858      5635      5678      5776      5617      5591      5887      5760      5674      5710      5832      5659      5734      5613      6065 
dram[17]:      5843      5880      5687      5710      5786      5670      5622      5623      5641      5792      5732      5659      5660      5645      5601      5602 
dram[18]:      5603      5625      5708      5710      5872      5647      5649      5602      5601      5778      5667      5668      5770      5843      5687      5735 
dram[19]:      5706      5653      6102      5842      5934      5727      5763      5658      5601      5799      5680      5615      5759      5666      5617      5630 
dram[20]:      5623      5601      5598      5629      5851      5659      5630      5621      5631      5814      5795      5719      5667      5747      5774      5684 
dram[21]:      5641      5687      5626      5603      5866      5688      5704      5807      5660      5880      5598      5601      5728      5646      5686      5699 
dram[22]:      5724      5683      5646      5696      5637      5602      5718      5649      5610      5904      5607      5670      5875      5601      5744      5734 
dram[23]:      5763      5629      5615      5639      5726      5712      5907      5734      5686      5908      5651      5722      5800      5601      5627      5642 
dram[24]:      5675      5630      5694      5796      5601      5695      5617      5609      5686      5922      5660      5720      5867      5662      5598      5759 
dram[25]:      5622      5653      5775      5710      5726      5623      5601      5602      5643      5923      5727      5659      5698      5630      5670      5734 
dram[26]:      5601      5598      5668      5792      5711      5704      5688      5683      5630      5639      5779      5780      5900      5618      5625      5787 
dram[27]:      5603      5684      5751      5618      5666      5752      5646      5634      5601      5598      5698      5799      5923      5671      5756      5818 
dram[28]:      5625      5619      5838      5602      5643      5692      5743      5731      5706      5688      5601      5631      5900      5668      5670      5859 
dram[29]:      5631      5711      5755      6105      5622      5775      5667      5659      5642      5609      5707      5601      5858      5646      5728      5846 
dram[30]:      5618      5667      5776      5601      5598      5778      5704      5727      5767      5748      5646      5708      5637      5625      5735      5876 
dram[31]:      5723      5778      5694      5708      5683      5623      5625      5650      5740      5667      5618      5653      5598      5601      5790      5922 
average row accesses per activate:
dram[0]:  6.950819  8.254902  7.618182  9.545455  6.963636  7.529412  6.941176  7.346939  7.158730  7.433333  7.446154  7.950819  7.562500  7.476923  9.265306  8.884615 
dram[1]:  7.050000  6.901639  7.553571  8.750000  8.422222  7.490196  8.232558  8.181818  6.121622  6.492754  8.781818  7.918033  8.396552  6.684931  9.458333  8.250000 
dram[2]:  6.682539  6.918033  8.173077  8.235294  7.916667  7.795918  7.120000  7.826087  6.309859  6.892308  8.678572  9.288462  7.268657  7.147059 10.558140  8.250000 
dram[3]:  6.538462  7.672727  6.934426  8.936171  7.916667  8.148936  7.739130  7.326530  6.602941  8.109091  9.132075  8.491228  8.083333  9.169811  9.306123  8.592592 
dram[4]:  6.918033  7.943396  7.385965  7.777778  6.963636  7.509804  7.395833  8.000000  7.241935  6.772727  8.781818  7.806452  7.147059  7.492308  9.913043  8.436363 
dram[5]:  7.482143  8.360000  7.368421  6.918033  7.490196  7.450980  9.076923  8.571428  7.706897  7.327869  9.288462  8.763637  7.507692  7.746032  9.500000  8.436363 
dram[6]:  7.553571  7.016667  8.196078  8.791667  7.795918  7.916667  8.900000  7.346939  6.861538  8.109091  8.033334  8.473684  8.237288  7.714286  9.913043  9.666667 
dram[7]:  6.838710  6.868853  8.400000  7.050000  7.600000  7.169811  7.265306  7.200000  6.656716  8.222222  9.094339  7.934426  8.526316  7.714286  8.941176  9.260000 
dram[8]:  6.439394  8.551021  7.777778  7.589286  7.450980  9.023809  7.866667  6.792453  7.377049  7.433333  8.800000  7.415385  7.578125  7.298508  9.659575  8.716981 
dram[9]:  7.833333  7.169491  7.672727  7.438597  7.037037  8.304348  7.739130  6.923077  6.305555  7.360656  8.642858  8.888889  7.238806  8.561403  8.730769  9.220000 
dram[10]:  6.746032  7.224138  7.535714  8.134615  7.269231  7.346154  8.279070  7.659575  6.647059  7.483333  7.461538  8.607142  7.918033  8.000000  9.500000  7.965517 
dram[11]:  8.115385  7.000000  8.440000  8.115385  7.269231  7.755102  7.617021  7.541667  6.067567  7.946429  7.476923  8.981482  8.327586  6.805555  7.475410  7.965517 
dram[12]:  6.967213  6.918033  7.814815  7.275862  9.450000  8.260870  7.458333  7.240000  6.281690  7.416667  8.237288  8.763637  7.363636  7.235294  8.000000  8.214286 
dram[13]:  6.593750  7.186440  8.936171  7.571429  9.000000  9.219512  7.617021  6.792453  7.126984  7.655172  8.473684  9.640000  8.066667  7.159420  8.290909  8.555555 
dram[14]:  7.033333  7.421052  8.076923  6.870968  9.170732  9.000000  6.392857  7.500000  7.576271  7.964286  9.307693  8.625000  7.363636  7.746032  8.481482  9.428572 
dram[15]:  7.066667  7.118644  7.777778  7.473684  9.400000  7.875000  7.617021  6.666667  7.450000  7.193548  8.818182  8.962963  7.838710  7.640625  9.541667  8.500000 
dram[16]:  7.310345  6.918033  8.360000  8.153846  7.431373  7.600000  7.019608  6.545455  7.824562  7.576271  8.033334  8.625000  7.461538  6.777778  8.980392  8.807693 
dram[17]:  6.714286  6.918033  7.777778  6.640625  8.422222  7.326923  8.523809  7.200000  6.846154  6.772727  7.682539  7.650794  7.363636  7.854839  8.788462  8.921569 
dram[18]:  6.838710  6.790323  8.196078  7.571429  8.590909  6.821429  8.000000  6.923077  7.063492  8.576923  8.763637 10.234042  7.476923  8.526316  9.120000  9.869565 
dram[19]:  7.421052  6.698413  8.196078  6.409091  7.150943  7.352941  8.181818  7.326530  7.771930  8.555555  9.660000  8.456141  8.237288  8.379311  9.765958 10.372093 
dram[20]:  7.421052  7.152543  9.065217  6.714286  7.600000  6.372881  7.500000  6.716981  7.295082  8.122807  8.607142  9.269231  9.307693  8.116667  8.641509  9.888889 
dram[21]:  8.460000  6.328358  9.477273  6.523077  8.590909  7.480000  8.571428  7.265306  8.090909  7.864407  9.470589  9.450980  7.238806  8.981482  9.541667 11.684211 
dram[22]:  8.420000  6.934426  7.886793  7.310345  8.590909  7.153846  7.659575  7.019608  6.876923  8.000000  8.186440  7.578125  8.660714  8.925926  9.956522 11.736842 
dram[23]:  7.851852  6.822581  8.057693  7.066667  7.580000  7.460000  7.039216  6.172414  7.593220  6.600000  8.344828  8.491228  8.310345  9.288462  9.346939 11.358974 
dram[24]:  7.672727  6.569231  8.380000  7.169491  7.734694  6.800000  6.903846  6.629630  7.225806  7.590164  7.774194  7.303030  8.800000  8.660714  9.956522 10.090909 
dram[25]:  7.050000  6.538462  9.720930  6.822581  7.620000  6.678571  6.298245  7.019608  7.225806  7.500000  8.907408  7.774194  7.132353  9.075472  9.346939 10.609756 
dram[26]:  6.313433  6.144928  9.086957  8.254902  8.085107  7.673470  7.058824  6.980392  7.225806  7.655738  8.152542  7.822581  9.132075  7.741935  9.387755  9.733334 
dram[27]:  7.571429  6.159420  9.288889  8.076923  7.937500  7.352941  7.220000  7.120000  7.278688  7.365079  8.344828  8.362069  7.682539  8.344828  9.019608  9.297873 
dram[28]:  7.033333  6.373134  9.500000  8.076923  7.660000  6.696429  7.659575  7.265306  7.079365  7.982759  8.962963  7.238806  7.625000  8.186440  8.250000  9.083333 
dram[29]:  7.905660  7.220339  9.500000  7.275862  7.775510  6.696429  7.220000  6.592593  7.689655  7.590164  9.836735  9.150944  7.854839  7.950819  8.418181 10.634147 
dram[30]:  7.796296  6.507692  9.130435  7.709091  6.701755  7.173077  7.826087  7.595745  7.672414  9.240000  9.877551  8.362069  7.161765  7.901639  7.250000 10.162790 
dram[31]:  8.076923  7.203390  8.750000  9.130435  7.074074  6.888889  7.659575  6.754717  7.126984  7.982759  8.220339  8.678572  6.671233  7.714286  7.700000 10.139535 
average row locality = 221164/28248 = 7.829369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       160       148       140       144       156       160       136       160       172       152       144       148       144       152       120       152 
dram[1]:       156       148       156       144       140       152       136       160       180       160       140       140       156       160       120       152 
dram[2]:       148       152       164       144       144       152       144       160       160       160       152       140       156       152       120       152 
dram[3]:       164       152       156       144       144       156       144       156       164       152       144       144       148       152       128       160 
dram[4]:       152       148       148       144       156       156       140       160       164       156       140       144       152       156       128       160 
dram[5]:       140       136       144       152       152       144       136       160       156       156       140       136       160       160       128       160 
dram[6]:       156       148       136       152       152       144       144       160       152       152       136       140       152       152       128       160 
dram[7]:       160       140       144       156       144       144       144       160       152       144       136       144       152       152       128       156 
dram[8]:       164       140       144       164       144       140       136       160       168       152       144       136       148       164       120       152 
dram[9]:       156       156       152       160       144       152       144       160       184       164       144       128       148       160       120       148 
dram[10]:       164       140       152       156       136       152       144       160       176       164       148       136       140       160       128       152 
dram[11]:       152       144       152       152       136       144       152       168       164       148       152       148       140       168       128       152 
dram[12]:       164       152       152       152       136       144       152       168       152       148       152       136       152       176       128       144 
dram[13]:       152       160       144       160       136       136       152       160       164       144       140       136       144       184       128       152 
dram[14]:       152       156       144       168       128       136       152       160       156       152       144       140       152       160       136       152 
dram[15]:       160       144       144       168       128       136       152       160       156       152       148       144       152       164       136       140 
dram[16]:       160       152       136       160       140       144       152       160       152       156       136       140       148       160       136       136 
dram[17]:       156       152       144       164       140       148       152       160       148       156       144       136       152       156       132       124 
dram[18]:       160       148       136       160       136       152       160       160       148       152       136       132       152       152       128       120 
dram[19]:       156       152       136       156       140       156       160       156       140       152       140       136       152       152       140       120 
dram[20]:       156       152       132       156       144       160       160       144       148       156       136       136       144       156       136       116 
dram[21]:       156       160       132       160       136       152       160       144       148       160       140       136       148       148       136       112 
dram[22]:       148       156       136       160       136       144       160       152       156       160       140       148       148       136       136       120 
dram[23]:       160       156       140       160       140       148       156       152       160       152       144       144       136       140       136       108 
dram[24]:       152       172       140       156       140       152       156       152       160       156       136       136       144       148       136       112 
dram[25]:       156       164       136       156       148       152       156       152       160       164       132       136       148       132       136       108 
dram[26]:       156       160       136       148       144       160       160       144       160       172       132       148       144       128       144       120 
dram[27]:       160       164       136       144       148       156       164       144       144       160       144       148       144       144       144       116 
dram[28]:       152       172       136       144       156       156       160       144       152       156       144       148       160       140       152       112 
dram[29]:       140       168       136       152       148       156       164       144       152       156       136       148       156       148       156       112 
dram[30]:       148       156       144       160       152       148       160       148       148       152       144       148       156       136       160       116 
dram[31]:       144       164       144       144       152       144       160       152       164       156       148       152       156       152       152       112 
total dram writes = 75920
bank skew: 184/108 = 1.70
chip skew: 2420/2328 = 1.04
average mf latency per bank:
dram[0]:        624       641       653       624       598       599       625       589       646       662       682       672       685       678       677       656
dram[1]:        635       633       625       641       616       617       615       576       632       651       668       676       658       647       692       654
dram[2]:        633       637       620       631       608       611       603       578       647       656       659       684       672       666       682       648
dram[3]:        629       624       652       644       616       611       613       593       649       660       672       689       689       660       679       654
dram[4]:        644       638       628       623       613       623       621       589       652       660       667       684       666       669       677       668
dram[5]:        658       654       643       627       615       633       632       603       674       663       669       685       655       653       679       654
dram[6]:        639       642       647       614       595       625       613       588       668       682       697       677       658       663       663       651
dram[7]:        635       642       625       615       612       614       609       588       671       663       688       680       664       664       675       652
dram[8]:        616       632       660       604       616       628       610       571       647       667       678       687       669       651       687       650
dram[9]:        629       628       636       617       611       618       610       582       632       653       689       696       656       653       680       650
dram[10]:        623       641       644       615       629       618       604       579       636       662       664       684       676       651       679       651
dram[11]:        624       641       630       608       627       619       592       571       667       665       669       654       686       640       686       654
dram[12]:        612       637       625       617       629       627       599       583       680       664       667       677       672       642       669       651
dram[13]:        632       615       622       616       627       616       599       596       656       663       682       685       687       653       692       653
dram[14]:        624       625       626       603       648       622       607       600       665       648       667       681       681       674       676       657
dram[15]:        625       643       630       604       648       617       594       589       663       660       665       672       664       657       671       670
dram[16]:        630       633       639       619       629       607       597       600       674       671       683       698       667       670       667       664
dram[17]:        636       628       655       619       634       607       600       576       673       659       690       705       687       671       679       681
dram[18]:        633       628       652       624       625       606       590       577       687       662       685       698       674       670       682       693
dram[19]:        629       621       640       629       624       591       588       584       677       658       682       704       672       672       658       673
dram[20]:        623       620       635       611       622       585       577       605       643       659       696       659       683       657       667       680
dram[21]:        616       608       644       620       627       607       585       611       656       663       672       704       667       670       664       694
dram[22]:        629       607       634       603       609       604       597       585       666       640       682       684       671       677       660       674
dram[23]:        624       624       634       604       609       598       608       602       640       666       664       667       682       668       670       690
dram[24]:        643       607       638       629       618       603       600       602       674       670       666       711       673       668       662       674
dram[25]:        627       621       654       630       632       616       601       610       645       662       695       715       685       691       681       733
dram[26]:        638       630       649       635       641       595       600       619       651       654       704       687       674       689       669       666
dram[27]:        614       625       646       638       648       602       606       630       676       664       701       707       693       695       657       683
dram[28]:        621       610       643       646       620       598       598       630       673       660       682       701       677       713       648       685
dram[29]:        647       643       636       631       635       607       602       641       653       665       696       691       675       683       660       700
dram[30]:        651       650       652       623       618       620       620       625       678       702       682       706       671       692       666       703
dram[31]:        647       638       644       629       616       625       604       624       645       677       677       691       673       681       681       706
maximum mf latency per bank:
dram[0]:       1018      1003      1164       950       985      1020      1295      1062      1183      1145      1104      1230      1120      1253       963      1039
dram[1]:       1187       975      1030      1014       950       979      1150      1126      1247      1249      1113      1097      1129      1041      1123      1063
dram[2]:       1171       987      1118       963       892      1003      1330      1048      1163      1154      1161      1166      1128      1091      1195      1008
dram[3]:       1038       997      1214      1056       890      1065      1298      1059      1108      1152      1271      1184      1261      1059      1160      1114
dram[4]:       1080       972       953       945       968      1005      1029      1022      1127      1129      1122      1218      1186      1075      1268      1095
dram[5]:       1147      1047      1082      1141      1029      1035      1137      1222      1205      1257      1093      1048      1081      1163      1006      1171
dram[6]:       1072      1021      1037       934       941      1035       957      1169      1174      1322      1224      1057      1001      1176       996      1109
dram[7]:       1043       977       945       961       980      1017      1038      1061      1068      1346      1220      1238      1224      1206      1104      1056
dram[8]:       1036       931      1101       902      1009      1051       956       984      1163      1128      1264      1258      1236      1146      1188      1071
dram[9]:       1094       975       998      1075       919      1038      1179      1037      1081      1270      1240      1056      1007      1075       973       941
dram[10]:       1051      1016      1133       921       893       997       992       979      1193      1309      1043      1002      1055      1017      1126      1027
dram[11]:       1163      1014      1004       933       931      1036       987      1139      1333      1322      1204       989      1166      1053      1129      1013
dram[12]:        918      1126      1073       937       951      1047      1009      1197      1280      1276      1378      1027      1207      1071      1167      1005
dram[13]:        989      1016       888       912       959       955      1003      1003      1085      1123      1116      1201      1107      1104      1308      1033
dram[14]:        984      1046       968      1094      1009      1122      1039      1007      1084      1126      1007      1062      1220      1129      1003       988
dram[15]:       1006      1015       998       941       975      1048      1020      1009      1119      1140      1071      1019      1131      1081       981       992
dram[16]:       1309      1046       958       997      1090       964      1082       955      1247      1302      1076      1173      1116      1110      1081       977
dram[17]:        986       967      1123      1065      1065      1085      1003      1020      1109      1154      1191      1305      1261      1097      1146      1014
dram[18]:       1110      1000       982      1231       989      1185      1053      1018      1327      1135      1189      1306      1165      1068      1082      1072
dram[19]:       1169      1085       951       982      1032       969      1017      1039      1240      1063      1231      1281      1236      1071      1237      1046
dram[20]:       1075      1047       973      1038      1252      1068       944      1031      1070      1154      1198      1015      1317      1048      1263      1060
dram[21]:       1067      1067       988      1311      1104      1048      1021      1060      1085      1135      1232      1352      1280      1071      1291      1090
dram[22]:        961       973       977       915       906      1018       965       958      1326      1077      1140      1220      1214      1083      1112       951
dram[23]:       1009      1070       932      1032      1173      1111      1050      1279      1132      1233      1075      1069      1245      1088      1082      1053
dram[24]:       1120       999       875      1244       961       984      1034      1217      1342      1281      1098      1063      1084      1019      1045       937
dram[25]:       1021      1031      1103       915      1081      1032      1014      1287      1059      1073      1156      1034      1161      1067      1208       920
dram[26]:       1025      1061      1022       949      1174       981      1082      1330      1103      1102      1144       982      1203      1028      1076       956
dram[27]:        986      1050      1052       970      1158      1016      1079      1286      1114      1090      1226      1176      1314      1203       988      1070
dram[28]:       1053      1122       953      1097      1074      1144      1057      1296      1236      1085      1193      1227      1186      1184      1146       994
dram[29]:       1121      1211       890      1051      1191      1005      1047      1391      1091      1098      1127      1133      1153      1236      1103       981
dram[30]:       1263      1100      1026      1088      1086      1235      1085      1354      1151      1256      1203      1210      1129      1211      1112      1037
dram[31]:        986      1128      1034      1005      1110      1196      1035      1323      1160      1125      1168      1127      1081      1104      1299      1115
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33518 n_act=896 n_pre=880 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.2018
n_activity=16841 dram_eff=0.5171
bk0: 384a 39718i bk1: 384a 40036i bk2: 384a 40009i bk3: 384a 40402i bk4: 344a 39971i bk5: 344a 39825i bk6: 320a 39971i bk7: 320a 40253i bk8: 408a 39546i bk9: 408a 39649i bk10: 448a 39488i bk11: 448a 39168i bk12: 448a 39142i bk13: 448a 39313i bk14: 424a 40347i bk15: 424a 39613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870464
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.423786
Bank_Level_Parallism = 3.836933
Bank_Level_Parallism_Col = 3.089470
Bank_Level_Parallism_Ready = 1.651355
write_to_read_ratio_blp_rw_average = 0.413589
GrpLevelPara = 2.203193 

BW Util details:
bwutil = 0.201840 
total_CMD = 43143 
util_bw = 8708 
Wasted_Col = 6115 
Wasted_Row = 1011 
Idle = 27309 

BW Util Bottlenecks: 
RCDc_limit = 3164 
RCDWRc_limit = 1489 
WTRc_limit = 1398 
RTWc_limit = 6741 
CCDLc_limit = 4055 
rwq = 0 
CCDLc_limit_alone = 3298 
WTRc_limit_alone = 1261 
RTWc_limit_alone = 6121 

Commands details: 
total_CMD = 43143 
n_nop = 33518 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 896 
n_pre = 880 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1776 
issued_total_col = 8708 
Row_Bus_Util =  0.041165 
CoL_Bus_Util = 0.201840 
Either_Row_CoL_Bus_Util = 0.223095 
Issued_on_Two_Bus_Simul_Util = 0.019911 
issued_two_Eff = 0.089247 
queue_avg = 4.168463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16846
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33518 n_act=902 n_pre=886 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2021
n_activity=16854 dram_eff=0.5174
bk0: 384a 39493i bk1: 384a 39673i bk2: 384a 39963i bk3: 384a 39975i bk4: 344a 40407i bk5: 344a 39990i bk6: 320a 40275i bk7: 320a 39985i bk8: 408a 38753i bk9: 408a 39533i bk10: 448a 39713i bk11: 448a 39879i bk12: 448a 39569i bk13: 448a 39077i bk14: 424a 40023i bk15: 424a 39381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869653
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.420000
Bank_Level_Parallism = 3.837024
Bank_Level_Parallism_Col = 3.153351
Bank_Level_Parallism_Ready = 1.614679
write_to_read_ratio_blp_rw_average = 0.436891
GrpLevelPara = 2.219343 

BW Util details:
bwutil = 0.202119 
total_CMD = 43143 
util_bw = 8720 
Wasted_Col = 6145 
Wasted_Row = 1168 
Idle = 27110 

BW Util Bottlenecks: 
RCDc_limit = 3082 
RCDWRc_limit = 1569 
WTRc_limit = 1388 
RTWc_limit = 7405 
CCDLc_limit = 4323 
rwq = 0 
CCDLc_limit_alone = 3409 
WTRc_limit_alone = 1238 
RTWc_limit_alone = 6641 

Commands details: 
total_CMD = 43143 
n_nop = 33518 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 8720 
Row_Bus_Util =  0.041444 
CoL_Bus_Util = 0.202119 
Either_Row_CoL_Bus_Util = 0.223095 
Issued_on_Two_Bus_Simul_Util = 0.020467 
issued_two_Eff = 0.091740 
queue_avg = 4.351946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35195
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33492 n_act=898 n_pre=882 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2021
n_activity=17469 dram_eff=0.4992
bk0: 384a 39696i bk1: 384a 39874i bk2: 384a 40188i bk3: 384a 39966i bk4: 344a 40404i bk5: 344a 39949i bk6: 320a 40149i bk7: 320a 40179i bk8: 408a 39493i bk9: 408a 39832i bk10: 448a 40151i bk11: 448a 40035i bk12: 448a 39192i bk13: 448a 39568i bk14: 424a 40487i bk15: 424a 39725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870231
Row_Buffer_Locality_read = 0.912184
Row_Buffer_Locality_write = 0.428333
Bank_Level_Parallism = 3.556098
Bank_Level_Parallism_Col = 2.891413
Bank_Level_Parallism_Ready = 1.506537
write_to_read_ratio_blp_rw_average = 0.414549
GrpLevelPara = 2.125575 

BW Util details:
bwutil = 0.202119 
total_CMD = 43143 
util_bw = 8720 
Wasted_Col = 6400 
Wasted_Row = 1280 
Idle = 26743 

BW Util Bottlenecks: 
RCDc_limit = 3135 
RCDWRc_limit = 1587 
WTRc_limit = 1663 
RTWc_limit = 6151 
CCDLc_limit = 4384 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 1491 
RTWc_limit_alone = 5562 

Commands details: 
total_CMD = 43143 
n_nop = 33492 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 8720 
Row_Bus_Util =  0.041258 
CoL_Bus_Util = 0.202119 
Either_Row_CoL_Bus_Util = 0.223698 
Issued_on_Two_Bus_Simul_Util = 0.019679 
issued_two_Eff = 0.087970 
queue_avg = 4.273532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27353
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33558 n_act=867 n_pre=851 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2023
n_activity=17137 dram_eff=0.5093
bk0: 384a 39700i bk1: 384a 39858i bk2: 384a 39610i bk3: 384a 40127i bk4: 344a 39974i bk5: 344a 40260i bk6: 320a 40040i bk7: 320a 40305i bk8: 408a 39688i bk9: 408a 40071i bk10: 448a 40123i bk11: 448a 39665i bk12: 448a 39554i bk13: 448a 40096i bk14: 424a 40089i bk15: 424a 39892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874747
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.458472
Bank_Level_Parallism = 3.610056
Bank_Level_Parallism_Col = 2.935682
Bank_Level_Parallism_Ready = 1.543882
write_to_read_ratio_blp_rw_average = 0.423061
GrpLevelPara = 2.152074 

BW Util details:
bwutil = 0.202304 
total_CMD = 43143 
util_bw = 8728 
Wasted_Col = 6229 
Wasted_Row = 1153 
Idle = 27033 

BW Util Bottlenecks: 
RCDc_limit = 3079 
RCDWRc_limit = 1457 
WTRc_limit = 1434 
RTWc_limit = 6114 
CCDLc_limit = 4203 
rwq = 0 
CCDLc_limit_alone = 3467 
WTRc_limit_alone = 1250 
RTWc_limit_alone = 5562 

Commands details: 
total_CMD = 43143 
n_nop = 33558 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8728 
Row_Bus_Util =  0.039821 
CoL_Bus_Util = 0.202304 
Either_Row_CoL_Bus_Util = 0.222168 
Issued_on_Two_Bus_Simul_Util = 0.019957 
issued_two_Eff = 0.089828 
queue_avg = 4.473217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47322
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33511 n_act=903 n_pre=887 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2022
n_activity=17201 dram_eff=0.5072
bk0: 384a 39788i bk1: 384a 39812i bk2: 384a 40338i bk3: 384a 40135i bk4: 344a 40161i bk5: 344a 39999i bk6: 320a 40077i bk7: 320a 40427i bk8: 408a 39787i bk9: 408a 39668i bk10: 448a 39846i bk11: 448a 39560i bk12: 448a 39658i bk13: 448a 39505i bk14: 424a 39706i bk15: 424a 39961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869528
Row_Buffer_Locality_read = 0.912816
Row_Buffer_Locality_write = 0.414309
Bank_Level_Parallism = 3.639014
Bank_Level_Parallism_Col = 2.938906
Bank_Level_Parallism_Ready = 1.578863
write_to_read_ratio_blp_rw_average = 0.411502
GrpLevelPara = 2.146235 

BW Util details:
bwutil = 0.202211 
total_CMD = 43143 
util_bw = 8724 
Wasted_Col = 6238 
Wasted_Row = 1191 
Idle = 26990 

BW Util Bottlenecks: 
RCDc_limit = 3053 
RCDWRc_limit = 1654 
WTRc_limit = 1757 
RTWc_limit = 5843 
CCDLc_limit = 4110 
rwq = 0 
CCDLc_limit_alone = 3363 
WTRc_limit_alone = 1512 
RTWc_limit_alone = 5341 

Commands details: 
total_CMD = 43143 
n_nop = 33511 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 8724 
Row_Bus_Util =  0.041490 
CoL_Bus_Util = 0.202211 
Either_Row_CoL_Bus_Util = 0.223258 
Issued_on_Two_Bus_Simul_Util = 0.020444 
issued_two_Eff = 0.091570 
queue_avg = 4.153142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15314
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33611 n_act=864 n_pre=848 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2012
n_activity=17257 dram_eff=0.503
bk0: 384a 39983i bk1: 384a 39998i bk2: 384a 39929i bk3: 384a 40046i bk4: 344a 40145i bk5: 344a 39697i bk6: 320a 40373i bk7: 320a 40279i bk8: 408a 39769i bk9: 408a 39786i bk10: 448a 40366i bk11: 448a 39923i bk12: 448a 39387i bk13: 448a 39501i bk14: 424a 40135i bk15: 424a 39742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874964
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.432203
Bank_Level_Parallism = 3.593708
Bank_Level_Parallism_Col = 2.974692
Bank_Level_Parallism_Ready = 1.588940
write_to_read_ratio_blp_rw_average = 0.415129
GrpLevelPara = 2.146609 

BW Util details:
bwutil = 0.201191 
total_CMD = 43143 
util_bw = 8680 
Wasted_Col = 6138 
Wasted_Row = 1360 
Idle = 26965 

BW Util Bottlenecks: 
RCDc_limit = 2965 
RCDWRc_limit = 1481 
WTRc_limit = 1450 
RTWc_limit = 6241 
CCDLc_limit = 4069 
rwq = 0 
CCDLc_limit_alone = 3308 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 5658 

Commands details: 
total_CMD = 43143 
n_nop = 33611 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 864 
n_pre = 848 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1712 
issued_total_col = 8680 
Row_Bus_Util =  0.039682 
CoL_Bus_Util = 0.201191 
Either_Row_CoL_Bus_Util = 0.220940 
Issued_on_Two_Bus_Simul_Util = 0.019934 
issued_two_Eff = 0.090222 
queue_avg = 4.463274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46327
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33545 n_act=854 n_pre=838 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2013
n_activity=17033 dram_eff=0.5098
bk0: 384a 39851i bk1: 384a 39917i bk2: 384a 39804i bk3: 384a 40024i bk4: 344a 39855i bk5: 344a 39881i bk6: 320a 40326i bk7: 320a 40209i bk8: 408a 39140i bk9: 408a 39912i bk10: 448a 39790i bk11: 448a 39801i bk12: 448a 39641i bk13: 448a 39715i bk14: 424a 40034i bk15: 424a 39969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876429
Row_Buffer_Locality_read = 0.917247
Row_Buffer_Locality_write = 0.439932
Bank_Level_Parallism = 3.679608
Bank_Level_Parallism_Col = 3.012840
Bank_Level_Parallism_Ready = 1.567250
write_to_read_ratio_blp_rw_average = 0.432154
GrpLevelPara = 2.172034 

BW Util details:
bwutil = 0.201284 
total_CMD = 43143 
util_bw = 8684 
Wasted_Col = 6300 
Wasted_Row = 1140 
Idle = 27019 

BW Util Bottlenecks: 
RCDc_limit = 3070 
RCDWRc_limit = 1524 
WTRc_limit = 1254 
RTWc_limit = 7683 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 3608 
WTRc_limit_alone = 1077 
RTWc_limit_alone = 6892 

Commands details: 
total_CMD = 43143 
n_nop = 33545 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 8684 
Row_Bus_Util =  0.039218 
CoL_Bus_Util = 0.201284 
Either_Row_CoL_Bus_Util = 0.222469 
Issued_on_Two_Bus_Simul_Util = 0.018033 
issued_two_Eff = 0.081059 
queue_avg = 4.324989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32499
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33561 n_act=891 n_pre=875 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2011
n_activity=16723 dram_eff=0.5188
bk0: 384a 39541i bk1: 384a 39929i bk2: 384a 40249i bk3: 384a 39938i bk4: 344a 40029i bk5: 344a 39854i bk6: 320a 39981i bk7: 320a 40292i bk8: 408a 39487i bk9: 408a 40499i bk10: 448a 39894i bk11: 448a 40019i bk12: 448a 39811i bk13: 448a 39599i bk14: 424a 40214i bk15: 424a 39867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871038
Row_Buffer_Locality_read = 0.913924
Row_Buffer_Locality_write = 0.410866
Bank_Level_Parallism = 3.642839
Bank_Level_Parallism_Col = 2.918525
Bank_Level_Parallism_Ready = 1.472337
write_to_read_ratio_blp_rw_average = 0.407339
GrpLevelPara = 2.141738 

BW Util details:
bwutil = 0.201099 
total_CMD = 43143 
util_bw = 8676 
Wasted_Col = 6221 
Wasted_Row = 1023 
Idle = 27223 

BW Util Bottlenecks: 
RCDc_limit = 3272 
RCDWRc_limit = 1562 
WTRc_limit = 1684 
RTWc_limit = 6227 
CCDLc_limit = 4144 
rwq = 0 
CCDLc_limit_alone = 3354 
WTRc_limit_alone = 1488 
RTWc_limit_alone = 5633 

Commands details: 
total_CMD = 43143 
n_nop = 33561 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 8676 
Row_Bus_Util =  0.040934 
CoL_Bus_Util = 0.201099 
Either_Row_CoL_Bus_Util = 0.222099 
Issued_on_Two_Bus_Simul_Util = 0.019934 
issued_two_Eff = 0.089752 
queue_avg = 3.980692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98069
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33557 n_act=888 n_pre=872 n_ref_event=0 n_req=6914 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.2016
n_activity=16931 dram_eff=0.5136
bk0: 384a 39675i bk1: 384a 40534i bk2: 384a 40035i bk3: 384a 39455i bk4: 344a 39643i bk5: 344a 39666i bk6: 320a 40188i bk7: 320a 40085i bk8: 408a 39310i bk9: 408a 39855i bk10: 448a 39616i bk11: 448a 39319i bk12: 448a 39849i bk13: 448a 39393i bk14: 424a 40449i bk15: 424a 39959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871565
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.395623
Bank_Level_Parallism = 3.760453
Bank_Level_Parallism_Col = 3.104499
Bank_Level_Parallism_Ready = 1.560143
write_to_read_ratio_blp_rw_average = 0.417289
GrpLevelPara = 2.207566 

BW Util details:
bwutil = 0.201562 
total_CMD = 43143 
util_bw = 8696 
Wasted_Col = 6095 
Wasted_Row = 1210 
Idle = 27142 

BW Util Bottlenecks: 
RCDc_limit = 2906 
RCDWRc_limit = 1651 
WTRc_limit = 1632 
RTWc_limit = 6751 
CCDLc_limit = 4291 
rwq = 0 
CCDLc_limit_alone = 3402 
WTRc_limit_alone = 1422 
RTWc_limit_alone = 6072 

Commands details: 
total_CMD = 43143 
n_nop = 33557 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6914 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8696 
Row_Bus_Util =  0.040795 
CoL_Bus_Util = 0.201562 
Either_Row_CoL_Bus_Util = 0.222191 
Issued_on_Two_Bus_Simul_Util = 0.020165 
issued_two_Eff = 0.090757 
queue_avg = 4.263844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26384
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33453 n_act=892 n_pre=876 n_ref_event=0 n_req=6925 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2420 bw_util=0.2026
n_activity=17329 dram_eff=0.5044
bk0: 384a 39702i bk1: 384a 39559i bk2: 384a 39790i bk3: 384a 39925i bk4: 344a 40119i bk5: 344a 40043i bk6: 320a 40092i bk7: 320a 40352i bk8: 408a 39479i bk9: 408a 39655i bk10: 448a 39485i bk11: 448a 39730i bk12: 448a 39651i bk13: 448a 39762i bk14: 424a 40341i bk15: 424a 40031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871191
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.428099
Bank_Level_Parallism = 3.643194
Bank_Level_Parallism_Col = 2.932516
Bank_Level_Parallism_Ready = 1.510183
write_to_read_ratio_blp_rw_average = 0.427861
GrpLevelPara = 2.116802 

BW Util details:
bwutil = 0.202582 
total_CMD = 43143 
util_bw = 8740 
Wasted_Col = 6611 
Wasted_Row = 980 
Idle = 26812 

BW Util Bottlenecks: 
RCDc_limit = 3210 
RCDWRc_limit = 1619 
WTRc_limit = 1578 
RTWc_limit = 7439 
CCDLc_limit = 4899 
rwq = 0 
CCDLc_limit_alone = 3798 
WTRc_limit_alone = 1341 
RTWc_limit_alone = 6575 

Commands details: 
total_CMD = 43143 
n_nop = 33453 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2420 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 6925 
total_req = 8740 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 8740 
Row_Bus_Util =  0.040980 
CoL_Bus_Util = 0.202582 
Either_Row_CoL_Bus_Util = 0.224602 
Issued_on_Two_Bus_Simul_Util = 0.018960 
issued_two_Eff = 0.084417 
queue_avg = 3.948566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.94857
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33501 n_act=900 n_pre=884 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2023
n_activity=17164 dram_eff=0.5085
bk0: 384a 39691i bk1: 384a 39815i bk2: 384a 39865i bk3: 384a 40036i bk4: 344a 40229i bk5: 344a 39963i bk6: 320a 40454i bk7: 320a 40461i bk8: 408a 39316i bk9: 408a 39763i bk10: 448a 39722i bk11: 448a 40047i bk12: 448a 39691i bk13: 448a 39663i bk14: 424a 40081i bk15: 424a 39868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869980
Row_Buffer_Locality_read = 0.912025
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 3.599004
Bank_Level_Parallism_Col = 2.878462
Bank_Level_Parallism_Ready = 1.470096
write_to_read_ratio_blp_rw_average = 0.413522
GrpLevelPara = 2.086429 

BW Util details:
bwutil = 0.202304 
total_CMD = 43143 
util_bw = 8728 
Wasted_Col = 6599 
Wasted_Row = 940 
Idle = 26876 

BW Util Bottlenecks: 
RCDc_limit = 3047 
RCDWRc_limit = 1598 
WTRc_limit = 1578 
RTWc_limit = 6843 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 3607 
WTRc_limit_alone = 1382 
RTWc_limit_alone = 6153 

Commands details: 
total_CMD = 43143 
n_nop = 33501 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8728 
Row_Bus_Util =  0.041351 
CoL_Bus_Util = 0.202304 
Either_Row_CoL_Bus_Util = 0.223489 
Issued_on_Two_Bus_Simul_Util = 0.020165 
issued_two_Eff = 0.090230 
queue_avg = 4.134205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1342
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33513 n_act=908 n_pre=892 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2021
n_activity=17068 dram_eff=0.5109
bk0: 384a 39857i bk1: 384a 39698i bk2: 384a 39968i bk3: 384a 39911i bk4: 344a 39974i bk5: 344a 40080i bk6: 320a 40134i bk7: 320a 40211i bk8: 408a 39221i bk9: 408a 40015i bk10: 448a 39649i bk11: 448a 40014i bk12: 448a 39789i bk13: 448a 39089i bk14: 424a 39361i bk15: 424a 40005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868786
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.396667
Bank_Level_Parallism = 3.707954
Bank_Level_Parallism_Col = 2.995819
Bank_Level_Parallism_Ready = 1.547477
write_to_read_ratio_blp_rw_average = 0.415925
GrpLevelPara = 2.161258 

BW Util details:
bwutil = 0.202119 
total_CMD = 43143 
util_bw = 8720 
Wasted_Col = 6445 
Wasted_Row = 1079 
Idle = 26899 

BW Util Bottlenecks: 
RCDc_limit = 3102 
RCDWRc_limit = 1696 
WTRc_limit = 1677 
RTWc_limit = 7289 
CCDLc_limit = 4368 
rwq = 0 
CCDLc_limit_alone = 3491 
WTRc_limit_alone = 1470 
RTWc_limit_alone = 6619 

Commands details: 
total_CMD = 43143 
n_nop = 33513 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 8720 
Row_Bus_Util =  0.041722 
CoL_Bus_Util = 0.202119 
Either_Row_CoL_Bus_Util = 0.223211 
Issued_on_Two_Bus_Simul_Util = 0.020629 
issued_two_Eff = 0.092420 
queue_avg = 4.234754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23475
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33462 n_act=910 n_pre=894 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2023
n_activity=17588 dram_eff=0.4962
bk0: 384a 40110i bk1: 384a 39717i bk2: 384a 40193i bk3: 384a 39985i bk4: 344a 40524i bk5: 344a 40120i bk6: 320a 40123i bk7: 320a 40104i bk8: 408a 39283i bk9: 408a 39917i bk10: 448a 39835i bk11: 448a 40189i bk12: 448a 39858i bk13: 448a 39684i bk14: 424a 40122i bk15: 424a 40156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868535
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.408638
Bank_Level_Parallism = 3.455368
Bank_Level_Parallism_Col = 2.752954
Bank_Level_Parallism_Ready = 1.476169
write_to_read_ratio_blp_rw_average = 0.411399
GrpLevelPara = 2.062287 

BW Util details:
bwutil = 0.202304 
total_CMD = 43143 
util_bw = 8728 
Wasted_Col = 6617 
Wasted_Row = 1235 
Idle = 26563 

BW Util Bottlenecks: 
RCDc_limit = 3195 
RCDWRc_limit = 1646 
WTRc_limit = 1603 
RTWc_limit = 5932 
CCDLc_limit = 4330 
rwq = 0 
CCDLc_limit_alone = 3612 
WTRc_limit_alone = 1427 
RTWc_limit_alone = 5390 

Commands details: 
total_CMD = 43143 
n_nop = 33462 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 8728 
Row_Bus_Util =  0.041814 
CoL_Bus_Util = 0.202304 
Either_Row_CoL_Bus_Util = 0.224393 
Issued_on_Two_Bus_Simul_Util = 0.019725 
issued_two_Eff = 0.087904 
queue_avg = 3.685951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68595
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33593 n_act=875 n_pre=859 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2019
n_activity=17057 dram_eff=0.5108
bk0: 384a 39009i bk1: 384a 39725i bk2: 384a 40372i bk3: 384a 39413i bk4: 344a 40514i bk5: 344a 40174i bk6: 320a 40007i bk7: 320a 39998i bk8: 408a 39478i bk9: 408a 39510i bk10: 448a 39289i bk11: 448a 39965i bk12: 448a 39467i bk13: 448a 38742i bk14: 424a 39547i bk15: 424a 40059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873518
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.438127
Bank_Level_Parallism = 3.872757
Bank_Level_Parallism_Col = 3.201920
Bank_Level_Parallism_Ready = 1.623623
write_to_read_ratio_blp_rw_average = 0.415444
GrpLevelPara = 2.245522 

BW Util details:
bwutil = 0.201933 
total_CMD = 43143 
util_bw = 8712 
Wasted_Col = 6183 
Wasted_Row = 1098 
Idle = 27150 

BW Util Bottlenecks: 
RCDc_limit = 3050 
RCDWRc_limit = 1492 
WTRc_limit = 1749 
RTWc_limit = 6980 
CCDLc_limit = 4582 
rwq = 0 
CCDLc_limit_alone = 3643 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 6296 

Commands details: 
total_CMD = 43143 
n_nop = 33593 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8712 
Row_Bus_Util =  0.040192 
CoL_Bus_Util = 0.201933 
Either_Row_CoL_Bus_Util = 0.221357 
Issued_on_Two_Bus_Simul_Util = 0.020768 
issued_two_Eff = 0.093822 
queue_avg = 4.303201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3032
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33567 n_act=873 n_pre=857 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.2018
n_activity=16945 dram_eff=0.5139
bk0: 384a 39729i bk1: 384a 39723i bk2: 384a 40018i bk3: 384a 39324i bk4: 344a 40240i bk5: 344a 40518i bk6: 320a 39763i bk7: 320a 40204i bk8: 408a 39811i bk9: 408a 39917i bk10: 448a 39853i bk11: 448a 39663i bk12: 448a 39045i bk13: 448a 39451i bk14: 424a 39976i bk15: 424a 40429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873789
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.427136
Bank_Level_Parallism = 3.739778
Bank_Level_Parallism_Col = 3.087631
Bank_Level_Parallism_Ready = 1.586243
write_to_read_ratio_blp_rw_average = 0.427087
GrpLevelPara = 2.192200 

BW Util details:
bwutil = 0.201840 
total_CMD = 43143 
util_bw = 8708 
Wasted_Col = 6035 
Wasted_Row = 1178 
Idle = 27222 

BW Util Bottlenecks: 
RCDc_limit = 2947 
RCDWRc_limit = 1522 
WTRc_limit = 1348 
RTWc_limit = 6721 
CCDLc_limit = 3974 
rwq = 0 
CCDLc_limit_alone = 3190 
WTRc_limit_alone = 1197 
RTWc_limit_alone = 6088 

Commands details: 
total_CMD = 43143 
n_nop = 33567 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8708 
Row_Bus_Util =  0.040099 
CoL_Bus_Util = 0.201840 
Either_Row_CoL_Bus_Util = 0.221960 
Issued_on_Two_Bus_Simul_Util = 0.019980 
issued_two_Eff = 0.090017 
queue_avg = 4.172983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17298
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33522 n_act=878 n_pre=862 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2017
n_activity=17083 dram_eff=0.5095
bk0: 384a 39878i bk1: 384a 39680i bk2: 384a 40487i bk3: 384a 40045i bk4: 344a 40370i bk5: 344a 40123i bk6: 320a 40160i bk7: 320a 40006i bk8: 408a 39819i bk9: 408a 39602i bk10: 448a 39472i bk11: 448a 39705i bk12: 448a 39626i bk13: 448a 39278i bk14: 424a 40146i bk15: 424a 40176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873048
Row_Buffer_Locality_read = 0.916456
Row_Buffer_Locality_write = 0.412752
Bank_Level_Parallism = 3.652567
Bank_Level_Parallism_Col = 3.020053
Bank_Level_Parallism_Ready = 1.540901
write_to_read_ratio_blp_rw_average = 0.422131
GrpLevelPara = 2.199781 

BW Util details:
bwutil = 0.201748 
total_CMD = 43143 
util_bw = 8704 
Wasted_Col = 6032 
Wasted_Row = 1316 
Idle = 27091 

BW Util Bottlenecks: 
RCDc_limit = 2931 
RCDWRc_limit = 1637 
WTRc_limit = 1520 
RTWc_limit = 6509 
CCDLc_limit = 3967 
rwq = 0 
CCDLc_limit_alone = 3159 
WTRc_limit_alone = 1365 
RTWc_limit_alone = 5856 

Commands details: 
total_CMD = 43143 
n_nop = 33522 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 8704 
Row_Bus_Util =  0.040331 
CoL_Bus_Util = 0.201748 
Either_Row_CoL_Bus_Util = 0.223003 
Issued_on_Two_Bus_Simul_Util = 0.019076 
issued_two_Eff = 0.085542 
queue_avg = 3.724961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72496
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33525 n_act=900 n_pre=884 n_ref_event=0 n_req=6912 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2368 bw_util=0.2014
n_activity=17249 dram_eff=0.5037
bk0: 384a 39925i bk1: 384a 39944i bk2: 384a 40436i bk3: 384a 40108i bk4: 344a 40092i bk5: 344a 40223i bk6: 320a 40098i bk7: 320a 40104i bk8: 408a 40003i bk9: 408a 39572i bk10: 448a 39830i bk11: 448a 39592i bk12: 448a 39861i bk13: 448a 39137i bk14: 424a 40118i bk15: 424a 40101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869792
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.415541
Bank_Level_Parallism = 3.601265
Bank_Level_Parallism_Col = 2.909103
Bank_Level_Parallism_Ready = 1.529006
write_to_read_ratio_blp_rw_average = 0.394263
GrpLevelPara = 2.148419 

BW Util details:
bwutil = 0.201377 
total_CMD = 43143 
util_bw = 8688 
Wasted_Col = 6170 
Wasted_Row = 1263 
Idle = 27022 

BW Util Bottlenecks: 
RCDc_limit = 3254 
RCDWRc_limit = 1624 
WTRc_limit = 1972 
RTWc_limit = 5757 
CCDLc_limit = 4163 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 1805 
RTWc_limit_alone = 5177 

Commands details: 
total_CMD = 43143 
n_nop = 33525 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2368 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6912 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8688 
Row_Bus_Util =  0.041351 
CoL_Bus_Util = 0.201377 
Either_Row_CoL_Bus_Util = 0.222933 
Issued_on_Two_Bus_Simul_Util = 0.019795 
issued_two_Eff = 0.088792 
queue_avg = 4.277959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27796
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33550 n_act=919 n_pre=903 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2013
n_activity=16587 dram_eff=0.5235
bk0: 384a 39289i bk1: 384a 40014i bk2: 384a 40114i bk3: 384a 39376i bk4: 344a 39922i bk5: 344a 40229i bk6: 320a 40147i bk7: 320a 40685i bk8: 408a 39813i bk9: 408a 39463i bk10: 448a 39519i bk11: 448a 39624i bk12: 448a 39506i bk13: 448a 39460i bk14: 424a 40306i bk15: 424a 40365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867024
Row_Buffer_Locality_read = 0.911076
Row_Buffer_Locality_write = 0.395939
Bank_Level_Parallism = 3.790754
Bank_Level_Parallism_Col = 3.035956
Bank_Level_Parallism_Ready = 1.580378
write_to_read_ratio_blp_rw_average = 0.403397
GrpLevelPara = 2.190200 

BW Util details:
bwutil = 0.201284 
total_CMD = 43143 
util_bw = 8684 
Wasted_Col = 5914 
Wasted_Row = 1063 
Idle = 27482 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 1615 
WTRc_limit = 1766 
RTWc_limit = 5887 
CCDLc_limit = 4133 
rwq = 0 
CCDLc_limit_alone = 3415 
WTRc_limit_alone = 1590 
RTWc_limit_alone = 5345 

Commands details: 
total_CMD = 43143 
n_nop = 33550 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 919 
n_pre = 903 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1822 
issued_total_col = 8684 
Row_Bus_Util =  0.042232 
CoL_Bus_Util = 0.201284 
Either_Row_CoL_Bus_Util = 0.222354 
Issued_on_Two_Bus_Simul_Util = 0.021162 
issued_two_Eff = 0.095174 
queue_avg = 4.328025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32803
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33615 n_act=863 n_pre=847 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.2005
n_activity=16785 dram_eff=0.5155
bk0: 384a 39323i bk1: 384a 39653i bk2: 384a 40163i bk3: 384a 39585i bk4: 344a 40362i bk5: 344a 40033i bk6: 320a 40413i bk7: 320a 40126i bk8: 408a 39889i bk9: 408a 39681i bk10: 448a 40118i bk11: 448a 40308i bk12: 448a 39222i bk13: 448a 40041i bk14: 424a 40139i bk15: 424a 40562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874982
Row_Buffer_Locality_read = 0.915506
Row_Buffer_Locality_write = 0.435678
Bank_Level_Parallism = 3.638334
Bank_Level_Parallism_Col = 2.951300
Bank_Level_Parallism_Ready = 1.563685
write_to_read_ratio_blp_rw_average = 0.405456
GrpLevelPara = 2.141313 

BW Util details:
bwutil = 0.200542 
total_CMD = 43143 
util_bw = 8652 
Wasted_Col = 6073 
Wasted_Row = 1099 
Idle = 27319 

BW Util Bottlenecks: 
RCDc_limit = 3029 
RCDWRc_limit = 1432 
WTRc_limit = 1327 
RTWc_limit = 6314 
CCDLc_limit = 4206 
rwq = 0 
CCDLc_limit_alone = 3497 
WTRc_limit_alone = 1184 
RTWc_limit_alone = 5748 

Commands details: 
total_CMD = 43143 
n_nop = 33615 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8652 
Row_Bus_Util =  0.039636 
CoL_Bus_Util = 0.200542 
Either_Row_CoL_Bus_Util = 0.220847 
Issued_on_Two_Bus_Simul_Util = 0.019331 
issued_two_Eff = 0.087531 
queue_avg = 4.432283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43228
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33630 n_act=859 n_pre=843 n_ref_event=0 n_req=6906 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.2008
n_activity=16638 dram_eff=0.5207
bk0: 384a 39443i bk1: 384a 39873i bk2: 384a 40385i bk3: 384a 39724i bk4: 344a 39650i bk5: 336a 40423i bk6: 320a 40236i bk7: 320a 40519i bk8: 408a 39518i bk9: 424a 40019i bk10: 448a 39934i bk11: 448a 39419i bk12: 448a 39399i bk13: 448a 39657i bk14: 424a 40107i bk15: 416a 40601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875615
Row_Buffer_Locality_read = 0.916456
Row_Buffer_Locality_write = 0.435154
Bank_Level_Parallism = 3.738024
Bank_Level_Parallism_Col = 3.055309
Bank_Level_Parallism_Ready = 1.544668
write_to_read_ratio_blp_rw_average = 0.397759
GrpLevelPara = 2.183255 

BW Util details:
bwutil = 0.200821 
total_CMD = 43143 
util_bw = 8664 
Wasted_Col = 5865 
Wasted_Row = 1064 
Idle = 27550 

BW Util Bottlenecks: 
RCDc_limit = 2809 
RCDWRc_limit = 1411 
WTRc_limit = 1889 
RTWc_limit = 5894 
CCDLc_limit = 4246 
rwq = 0 
CCDLc_limit_alone = 3315 
WTRc_limit_alone = 1655 
RTWc_limit_alone = 5197 

Commands details: 
total_CMD = 43143 
n_nop = 33630 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 859 
n_pre = 843 
n_ref = 0 
n_req = 6906 
total_req = 8664 

Dual Bus Interface Util: 
issued_total_row = 1702 
issued_total_col = 8664 
Row_Bus_Util =  0.039450 
CoL_Bus_Util = 0.200821 
Either_Row_CoL_Bus_Util = 0.220499 
Issued_on_Two_Bus_Simul_Util = 0.019771 
issued_two_Eff = 0.089667 
queue_avg = 4.224695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22469
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33581 n_act=871 n_pre=855 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.2005
n_activity=16507 dram_eff=0.5241
bk0: 384a 39846i bk1: 384a 39488i bk2: 384a 39912i bk3: 384a 39504i bk4: 344a 39554i bk5: 336a 39700i bk6: 320a 40194i bk7: 320a 40046i bk8: 408a 39688i bk9: 424a 39677i bk10: 448a 39723i bk11: 448a 40465i bk12: 448a 39749i bk13: 448a 39523i bk14: 424a 39787i bk15: 416a 40343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873823
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 3.862975
Bank_Level_Parallism_Col = 3.149210
Bank_Level_Parallism_Ready = 1.597550
write_to_read_ratio_blp_rw_average = 0.415460
GrpLevelPara = 2.174171 

BW Util details:
bwutil = 0.200542 
total_CMD = 43143 
util_bw = 8652 
Wasted_Col = 5949 
Wasted_Row = 929 
Idle = 27613 

BW Util Bottlenecks: 
RCDc_limit = 3143 
RCDWRc_limit = 1395 
WTRc_limit = 1448 
RTWc_limit = 6662 
CCDLc_limit = 4199 
rwq = 0 
CCDLc_limit_alone = 3357 
WTRc_limit_alone = 1315 
RTWc_limit_alone = 5953 

Commands details: 
total_CMD = 43143 
n_nop = 33581 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 8652 
Row_Bus_Util =  0.040006 
CoL_Bus_Util = 0.200542 
Either_Row_CoL_Bus_Util = 0.221635 
Issued_on_Two_Bus_Simul_Util = 0.018914 
issued_two_Eff = 0.085338 
queue_avg = 4.138563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13856
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33666 n_act=834 n_pre=818 n_ref_event=0 n_req=6902 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.2004
n_activity=16455 dram_eff=0.5256
bk0: 384a 40256i bk1: 384a 39504i bk2: 384a 40615i bk3: 384a 39820i bk4: 344a 39670i bk5: 336a 40236i bk6: 320a 40350i bk7: 320a 40293i bk8: 408a 40317i bk9: 424a 39451i bk10: 448a 40137i bk11: 448a 39592i bk12: 448a 39062i bk13: 448a 39792i bk14: 424a 39779i bk15: 416a 40396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879165
Row_Buffer_Locality_read = 0.916614
Row_Buffer_Locality_write = 0.472509
Bank_Level_Parallism = 3.715202
Bank_Level_Parallism_Col = 3.066708
Bank_Level_Parallism_Ready = 1.574584
write_to_read_ratio_blp_rw_average = 0.403158
GrpLevelPara = 2.163342 

BW Util details:
bwutil = 0.200450 
total_CMD = 43143 
util_bw = 8648 
Wasted_Col = 5889 
Wasted_Row = 1053 
Idle = 27553 

BW Util Bottlenecks: 
RCDc_limit = 2840 
RCDWRc_limit = 1416 
WTRc_limit = 1658 
RTWc_limit = 6449 
CCDLc_limit = 4261 
rwq = 0 
CCDLc_limit_alone = 3319 
WTRc_limit_alone = 1438 
RTWc_limit_alone = 5727 

Commands details: 
total_CMD = 43143 
n_nop = 33666 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 834 
n_pre = 818 
n_ref = 0 
n_req = 6902 
total_req = 8648 

Dual Bus Interface Util: 
issued_total_row = 1652 
issued_total_col = 8648 
Row_Bus_Util =  0.038291 
CoL_Bus_Util = 0.200450 
Either_Row_CoL_Bus_Util = 0.219665 
Issued_on_Two_Bus_Simul_Util = 0.019076 
issued_two_Eff = 0.086842 
queue_avg = 4.069977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06998
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33631 n_act=856 n_pre=840 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2006
n_activity=16705 dram_eff=0.5182
bk0: 384a 39924i bk1: 384a 39594i bk2: 384a 39564i bk3: 384a 39971i bk4: 344a 40395i bk5: 336a 39908i bk6: 320a 40107i bk7: 320a 40356i bk8: 408a 39269i bk9: 424a 39780i bk10: 448a 39721i bk11: 448a 39803i bk12: 448a 39806i bk13: 448a 40079i bk14: 424a 40318i bk15: 416a 40292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876014
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.443493
Bank_Level_Parallism = 3.675071
Bank_Level_Parallism_Col = 2.984713
Bank_Level_Parallism_Ready = 1.561460
write_to_read_ratio_blp_rw_average = 0.396029
GrpLevelPara = 2.115395 

BW Util details:
bwutil = 0.200635 
total_CMD = 43143 
util_bw = 8656 
Wasted_Col = 6215 
Wasted_Row = 994 
Idle = 27278 

BW Util Bottlenecks: 
RCDc_limit = 3015 
RCDWRc_limit = 1448 
WTRc_limit = 1581 
RTWc_limit = 6888 
CCDLc_limit = 4397 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 1416 
RTWc_limit_alone = 6193 

Commands details: 
total_CMD = 43143 
n_nop = 33631 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 856 
n_pre = 840 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1696 
issued_total_col = 8656 
Row_Bus_Util =  0.039311 
CoL_Bus_Util = 0.200635 
Either_Row_CoL_Bus_Util = 0.220476 
Issued_on_Two_Bus_Simul_Util = 0.019470 
issued_two_Eff = 0.088310 
queue_avg = 4.045198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0452
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33619 n_act=879 n_pre=863 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.2005
n_activity=16960 dram_eff=0.5101
bk0: 384a 39810i bk1: 384a 39695i bk2: 384a 39887i bk3: 384a 39954i bk4: 344a 40260i bk5: 336a 40214i bk6: 320a 39880i bk7: 320a 39881i bk8: 408a 39667i bk9: 424a 39345i bk10: 448a 40062i bk11: 448a 39825i bk12: 448a 39702i bk13: 448a 40056i bk14: 424a 40077i bk15: 416a 40441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872664
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.416810
Bank_Level_Parallism = 3.632210
Bank_Level_Parallism_Col = 2.932219
Bank_Level_Parallism_Ready = 1.557328
write_to_read_ratio_blp_rw_average = 0.408206
GrpLevelPara = 2.088398 

BW Util details:
bwutil = 0.200542 
total_CMD = 43143 
util_bw = 8652 
Wasted_Col = 6296 
Wasted_Row = 1140 
Idle = 27055 

BW Util Bottlenecks: 
RCDc_limit = 3010 
RCDWRc_limit = 1604 
WTRc_limit = 1788 
RTWc_limit = 6119 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 3761 
WTRc_limit_alone = 1504 
RTWc_limit_alone = 5555 

Commands details: 
total_CMD = 43143 
n_nop = 33619 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8652 
Row_Bus_Util =  0.040377 
CoL_Bus_Util = 0.200542 
Either_Row_CoL_Bus_Util = 0.220754 
Issued_on_Two_Bus_Simul_Util = 0.020165 
issued_two_Eff = 0.091348 
queue_avg = 4.518369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51837
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33589 n_act=891 n_pre=875 n_ref_event=0 n_req=6907 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2348 bw_util=0.2009
n_activity=17221 dram_eff=0.5033
bk0: 384a 39848i bk1: 384a 39599i bk2: 384a 40051i bk3: 384a 39519i bk4: 344a 40254i bk5: 336a 39512i bk6: 320a 39771i bk7: 320a 40094i bk8: 408a 39742i bk9: 424a 39700i bk10: 448a 39728i bk11: 448a 39480i bk12: 448a 39753i bk13: 448a 39714i bk14: 424a 40157i bk15: 416a 40552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871000
Row_Buffer_Locality_read = 0.913291
Row_Buffer_Locality_write = 0.415673
Bank_Level_Parallism = 3.687847
Bank_Level_Parallism_Col = 2.965680
Bank_Level_Parallism_Ready = 1.577065
write_to_read_ratio_blp_rw_average = 0.409705
GrpLevelPara = 2.126438 

BW Util details:
bwutil = 0.200913 
total_CMD = 43143 
util_bw = 8668 
Wasted_Col = 6469 
Wasted_Row = 1057 
Idle = 26949 

BW Util Bottlenecks: 
RCDc_limit = 3021 
RCDWRc_limit = 1647 
WTRc_limit = 1436 
RTWc_limit = 7546 
CCDLc_limit = 4364 
rwq = 0 
CCDLc_limit_alone = 3457 
WTRc_limit_alone = 1275 
RTWc_limit_alone = 6800 

Commands details: 
total_CMD = 43143 
n_nop = 33589 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2348 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 6907 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 8668 
Row_Bus_Util =  0.040934 
CoL_Bus_Util = 0.200913 
Either_Row_CoL_Bus_Util = 0.221450 
Issued_on_Two_Bus_Simul_Util = 0.020397 
issued_two_Eff = 0.092108 
queue_avg = 4.147301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1473
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33615 n_act=895 n_pre=879 n_ref_event=0 n_req=6896 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2004
n_activity=16794 dram_eff=0.5149
bk0: 384a 39851i bk1: 384a 39420i bk2: 384a 40483i bk3: 384a 39563i bk4: 344a 40185i bk5: 336a 39294i bk6: 320a 39934i bk7: 320a 39676i bk8: 408a 40184i bk9: 424a 39567i bk10: 448a 39814i bk11: 448a 39420i bk12: 448a 39185i bk13: 448a 39662i bk14: 424a 39880i bk15: 408a 40674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870215
Row_Buffer_Locality_read = 0.913498
Row_Buffer_Locality_write = 0.402397
Bank_Level_Parallism = 3.808299
Bank_Level_Parallism_Col = 3.097682
Bank_Level_Parallism_Ready = 1.563483
write_to_read_ratio_blp_rw_average = 0.417766
GrpLevelPara = 2.204745 

BW Util details:
bwutil = 0.200450 
total_CMD = 43143 
util_bw = 8648 
Wasted_Col = 6153 
Wasted_Row = 1057 
Idle = 27285 

BW Util Bottlenecks: 
RCDc_limit = 3127 
RCDWRc_limit = 1557 
WTRc_limit = 1724 
RTWc_limit = 6811 
CCDLc_limit = 4246 
rwq = 0 
CCDLc_limit_alone = 3368 
WTRc_limit_alone = 1464 
RTWc_limit_alone = 6193 

Commands details: 
total_CMD = 43143 
n_nop = 33615 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6896 
total_req = 8648 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8648 
Row_Bus_Util =  0.041119 
CoL_Bus_Util = 0.200450 
Either_Row_CoL_Bus_Util = 0.220847 
Issued_on_Two_Bus_Simul_Util = 0.020722 
issued_two_Eff = 0.093829 
queue_avg = 4.137937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13794
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33619 n_act=884 n_pre=868 n_ref_event=0 n_req=6901 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2009
n_activity=16765 dram_eff=0.517
bk0: 384a 39429i bk1: 384a 39337i bk2: 384a 40408i bk3: 384a 39801i bk4: 344a 40028i bk5: 336a 39864i bk6: 320a 40494i bk7: 320a 40097i bk8: 408a 39727i bk9: 424a 39562i bk10: 448a 39937i bk11: 448a 39515i bk12: 448a 40039i bk13: 448a 39662i bk14: 424a 40173i bk15: 408a 40388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871903
Row_Buffer_Locality_read = 0.913498
Row_Buffer_Locality_write = 0.426146
Bank_Level_Parallism = 3.691031
Bank_Level_Parallism_Col = 2.979174
Bank_Level_Parallism_Ready = 1.570605
write_to_read_ratio_blp_rw_average = 0.402410
GrpLevelPara = 2.135674 

BW Util details:
bwutil = 0.200913 
total_CMD = 43143 
util_bw = 8668 
Wasted_Col = 6270 
Wasted_Row = 973 
Idle = 27232 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1482 
WTRc_limit = 1672 
RTWc_limit = 5901 
CCDLc_limit = 4260 
rwq = 0 
CCDLc_limit_alone = 3498 
WTRc_limit_alone = 1502 
RTWc_limit_alone = 5309 

Commands details: 
total_CMD = 43143 
n_nop = 33619 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 6901 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 8668 
Row_Bus_Util =  0.040609 
CoL_Bus_Util = 0.200913 
Either_Row_CoL_Bus_Util = 0.220754 
Issued_on_Two_Bus_Simul_Util = 0.020768 
issued_two_Eff = 0.094078 
queue_avg = 4.007255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=4.00726
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33588 n_act=880 n_pre=864 n_ref_event=0 n_req=6902 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.201
n_activity=16783 dram_eff=0.5167
bk0: 384a 39937i bk1: 384a 39215i bk2: 384a 40200i bk3: 384a 40286i bk4: 344a 40061i bk5: 336a 39223i bk6: 320a 40230i bk7: 320a 39941i bk8: 408a 39934i bk9: 424a 39544i bk10: 448a 39520i bk11: 448a 39533i bk12: 448a 39436i bk13: 448a 39345i bk14: 424a 39959i bk15: 408a 40226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872501
Row_Buffer_Locality_read = 0.912706
Row_Buffer_Locality_write = 0.442373
Bank_Level_Parallism = 3.793190
Bank_Level_Parallism_Col = 3.102697
Bank_Level_Parallism_Ready = 1.570687
write_to_read_ratio_blp_rw_average = 0.414803
GrpLevelPara = 2.150978 

BW Util details:
bwutil = 0.201006 
total_CMD = 43143 
util_bw = 8672 
Wasted_Col = 6260 
Wasted_Row = 1044 
Idle = 27167 

BW Util Bottlenecks: 
RCDc_limit = 3112 
RCDWRc_limit = 1444 
WTRc_limit = 1587 
RTWc_limit = 7046 
CCDLc_limit = 4563 
rwq = 0 
CCDLc_limit_alone = 3611 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 6312 

Commands details: 
total_CMD = 43143 
n_nop = 33588 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6902 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8672 
Row_Bus_Util =  0.040424 
CoL_Bus_Util = 0.201006 
Either_Row_CoL_Bus_Util = 0.221473 
Issued_on_Two_Bus_Simul_Util = 0.019957 
issued_two_Eff = 0.090110 
queue_avg = 4.542290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54229
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33578 n_act=894 n_pre=878 n_ref_event=0 n_req=6908 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2016
n_activity=16969 dram_eff=0.5125
bk0: 384a 39631i bk1: 384a 39438i bk2: 384a 40285i bk3: 384a 40336i bk4: 344a 40094i bk5: 336a 39634i bk6: 320a 40112i bk7: 320a 40145i bk8: 408a 39376i bk9: 424a 39824i bk10: 448a 39502i bk11: 448a 39199i bk12: 448a 39558i bk13: 448a 39677i bk14: 424a 39835i bk15: 408a 40165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870585
Row_Buffer_Locality_read = 0.912864
Row_Buffer_Locality_write = 0.422819
Bank_Level_Parallism = 3.803300
Bank_Level_Parallism_Col = 3.082857
Bank_Level_Parallism_Ready = 1.602461
write_to_read_ratio_blp_rw_average = 0.418735
GrpLevelPara = 2.162109 

BW Util details:
bwutil = 0.201562 
total_CMD = 43143 
util_bw = 8696 
Wasted_Col = 6113 
Wasted_Row = 1068 
Idle = 27266 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 1517 
WTRc_limit = 1455 
RTWc_limit = 6184 
CCDLc_limit = 4116 
rwq = 0 
CCDLc_limit_alone = 3403 
WTRc_limit_alone = 1258 
RTWc_limit_alone = 5668 

Commands details: 
total_CMD = 43143 
n_nop = 33578 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 6908 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 8696 
Row_Bus_Util =  0.041073 
CoL_Bus_Util = 0.201562 
Either_Row_CoL_Bus_Util = 0.221705 
Issued_on_Two_Bus_Simul_Util = 0.020930 
issued_two_Eff = 0.094407 
queue_avg = 4.275804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2758
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33589 n_act=863 n_pre=847 n_ref_event=0 n_req=6905 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2013
n_activity=16987 dram_eff=0.5112
bk0: 384a 39887i bk1: 384a 39333i bk2: 384a 40184i bk3: 384a 39586i bk4: 344a 39939i bk5: 336a 39783i bk6: 320a 40040i bk7: 320a 39886i bk8: 408a 39870i bk9: 424a 40021i bk10: 448a 39924i bk11: 448a 39974i bk12: 448a 39971i bk13: 448a 39621i bk14: 424a 40117i bk15: 408a 40284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875018
Row_Buffer_Locality_read = 0.917142
Row_Buffer_Locality_write = 0.426644
Bank_Level_Parallism = 3.681135
Bank_Level_Parallism_Col = 2.998838
Bank_Level_Parallism_Ready = 1.547098
write_to_read_ratio_blp_rw_average = 0.415294
GrpLevelPara = 2.116220 

BW Util details:
bwutil = 0.201284 
total_CMD = 43143 
util_bw = 8684 
Wasted_Col = 6068 
Wasted_Row = 1214 
Idle = 27177 

BW Util Bottlenecks: 
RCDc_limit = 2890 
RCDWRc_limit = 1482 
WTRc_limit = 1349 
RTWc_limit = 5918 
CCDLc_limit = 4465 
rwq = 0 
CCDLc_limit_alone = 3508 
WTRc_limit_alone = 1154 
RTWc_limit_alone = 5156 

Commands details: 
total_CMD = 43143 
n_nop = 33589 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6905 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8684 
Row_Bus_Util =  0.039636 
CoL_Bus_Util = 0.201284 
Either_Row_CoL_Bus_Util = 0.221450 
Issued_on_Two_Bus_Simul_Util = 0.019470 
issued_two_Eff = 0.087921 
queue_avg = 4.358088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35809
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33569 n_act=873 n_pre=857 n_ref_event=0 n_req=6906 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.2014
n_activity=16921 dram_eff=0.5134
bk0: 384a 39779i bk1: 384a 39657i bk2: 384a 39684i bk3: 384a 40054i bk4: 344a 39790i bk5: 336a 39652i bk6: 320a 40217i bk7: 320a 40070i bk8: 408a 39885i bk9: 424a 40007i bk10: 448a 39848i bk11: 448a 39943i bk12: 448a 39365i bk13: 448a 39772i bk14: 424a 39243i bk15: 408a 40155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873588
Row_Buffer_Locality_read = 0.913340
Row_Buffer_Locality_write = 0.451178
Bank_Level_Parallism = 3.750577
Bank_Level_Parallism_Col = 3.024997
Bank_Level_Parallism_Ready = 1.559968
write_to_read_ratio_blp_rw_average = 0.422008
GrpLevelPara = 2.167940 

BW Util details:
bwutil = 0.201377 
total_CMD = 43143 
util_bw = 8688 
Wasted_Col = 6332 
Wasted_Row = 997 
Idle = 27126 

BW Util Bottlenecks: 
RCDc_limit = 2952 
RCDWRc_limit = 1582 
WTRc_limit = 1642 
RTWc_limit = 6972 
CCDLc_limit = 4559 
rwq = 0 
CCDLc_limit_alone = 3556 
WTRc_limit_alone = 1384 
RTWc_limit_alone = 6227 

Commands details: 
total_CMD = 43143 
n_nop = 33569 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6906 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8688 
Row_Bus_Util =  0.040099 
CoL_Bus_Util = 0.201377 
Either_Row_CoL_Bus_Util = 0.221913 
Issued_on_Two_Bus_Simul_Util = 0.019563 
issued_two_Eff = 0.088155 
queue_avg = 4.794103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7941
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43143 n_nop=33560 n_act=888 n_pre=872 n_ref_event=0 n_req=6911 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.2018
n_activity=17225 dram_eff=0.5055
bk0: 384a 40114i bk1: 384a 39529i bk2: 384a 39858i bk3: 384a 40118i bk4: 344a 39811i bk5: 336a 39232i bk6: 320a 40557i bk7: 320a 39945i bk8: 408a 39573i bk9: 424a 39665i bk10: 448a 39887i bk11: 448a 39697i bk12: 448a 39259i bk13: 448a 39349i bk14: 424a 39530i bk15: 408a 40565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871509
Row_Buffer_Locality_read = 0.913340
Row_Buffer_Locality_write = 0.430718
Bank_Level_Parallism = 3.730809
Bank_Level_Parallism_Col = 3.063974
Bank_Level_Parallism_Ready = 1.555466
write_to_read_ratio_blp_rw_average = 0.425103
GrpLevelPara = 2.165327 

BW Util details:
bwutil = 0.201840 
total_CMD = 43143 
util_bw = 8708 
Wasted_Col = 6338 
Wasted_Row = 1173 
Idle = 26924 

BW Util Bottlenecks: 
RCDc_limit = 3135 
RCDWRc_limit = 1547 
WTRc_limit = 1461 
RTWc_limit = 6765 
CCDLc_limit = 4598 
rwq = 0 
CCDLc_limit_alone = 3690 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 6046 

Commands details: 
total_CMD = 43143 
n_nop = 33560 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6911 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8708 
Row_Bus_Util =  0.040795 
CoL_Bus_Util = 0.201840 
Either_Row_CoL_Bus_Util = 0.222122 
Issued_on_Two_Bus_Simul_Util = 0.020513 
issued_two_Eff = 0.092351 
queue_avg = 4.553346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 57458
Req_Network_injected_packets_per_cycle =       7.0619 
Req_Network_conflicts_per_cycle =       3.2891
Req_Network_conflicts_per_cycle_util =       7.1621
Req_Bank_Level_Parallism =      15.3773
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0204
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1103

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 57458
Reply_Network_injected_packets_per_cycle =        7.0619
Reply_Network_conflicts_per_cycle =        2.3841
Reply_Network_conflicts_per_cycle_util =       5.1085
Reply_Bank_Level_Parallism =      15.1318
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1581
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 32 sec (212 sec)
gpgpu_simulation_rate = 146636 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 4177121x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4058fd (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11kernel_l2wbv 
GPGPU-Sim PTX: pushing kernel '_Z11kernel_l2wbv' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z11kernel_l2wbv'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z11kernel_l2wbv'
Destroy streams for kernel 6: size 0
kernel_name = _Z11kernel_l2wbv 
kernel_launch_uid = 6 
gpu_sim_cycle = 5101
gpu_sim_insn = 301140
gpu_ipc =      59.0355
gpu_tot_sim_cycle = 62559
gpu_tot_sim_insn = 31388138
gpu_tot_ipc =     501.7366
gpu_tot_issued_cta = 342
gpu_occupancy = 21.3465% 
gpu_tot_occupancy = 23.2664% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       6.4860
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      15.3773
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =     234.9502 GB/Sec
gpu_total_sim_rate=144645
############## bottleneck_stats #############
cycles: core 5101, icnt 5101, l2 5101, dram 3830
gpu_ipc	59.035
gpu_tot_issued_cta = 342, average cycles = 15
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.006	42
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.013	42	0.025	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.002	42	0.003	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.004	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.000	0	0.000	1

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.269, fetch 0.108, sync 0.132, control 0.018, data 0.473, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4729, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9610, Miss = 7748, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9610, Miss = 7748, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 9418, Miss = 7555, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9418, Miss = 7564, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 9418, Miss = 7544, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9290, Miss = 7501, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 9416, Miss = 7539, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9418, Miss = 7555, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9418, Miss = 7553, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9418, Miss = 7561, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 9418, Miss = 7559, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8202, Miss = 7181, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3832, Miss = 2745, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3706, Miss = 2685, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3832, Miss = 2747, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8202, Miss = 7180, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8328, Miss = 7241, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8330, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8330, Miss = 7242, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8138, Miss = 7047, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8138, Miss = 7051, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8010, Miss = 6989, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8136, Miss = 7048, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8138, Miss = 7048, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4474, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417140
	L1D_total_cache_miss_rate = 0.8686
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.136
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42425
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
872, 804, 796, 796, 788, 788, 788, 788, 780, 780, 780, 780, 780, 780, 780, 780, 
gpgpu_n_tot_thrd_icount = 32927264
gpgpu_n_tot_w_icount = 1028977
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42228	W0_Idle:347879	W0_Scoreboard:5021600	W1:1729	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40235	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:983813
single_issue_nums: WS0:260717	WS1:256428	WS2:255916	WS3:255916	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1391 
max_icnt2mem_latency = 321 
maxmrqlatency = 630 
max_icnt2sh_latency = 62 
averagemflatency = 444 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 3 
mrq_lat_table:37107 	26392 	19011 	18122 	26534 	58182 	22408 	11236 	2169 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199873 	81776 	116172 	7939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	277471 	97149 	26481 	4221 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	307338 	67430 	25586 	4969 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	29 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        39        32        64        24        24        16        24        64        64        40        64        56        56        64        48 
dram[1]:        39        48        33        56        48        32        16        16        64        64        52        48        40        40        40        64 
dram[2]:        56        56        39        64        32        40        40        24        64        63        64        40        48        64        48        56 
dram[3]:        48        64        47        64        32        40        32        16        55        63        56        59        48        64        40        56 
dram[4]:        64        40        40        64        24        17        40        16        64        38        64        56        48        56        48        64 
dram[5]:        39        40        48        64        24        24        16        16        38        47        56        48        40        40        48        64 
dram[6]:        64        47        39        64        48        40        16        16        42        64        39        64        56        40        64        64 
dram[7]:        32        32        64        64        40        32        23        24        64        56        49        49        64        56        40        64 
dram[8]:        56        64        64        64        32        40        16        16        64        64        56        53        56        48        32        64 
dram[9]:        64        64        35        64        41        40        16        16        64        44        61        64        32        48        32        64 
dram[10]:        64        40        33        64        48        32        16        16        64        56        56        64        40        63        40        64 
dram[11]:        64        31        32        40        41        56        16        16        39        37        40        40        64        48        48        64 
dram[12]:        49        24        48        40        48        40        16        32        35        51        48        48        64        48        48        64 
dram[13]:        64        56        56        64        33        16        16        48        64        64        56        64        48        40        48        64 
dram[14]:        64        56        56        64        24        16        16        16        64        64        64        56        40        56        48        64 
dram[15]:        64        48        57        64        24        24        16        16        64        64        64        64        32        63        64        64 
dram[16]:        64        48        40        40        48        32        16        16        48        40        64        48        32        44        39        56 
dram[17]:        64        64        53        64        48        40        16        16        64        64        56        47        48        50        40        56 
dram[18]:        40        49        64        64        24        24        16        23        37        64        64        64        64        48        40        64 
dram[19]:        64        35        56        48        40        24        40        32        63        64        64        33        64        64        56        64 
dram[20]:        64        48        64        64        32        24        16        24        64        64        43        64        64        40        56        64 
dram[21]:        64        40        64        48        40        40        16        33        64        64        51        63        56        64        48        55 
dram[22]:        64        64        56        64        40        40        40        24        39        64        64        64        56        64        64        64 
dram[23]:        40        56        55        64        40        24        16        24        64        57        48        64        33        64        40        64 
dram[24]:        48        56        64        64        40        17        24        24        54        64        48        42        37        64        64        64 
dram[25]:        56        40        64        64        24        27        16        32        64        64        56        55        32        56        33        64 
dram[26]:        32        24        32        64        24        40        40        16        64        64        64        48        40        41        43        64 
dram[27]:        57        32        48        56        16        32        24        24        64        64        55        64        40        64        64        40 
dram[28]:        64        56        57        64        24        29        47        16        64        64        64        40        64        56        40        40 
dram[29]:        56        48        64        56        40        24        32        16        64        64        40        63        56        64        40        40 
dram[30]:        43        48        32        48        32        40        40        32        63        64        41        48        42        56        48        64 
dram[31]:        33        56        64        64        16        35        48        16        64        64        64        56        32        48        56        40 
maximum service time to same row:
dram[0]:      5660      5666      5706      5858      5602      5617      5779      5601      5728      5763      5764      5699      5683      5691      5598      5630 
dram[1]:      5598      5668      5750      5871      5711      5712      5680      5625      5726      5676      5662      5774      5631      5617      5618      5601 
dram[2]:      5635      5615      5638      5838      5622      5655      5774      5601      5642      5828      5806      5682      5822      5763      5700      5702 
dram[3]:      5603      5602      5890      5840      5754      5710      5770      5695      5601      5605      5625      5799      5698      5667      5659      5650 
dram[4]:      5703      5649      5611      5651      6077      5764      5858      5623      5676      5698      5601      5708      5859      5755      5794      5776 
dram[5]:      5658      5630      5601      5609      5767      5776      5878      5727      5690      5651      5615      5716      6437      5695      5851      5664 
dram[6]:      5803      5759      5662      5602      5630      5633      5775      5687      5799      5623      5601      5770      5836      5626      5714      5731 
dram[7]:      5719      5702      5646      5650      5601      5605      5876      5756      5751      5731      5678      5795      5622      5602      5772      5645 
dram[8]:      5826      5763      5750      5718      5666      5683      5622      5598      5708      5802      5625      5864      5601      5664      5880      5905 
dram[9]:      5619      5630      5663      5759      5617      5657      5691      5611      5898      5675      5766      5824      5680      5696      7377      5598 
dram[10]:      5603      5802      5730      5711      5752      5766      5601      5649      5638      5602      5687      5871      5651      5754      5892      5629 
dram[11]:      5683      5703      5598      5601      5662      5690      5707      5634      5602      5708      5747      5879      5791      5716      5732      5635 
dram[12]:      5645      5756      5619      5591      5758      5736      5748      5715      5706      5650      5598      5607      5686      5672      5926      5631 
dram[13]:      5824      5783      5629      5615      5666      5610      5719      5738      5658      5611      5607      5591      5760      5812      5932      5686 
dram[14]:      5726      5838      5602      5667      5815      5601      5670      5695      5790      5716      5662      5622      5598      5638      5902      5687 
dram[15]:      5726      5876      5668      5682      5707      5598      5601      5739      5670      5788      5637      5646      5622      5602      5879      5667 
dram[16]:      5675      5858      5635      5678      5776      5617      5591      5887      5760      5674      5710      5832      5659      5734      5613      6065 
dram[17]:      5843      5880      5687      5710      5786      5670      5622      5623      5641      5792      5732      5659      5660      5645      5601      5602 
dram[18]:      5603      5625      5708      5710      5872      5647      5649      5602      5601      5778      5667      5668      5770      5843      5687      5735 
dram[19]:      5706      5653      6102      5842      5934      5727      5763      5658      5601      5799      5680      5615      5759      5666      5617      5630 
dram[20]:      5623      5601      5598      5629      5851      5659      5630      5621      5631      5814      5795      5719      5667      5747      5774      5684 
dram[21]:      5641      5687      5626      5603      5866      5688      5704      5807      5660      5880      5598      5601      5728      5646      5686      5699 
dram[22]:      5724      5683      5646      5696      5637      5602      5718      5649      5610      5904      5607      5670      5875      5601      5744      5734 
dram[23]:      5763      5629      5615      5639      5726      5712      5907      5734      5686      5908      5651      5722      5800      5601      5627      5642 
dram[24]:      5675      5630      5694      5796      5601      5695      5617      5609      5686      5922      5660      5720      5867      5662      5598      5759 
dram[25]:      5622      5653      5775      5710      5726      5623      5601      5602      5643      5923      5727      5659      5698      5630      5670      5734 
dram[26]:      5601      5598      5668      5792      5711      5704      5688      5683      5630      5639      5779      5780      5900      5618      5625      5787 
dram[27]:      5603      5684      5751      5618      5666      5752      5646      5634      5601      5598      5698      5799      5923      5671      5756      5818 
dram[28]:      5625      5619      5838      5602      5643      5692      5743      5731      5706      5688      5601      5631      5900      5668      5670      5859 
dram[29]:      5631      5711      5755      6105      5622      5775      5667      5659      5642      5609      5707      5601      5858      5646      5728      5846 
dram[30]:      5618      5667      5776      5601      5598      5778      5704      5727      5767      5748      5646      5708      5637      5625      5735      5876 
dram[31]:      5723      5778      5694      5708      5683      5623      5625      5650      5740      5667      5618      5653      5598      5601      5790      5922 
average row accesses per activate:
dram[0]:  6.950819  8.254902  7.618182  9.545455  6.963636  7.529412  6.941176  7.346939  7.158730  7.433333  7.446154  7.950819  7.562500  7.476923  9.265306  8.884615 
dram[1]:  7.050000  6.901639  7.553571  8.750000  8.422222  7.490196  8.232558  8.181818  6.121622  6.492754  8.781818  7.918033  8.396552  6.684931  9.458333  8.250000 
dram[2]:  6.682539  6.918033  8.173077  8.235294  7.916667  7.795918  7.120000  7.826087  6.309859  6.892308  8.678572  9.288462  7.268657  7.147059 10.558140  8.250000 
dram[3]:  6.538462  7.672727  6.934426  8.936171  7.916667  8.148936  7.739130  7.326530  6.602941  8.109091  9.132075  8.491228  8.083333  9.169811  9.306123  8.592592 
dram[4]:  6.918033  7.943396  7.385965  7.777778  6.963636  7.509804  7.395833  8.000000  7.241935  6.772727  8.781818  7.806452  7.147059  7.492308  9.913043  8.436363 
dram[5]:  7.482143  8.360000  7.368421  6.918033  7.490196  7.450980  9.076923  8.571428  7.706897  7.327869  9.288462  8.763637  7.507692  7.746032  9.500000  8.436363 
dram[6]:  7.553571  7.016667  8.196078  8.791667  7.795918  7.916667  8.900000  7.346939  6.861538  8.109091  8.033334  8.473684  8.237288  7.714286  9.913043  9.666667 
dram[7]:  6.838710  6.868853  8.400000  7.050000  7.600000  7.169811  7.265306  7.200000  6.656716  8.222222  9.094339  7.934426  8.526316  7.714286  8.941176  9.260000 
dram[8]:  6.439394  8.551021  7.777778  7.589286  7.450980  9.023809  7.866667  6.792453  7.377049  7.433333  8.800000  7.415385  7.578125  7.298508  9.659575  8.716981 
dram[9]:  7.833333  7.169491  7.672727  7.438597  7.037037  8.304348  7.739130  6.923077  6.305555  7.360656  8.642858  8.888889  7.238806  8.561403  8.730769  9.220000 
dram[10]:  6.746032  7.224138  7.535714  8.134615  7.269231  7.346154  8.279070  7.659575  6.647059  7.483333  7.461538  8.607142  7.918033  8.000000  9.500000  7.965517 
dram[11]:  8.115385  7.000000  8.440000  8.115385  7.269231  7.755102  7.617021  7.541667  6.067567  7.946429  7.476923  8.981482  8.327586  6.805555  7.475410  7.965517 
dram[12]:  6.967213  6.918033  7.814815  7.275862  9.450000  8.260870  7.458333  7.240000  6.281690  7.416667  8.237288  8.763637  7.363636  7.235294  8.000000  8.214286 
dram[13]:  6.593750  7.186440  8.936171  7.571429  9.000000  9.219512  7.617021  6.792453  7.126984  7.655172  8.473684  9.640000  8.066667  7.159420  8.290909  8.555555 
dram[14]:  7.033333  7.421052  8.076923  6.870968  9.170732  9.000000  6.392857  7.500000  7.576271  7.964286  9.307693  8.625000  7.363636  7.746032  8.481482  9.428572 
dram[15]:  7.066667  7.118644  7.777778  7.473684  9.400000  7.875000  7.617021  6.666667  7.450000  7.193548  8.818182  8.962963  7.838710  7.640625  9.541667  8.500000 
dram[16]:  7.310345  6.918033  8.360000  8.153846  7.431373  7.600000  7.019608  6.545455  7.824562  7.576271  8.033334  8.625000  7.461538  6.777778  8.980392  8.807693 
dram[17]:  6.714286  6.918033  7.777778  6.640625  8.422222  7.326923  8.523809  7.200000  6.846154  6.772727  7.682539  7.650794  7.363636  7.854839  8.788462  8.921569 
dram[18]:  6.838710  6.790323  8.196078  7.571429  8.590909  6.821429  8.000000  6.923077  7.063492  8.576923  8.763637 10.234042  7.476923  8.526316  9.120000  9.869565 
dram[19]:  7.421052  6.698413  8.196078  6.409091  7.150943  7.352941  8.181818  7.326530  7.771930  8.555555  9.660000  8.456141  8.237288  8.379311  9.765958 10.372093 
dram[20]:  7.421052  7.152543  9.065217  6.714286  7.600000  6.372881  7.500000  6.716981  7.295082  8.122807  8.607142  9.269231  9.307693  8.116667  8.641509  9.888889 
dram[21]:  8.460000  6.328358  9.477273  6.523077  8.590909  7.480000  8.571428  7.265306  8.090909  7.864407  9.470589  9.450980  7.238806  8.981482  9.541667 11.684211 
dram[22]:  8.420000  6.934426  7.886793  7.310345  8.590909  7.153846  7.659575  7.019608  6.876923  8.000000  8.186440  7.578125  8.660714  8.925926  9.956522 11.736842 
dram[23]:  7.851852  6.822581  8.057693  7.066667  7.580000  7.460000  7.039216  6.172414  7.593220  6.600000  8.344828  8.491228  8.310345  9.288462  9.346939 11.358974 
dram[24]:  7.672727  6.569231  8.380000  7.169491  7.734694  6.800000  6.903846  6.629630  7.225806  7.590164  7.774194  7.303030  8.800000  8.660714  9.956522 10.090909 
dram[25]:  7.050000  6.538462  9.720930  6.822581  7.620000  6.678571  6.298245  7.019608  7.225806  7.500000  8.907408  7.774194  7.132353  9.075472  9.346939 10.609756 
dram[26]:  6.313433  6.144928  9.086957  8.254902  8.085107  7.673470  7.058824  6.980392  7.225806  7.655738  8.152542  7.822581  9.132075  7.741935  9.387755  9.733334 
dram[27]:  7.571429  6.159420  9.288889  8.076923  7.937500  7.352941  7.220000  7.120000  7.278688  7.365079  8.344828  8.362069  7.682539  8.344828  9.019608  9.297873 
dram[28]:  7.033333  6.373134  9.500000  8.076923  7.660000  6.696429  7.659575  7.265306  7.079365  7.982759  8.962963  7.238806  7.625000  8.186440  8.250000  9.083333 
dram[29]:  7.905660  7.220339  9.500000  7.275862  7.775510  6.696429  7.220000  6.592593  7.689655  7.590164  9.836735  9.150944  7.854839  7.950819  8.418181 10.634147 
dram[30]:  7.796296  6.507692  9.130435  7.709091  6.701755  7.173077  7.826087  7.595745  7.672414  9.240000  9.877551  8.362069  7.161765  7.901639  7.250000 10.162790 
dram[31]:  8.076923  7.203390  8.750000  9.130435  7.074074  6.888889  7.659575  6.754717  7.126984  7.982759  8.220339  8.678572  6.671233  7.714286  7.700000 10.139535 
average row locality = 221164/28248 = 7.829369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       160       148       140       144       156       160       136       160       172       152       144       148       144       152       120       152 
dram[1]:       156       148       156       144       140       152       136       160       180       160       140       140       156       160       120       152 
dram[2]:       148       152       164       144       144       152       144       160       160       160       152       140       156       152       120       152 
dram[3]:       164       152       156       144       144       156       144       156       164       152       144       144       148       152       128       160 
dram[4]:       152       148       148       144       156       156       140       160       164       156       140       144       152       156       128       160 
dram[5]:       140       136       144       152       152       144       136       160       156       156       140       136       160       160       128       160 
dram[6]:       156       148       136       152       152       144       144       160       152       152       136       140       152       152       128       160 
dram[7]:       160       140       144       156       144       144       144       160       152       144       136       144       152       152       128       156 
dram[8]:       164       140       144       164       144       140       136       160       168       152       144       136       148       164       120       152 
dram[9]:       156       156       152       160       144       152       144       160       184       164       144       128       148       160       120       148 
dram[10]:       164       140       152       156       136       152       144       160       176       164       148       136       140       160       128       152 
dram[11]:       152       144       152       152       136       144       152       168       164       148       152       148       140       168       128       152 
dram[12]:       164       152       152       152       136       144       152       168       152       148       152       136       152       176       128       144 
dram[13]:       152       160       144       160       136       136       152       160       164       144       140       136       144       184       128       152 
dram[14]:       152       156       144       168       128       136       152       160       156       152       144       140       152       160       136       152 
dram[15]:       160       144       144       168       128       136       152       160       156       152       148       144       152       164       136       140 
dram[16]:       160       152       136       160       140       144       152       160       152       156       136       140       148       160       136       136 
dram[17]:       156       152       144       164       140       148       152       160       148       156       144       136       152       156       132       124 
dram[18]:       160       148       136       160       136       152       160       160       148       152       136       132       152       152       128       120 
dram[19]:       156       152       136       156       140       156       160       156       140       152       140       136       152       152       140       120 
dram[20]:       156       152       132       156       144       160       160       144       148       156       136       136       144       156       136       116 
dram[21]:       156       160       132       160       136       152       160       144       148       160       140       136       148       148       136       112 
dram[22]:       148       156       136       160       136       144       160       152       156       160       140       148       148       136       136       120 
dram[23]:       160       156       140       160       140       148       156       152       160       152       144       144       136       140       136       108 
dram[24]:       152       172       140       156       140       152       156       152       160       156       136       136       144       148       136       112 
dram[25]:       156       164       136       156       148       152       156       152       160       164       132       136       148       132       136       108 
dram[26]:       156       160       136       148       144       160       160       144       160       172       132       148       144       128       144       120 
dram[27]:       160       164       136       144       148       156       164       144       144       160       144       148       144       144       144       116 
dram[28]:       152       172       136       144       156       156       160       144       152       156       144       148       160       140       152       112 
dram[29]:       140       168       136       152       148       156       164       144       152       156       136       148       156       148       156       112 
dram[30]:       148       156       144       160       152       148       160       148       148       152       144       148       156       136       160       116 
dram[31]:       144       164       144       144       152       144       160       152       164       156       148       152       156       152       152       112 
total dram writes = 75920
bank skew: 184/108 = 1.70
chip skew: 2420/2328 = 1.04
average mf latency per bank:
dram[0]:        624       641       653       624       598       599       625       589       646       662       682       672       685       678       677       656
dram[1]:        635       633       625       641       616       617       615       576       632       651       668       676       658       647       692       654
dram[2]:        633       637       620       631       608       611       603       578       647       656       659       684       672       666       682       648
dram[3]:        629       624       652       644       616       611       613       593       649       660       672       689       689       660       679       654
dram[4]:        644       638       628       623       613       623       621       589       652       660       667       684       666       669       677       668
dram[5]:        658       654       643       627       615       633       632       603       674       663       669       685       655       653       679       654
dram[6]:        639       642       647       614       595       625       613       588       668       682       697       677       658       663       663       651
dram[7]:        635       642       625       615       612       614       609       588       671       663       688       680       664       664       675       652
dram[8]:        616       632       660       604       616       628       610       571       647       667       678       687       669       651       687       650
dram[9]:        629       628       636       617       611       618       610       582       632       653       689       696       656       653       680       650
dram[10]:        623       641       644       615       629       618       604       579       636       662       664       684       676       651       679       651
dram[11]:        624       641       630       608       627       619       592       571       667       665       669       654       686       640       686       654
dram[12]:        612       637       625       617       629       627       599       583       680       664       667       677       672       642       669       651
dram[13]:        632       615       622       616       627       616       599       596       656       663       682       685       687       653       692       653
dram[14]:        624       625       626       603       648       622       607       600       665       648       667       681       681       674       676       657
dram[15]:        625       643       630       604       648       617       594       589       663       660       665       672       664       657       671       670
dram[16]:        630       633       639       619       629       607       597       600       674       671       683       698       667       670       667       664
dram[17]:        636       628       655       619       634       607       600       576       673       659       690       705       687       671       679       681
dram[18]:        633       628       652       624       625       606       590       577       687       662       685       698       674       670       682       693
dram[19]:        629       621       640       629       624       591       588       584       677       658       682       704       672       672       658       673
dram[20]:        623       620       635       611       622       585       577       605       643       659       696       659       683       657       667       680
dram[21]:        616       608       644       620       627       607       585       611       656       663       672       704       667       670       664       694
dram[22]:        629       607       634       603       609       604       597       585       666       640       682       684       671       677       660       674
dram[23]:        624       624       634       604       609       598       608       602       640       666       664       667       682       668       670       690
dram[24]:        643       607       638       629       618       603       600       602       674       670       666       711       673       668       662       674
dram[25]:        627       621       654       630       632       616       601       610       645       662       695       715       685       691       681       733
dram[26]:        638       630       649       635       641       595       600       619       651       654       704       687       674       689       669       666
dram[27]:        614       625       646       638       648       602       606       630       676       664       701       707       693       695       657       683
dram[28]:        621       610       643       646       620       598       598       630       673       660       682       701       677       713       648       685
dram[29]:        647       643       636       631       635       607       602       641       653       665       696       691       675       683       660       700
dram[30]:        651       650       652       623       618       620       620       625       678       702       682       706       671       692       666       703
dram[31]:        647       638       644       629       616       625       604       624       645       677       677       691       673       681       681       706
maximum mf latency per bank:
dram[0]:       1018      1003      1164       950       985      1020      1295      1062      1183      1145      1104      1230      1120      1253       963      1039
dram[1]:       1187       975      1030      1014       950       979      1150      1126      1247      1249      1113      1097      1129      1041      1123      1063
dram[2]:       1171       987      1118       963       892      1003      1330      1048      1163      1154      1161      1166      1128      1091      1195      1008
dram[3]:       1038       997      1214      1056       890      1065      1298      1059      1108      1152      1271      1184      1261      1059      1160      1114
dram[4]:       1080       972       953       945       968      1005      1029      1022      1127      1129      1122      1218      1186      1075      1268      1095
dram[5]:       1147      1047      1082      1141      1029      1035      1137      1222      1205      1257      1093      1048      1081      1163      1006      1171
dram[6]:       1072      1021      1037       934       941      1035       957      1169      1174      1322      1224      1057      1001      1176       996      1109
dram[7]:       1043       977       945       961       980      1017      1038      1061      1068      1346      1220      1238      1224      1206      1104      1056
dram[8]:       1036       931      1101       902      1009      1051       956       984      1163      1128      1264      1258      1236      1146      1188      1071
dram[9]:       1094       975       998      1075       919      1038      1179      1037      1081      1270      1240      1056      1007      1075       973       941
dram[10]:       1051      1016      1133       921       893       997       992       979      1193      1309      1043      1002      1055      1017      1126      1027
dram[11]:       1163      1014      1004       933       931      1036       987      1139      1333      1322      1204       989      1166      1053      1129      1013
dram[12]:        918      1126      1073       937       951      1047      1009      1197      1280      1276      1378      1027      1207      1071      1167      1005
dram[13]:        989      1016       888       912       959       955      1003      1003      1085      1123      1116      1201      1107      1104      1308      1033
dram[14]:        984      1046       968      1094      1009      1122      1039      1007      1084      1126      1007      1062      1220      1129      1003       988
dram[15]:       1006      1015       998       941       975      1048      1020      1009      1119      1140      1071      1019      1131      1081       981       992
dram[16]:       1309      1046       958       997      1090       964      1082       955      1247      1302      1076      1173      1116      1110      1081       977
dram[17]:        986       967      1123      1065      1065      1085      1003      1020      1109      1154      1191      1305      1261      1097      1146      1014
dram[18]:       1110      1000       982      1231       989      1185      1053      1018      1327      1135      1189      1306      1165      1068      1082      1072
dram[19]:       1169      1085       951       982      1032       969      1017      1039      1240      1063      1231      1281      1236      1071      1237      1046
dram[20]:       1075      1047       973      1038      1252      1068       944      1031      1070      1154      1198      1015      1317      1048      1263      1060
dram[21]:       1067      1067       988      1311      1104      1048      1021      1060      1085      1135      1232      1352      1280      1071      1291      1090
dram[22]:        961       973       977       915       906      1018       965       958      1326      1077      1140      1220      1214      1083      1112       951
dram[23]:       1009      1070       932      1032      1173      1111      1050      1279      1132      1233      1075      1069      1245      1088      1082      1053
dram[24]:       1120       999       875      1244       961       984      1034      1217      1342      1281      1098      1063      1084      1019      1045       937
dram[25]:       1021      1031      1103       915      1081      1032      1014      1287      1059      1073      1156      1034      1161      1067      1208       920
dram[26]:       1025      1061      1022       949      1174       981      1082      1330      1103      1102      1144       982      1203      1028      1076       956
dram[27]:        986      1050      1052       970      1158      1016      1079      1286      1114      1090      1226      1176      1314      1203       988      1070
dram[28]:       1053      1122       953      1097      1074      1144      1057      1296      1236      1085      1193      1227      1186      1184      1146       994
dram[29]:       1121      1211       890      1051      1191      1005      1047      1391      1091      1098      1127      1133      1153      1236      1103       981
dram[30]:       1263      1100      1026      1088      1086      1235      1085      1354      1151      1256      1203      1210      1129      1211      1112      1037
dram[31]:        986      1128      1034      1005      1110      1196      1035      1323      1160      1125      1168      1127      1081      1104      1299      1115
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37348 n_act=896 n_pre=880 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.1854
n_activity=16841 dram_eff=0.5171
bk0: 384a 43548i bk1: 384a 43866i bk2: 384a 43839i bk3: 384a 44232i bk4: 344a 43801i bk5: 344a 43655i bk6: 320a 43801i bk7: 320a 44083i bk8: 408a 43376i bk9: 408a 43479i bk10: 448a 43318i bk11: 448a 42998i bk12: 448a 42972i bk13: 448a 43143i bk14: 424a 44177i bk15: 424a 43443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870464
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.423786
Bank_Level_Parallism = 3.836933
Bank_Level_Parallism_Col = 3.089470
Bank_Level_Parallism_Ready = 1.651355
write_to_read_ratio_blp_rw_average = 0.413589
GrpLevelPara = 2.203193 

BW Util details:
bwutil = 0.185383 
total_CMD = 46973 
util_bw = 8708 
Wasted_Col = 6115 
Wasted_Row = 1011 
Idle = 31139 

BW Util Bottlenecks: 
RCDc_limit = 3164 
RCDWRc_limit = 1489 
WTRc_limit = 1398 
RTWc_limit = 6741 
CCDLc_limit = 4055 
rwq = 0 
CCDLc_limit_alone = 3298 
WTRc_limit_alone = 1261 
RTWc_limit_alone = 6121 

Commands details: 
total_CMD = 46973 
n_nop = 37348 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 896 
n_pre = 880 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1776 
issued_total_col = 8708 
Row_Bus_Util =  0.037809 
CoL_Bus_Util = 0.185383 
Either_Row_CoL_Bus_Util = 0.204905 
Issued_on_Two_Bus_Simul_Util = 0.018287 
issued_two_Eff = 0.089247 
queue_avg = 3.828582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82858
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37348 n_act=902 n_pre=886 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.1856
n_activity=16854 dram_eff=0.5174
bk0: 384a 43323i bk1: 384a 43503i bk2: 384a 43793i bk3: 384a 43805i bk4: 344a 44237i bk5: 344a 43820i bk6: 320a 44105i bk7: 320a 43815i bk8: 408a 42583i bk9: 408a 43363i bk10: 448a 43543i bk11: 448a 43709i bk12: 448a 43399i bk13: 448a 42907i bk14: 424a 43853i bk15: 424a 43211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869653
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.420000
Bank_Level_Parallism = 3.837024
Bank_Level_Parallism_Col = 3.153351
Bank_Level_Parallism_Ready = 1.614679
write_to_read_ratio_blp_rw_average = 0.436891
GrpLevelPara = 2.219343 

BW Util details:
bwutil = 0.185639 
total_CMD = 46973 
util_bw = 8720 
Wasted_Col = 6145 
Wasted_Row = 1168 
Idle = 30940 

BW Util Bottlenecks: 
RCDc_limit = 3082 
RCDWRc_limit = 1569 
WTRc_limit = 1388 
RTWc_limit = 7405 
CCDLc_limit = 4323 
rwq = 0 
CCDLc_limit_alone = 3409 
WTRc_limit_alone = 1238 
RTWc_limit_alone = 6641 

Commands details: 
total_CMD = 46973 
n_nop = 37348 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 8720 
Row_Bus_Util =  0.038064 
CoL_Bus_Util = 0.185639 
Either_Row_CoL_Bus_Util = 0.204905 
Issued_on_Two_Bus_Simul_Util = 0.018798 
issued_two_Eff = 0.091740 
queue_avg = 3.997105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9971
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37322 n_act=898 n_pre=882 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.1856
n_activity=17469 dram_eff=0.4992
bk0: 384a 43526i bk1: 384a 43704i bk2: 384a 44018i bk3: 384a 43796i bk4: 344a 44234i bk5: 344a 43779i bk6: 320a 43979i bk7: 320a 44009i bk8: 408a 43323i bk9: 408a 43662i bk10: 448a 43981i bk11: 448a 43865i bk12: 448a 43022i bk13: 448a 43398i bk14: 424a 44317i bk15: 424a 43555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870231
Row_Buffer_Locality_read = 0.912184
Row_Buffer_Locality_write = 0.428333
Bank_Level_Parallism = 3.556098
Bank_Level_Parallism_Col = 2.891413
Bank_Level_Parallism_Ready = 1.506537
write_to_read_ratio_blp_rw_average = 0.414549
GrpLevelPara = 2.125575 

BW Util details:
bwutil = 0.185639 
total_CMD = 46973 
util_bw = 8720 
Wasted_Col = 6400 
Wasted_Row = 1280 
Idle = 30573 

BW Util Bottlenecks: 
RCDc_limit = 3135 
RCDWRc_limit = 1587 
WTRc_limit = 1663 
RTWc_limit = 6151 
CCDLc_limit = 4384 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 1491 
RTWc_limit_alone = 5562 

Commands details: 
total_CMD = 46973 
n_nop = 37322 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 8720 
Row_Bus_Util =  0.037894 
CoL_Bus_Util = 0.185639 
Either_Row_CoL_Bus_Util = 0.205458 
Issued_on_Two_Bus_Simul_Util = 0.018074 
issued_two_Eff = 0.087970 
queue_avg = 3.925085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92508
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37388 n_act=867 n_pre=851 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1858
n_activity=17137 dram_eff=0.5093
bk0: 384a 43530i bk1: 384a 43688i bk2: 384a 43440i bk3: 384a 43957i bk4: 344a 43804i bk5: 344a 44090i bk6: 320a 43870i bk7: 320a 44135i bk8: 408a 43518i bk9: 408a 43901i bk10: 448a 43953i bk11: 448a 43495i bk12: 448a 43384i bk13: 448a 43926i bk14: 424a 43919i bk15: 424a 43722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874747
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.458472
Bank_Level_Parallism = 3.610056
Bank_Level_Parallism_Col = 2.935682
Bank_Level_Parallism_Ready = 1.543882
write_to_read_ratio_blp_rw_average = 0.423061
GrpLevelPara = 2.152074 

BW Util details:
bwutil = 0.185809 
total_CMD = 46973 
util_bw = 8728 
Wasted_Col = 6229 
Wasted_Row = 1153 
Idle = 30863 

BW Util Bottlenecks: 
RCDc_limit = 3079 
RCDWRc_limit = 1457 
WTRc_limit = 1434 
RTWc_limit = 6114 
CCDLc_limit = 4203 
rwq = 0 
CCDLc_limit_alone = 3467 
WTRc_limit_alone = 1250 
RTWc_limit_alone = 5562 

Commands details: 
total_CMD = 46973 
n_nop = 37388 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8728 
Row_Bus_Util =  0.036574 
CoL_Bus_Util = 0.185809 
Either_Row_CoL_Bus_Util = 0.204053 
Issued_on_Two_Bus_Simul_Util = 0.018330 
issued_two_Eff = 0.089828 
queue_avg = 4.108488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10849
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37341 n_act=903 n_pre=887 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.1857
n_activity=17201 dram_eff=0.5072
bk0: 384a 43618i bk1: 384a 43642i bk2: 384a 44168i bk3: 384a 43965i bk4: 344a 43991i bk5: 344a 43829i bk6: 320a 43907i bk7: 320a 44257i bk8: 408a 43617i bk9: 408a 43498i bk10: 448a 43676i bk11: 448a 43390i bk12: 448a 43488i bk13: 448a 43335i bk14: 424a 43536i bk15: 424a 43791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869528
Row_Buffer_Locality_read = 0.912816
Row_Buffer_Locality_write = 0.414309
Bank_Level_Parallism = 3.639014
Bank_Level_Parallism_Col = 2.938906
Bank_Level_Parallism_Ready = 1.578863
write_to_read_ratio_blp_rw_average = 0.411502
GrpLevelPara = 2.146235 

BW Util details:
bwutil = 0.185724 
total_CMD = 46973 
util_bw = 8724 
Wasted_Col = 6238 
Wasted_Row = 1191 
Idle = 30820 

BW Util Bottlenecks: 
RCDc_limit = 3053 
RCDWRc_limit = 1654 
WTRc_limit = 1757 
RTWc_limit = 5843 
CCDLc_limit = 4110 
rwq = 0 
CCDLc_limit_alone = 3363 
WTRc_limit_alone = 1512 
RTWc_limit_alone = 5341 

Commands details: 
total_CMD = 46973 
n_nop = 37341 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 8724 
Row_Bus_Util =  0.038107 
CoL_Bus_Util = 0.185724 
Either_Row_CoL_Bus_Util = 0.205054 
Issued_on_Two_Bus_Simul_Util = 0.018777 
issued_two_Eff = 0.091570 
queue_avg = 3.814510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81451
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37441 n_act=864 n_pre=848 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.1848
n_activity=17257 dram_eff=0.503
bk0: 384a 43813i bk1: 384a 43828i bk2: 384a 43759i bk3: 384a 43876i bk4: 344a 43975i bk5: 344a 43527i bk6: 320a 44203i bk7: 320a 44109i bk8: 408a 43599i bk9: 408a 43616i bk10: 448a 44196i bk11: 448a 43753i bk12: 448a 43217i bk13: 448a 43331i bk14: 424a 43965i bk15: 424a 43572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874964
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.432203
Bank_Level_Parallism = 3.593708
Bank_Level_Parallism_Col = 2.974692
Bank_Level_Parallism_Ready = 1.588940
write_to_read_ratio_blp_rw_average = 0.415129
GrpLevelPara = 2.146609 

BW Util details:
bwutil = 0.184787 
total_CMD = 46973 
util_bw = 8680 
Wasted_Col = 6138 
Wasted_Row = 1360 
Idle = 30795 

BW Util Bottlenecks: 
RCDc_limit = 2965 
RCDWRc_limit = 1481 
WTRc_limit = 1450 
RTWc_limit = 6241 
CCDLc_limit = 4069 
rwq = 0 
CCDLc_limit_alone = 3308 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 5658 

Commands details: 
total_CMD = 46973 
n_nop = 37441 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 864 
n_pre = 848 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1712 
issued_total_col = 8680 
Row_Bus_Util =  0.036446 
CoL_Bus_Util = 0.184787 
Either_Row_CoL_Bus_Util = 0.202925 
Issued_on_Two_Bus_Simul_Util = 0.018308 
issued_two_Eff = 0.090222 
queue_avg = 4.099355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09935
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37375 n_act=854 n_pre=838 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.1849
n_activity=17033 dram_eff=0.5098
bk0: 384a 43681i bk1: 384a 43747i bk2: 384a 43634i bk3: 384a 43854i bk4: 344a 43685i bk5: 344a 43711i bk6: 320a 44156i bk7: 320a 44039i bk8: 408a 42970i bk9: 408a 43742i bk10: 448a 43620i bk11: 448a 43631i bk12: 448a 43471i bk13: 448a 43545i bk14: 424a 43864i bk15: 424a 43799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876429
Row_Buffer_Locality_read = 0.917247
Row_Buffer_Locality_write = 0.439932
Bank_Level_Parallism = 3.679608
Bank_Level_Parallism_Col = 3.012840
Bank_Level_Parallism_Ready = 1.567250
write_to_read_ratio_blp_rw_average = 0.432154
GrpLevelPara = 2.172034 

BW Util details:
bwutil = 0.184872 
total_CMD = 46973 
util_bw = 8684 
Wasted_Col = 6300 
Wasted_Row = 1140 
Idle = 30849 

BW Util Bottlenecks: 
RCDc_limit = 3070 
RCDWRc_limit = 1524 
WTRc_limit = 1254 
RTWc_limit = 7683 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 3608 
WTRc_limit_alone = 1077 
RTWc_limit_alone = 6892 

Commands details: 
total_CMD = 46973 
n_nop = 37375 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 8684 
Row_Bus_Util =  0.036021 
CoL_Bus_Util = 0.184872 
Either_Row_CoL_Bus_Util = 0.204330 
Issued_on_Two_Bus_Simul_Util = 0.016563 
issued_two_Eff = 0.081059 
queue_avg = 3.972346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97235
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37391 n_act=891 n_pre=875 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.1847
n_activity=16723 dram_eff=0.5188
bk0: 384a 43371i bk1: 384a 43759i bk2: 384a 44079i bk3: 384a 43768i bk4: 344a 43859i bk5: 344a 43684i bk6: 320a 43811i bk7: 320a 44122i bk8: 408a 43317i bk9: 408a 44329i bk10: 448a 43724i bk11: 448a 43849i bk12: 448a 43641i bk13: 448a 43429i bk14: 424a 44044i bk15: 424a 43697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871038
Row_Buffer_Locality_read = 0.913924
Row_Buffer_Locality_write = 0.410866
Bank_Level_Parallism = 3.642839
Bank_Level_Parallism_Col = 2.918525
Bank_Level_Parallism_Ready = 1.472337
write_to_read_ratio_blp_rw_average = 0.407339
GrpLevelPara = 2.141738 

BW Util details:
bwutil = 0.184702 
total_CMD = 46973 
util_bw = 8676 
Wasted_Col = 6221 
Wasted_Row = 1023 
Idle = 31053 

BW Util Bottlenecks: 
RCDc_limit = 3272 
RCDWRc_limit = 1562 
WTRc_limit = 1684 
RTWc_limit = 6227 
CCDLc_limit = 4144 
rwq = 0 
CCDLc_limit_alone = 3354 
WTRc_limit_alone = 1488 
RTWc_limit_alone = 5633 

Commands details: 
total_CMD = 46973 
n_nop = 37391 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 8676 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.184702 
Either_Row_CoL_Bus_Util = 0.203990 
Issued_on_Two_Bus_Simul_Util = 0.018308 
issued_two_Eff = 0.089752 
queue_avg = 3.656121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65612
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37387 n_act=888 n_pre=872 n_ref_event=0 n_req=6914 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.1851
n_activity=16931 dram_eff=0.5136
bk0: 384a 43505i bk1: 384a 44364i bk2: 384a 43865i bk3: 384a 43285i bk4: 344a 43473i bk5: 344a 43496i bk6: 320a 44018i bk7: 320a 43915i bk8: 408a 43140i bk9: 408a 43685i bk10: 448a 43446i bk11: 448a 43149i bk12: 448a 43679i bk13: 448a 43223i bk14: 424a 44279i bk15: 424a 43789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871565
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.395623
Bank_Level_Parallism = 3.760453
Bank_Level_Parallism_Col = 3.104499
Bank_Level_Parallism_Ready = 1.560143
write_to_read_ratio_blp_rw_average = 0.417289
GrpLevelPara = 2.207566 

BW Util details:
bwutil = 0.185128 
total_CMD = 46973 
util_bw = 8696 
Wasted_Col = 6095 
Wasted_Row = 1210 
Idle = 30972 

BW Util Bottlenecks: 
RCDc_limit = 2906 
RCDWRc_limit = 1651 
WTRc_limit = 1632 
RTWc_limit = 6751 
CCDLc_limit = 4291 
rwq = 0 
CCDLc_limit_alone = 3402 
WTRc_limit_alone = 1422 
RTWc_limit_alone = 6072 

Commands details: 
total_CMD = 46973 
n_nop = 37387 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6914 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8696 
Row_Bus_Util =  0.037468 
CoL_Bus_Util = 0.185128 
Either_Row_CoL_Bus_Util = 0.204075 
Issued_on_Two_Bus_Simul_Util = 0.018521 
issued_two_Eff = 0.090757 
queue_avg = 3.916186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91619
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37283 n_act=892 n_pre=876 n_ref_event=0 n_req=6925 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2420 bw_util=0.1861
n_activity=17329 dram_eff=0.5044
bk0: 384a 43532i bk1: 384a 43389i bk2: 384a 43620i bk3: 384a 43755i bk4: 344a 43949i bk5: 344a 43873i bk6: 320a 43922i bk7: 320a 44182i bk8: 408a 43309i bk9: 408a 43485i bk10: 448a 43315i bk11: 448a 43560i bk12: 448a 43481i bk13: 448a 43592i bk14: 424a 44171i bk15: 424a 43861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871191
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.428099
Bank_Level_Parallism = 3.643194
Bank_Level_Parallism_Col = 2.932516
Bank_Level_Parallism_Ready = 1.510183
write_to_read_ratio_blp_rw_average = 0.427861
GrpLevelPara = 2.116802 

BW Util details:
bwutil = 0.186064 
total_CMD = 46973 
util_bw = 8740 
Wasted_Col = 6611 
Wasted_Row = 980 
Idle = 30642 

BW Util Bottlenecks: 
RCDc_limit = 3210 
RCDWRc_limit = 1619 
WTRc_limit = 1578 
RTWc_limit = 7439 
CCDLc_limit = 4899 
rwq = 0 
CCDLc_limit_alone = 3798 
WTRc_limit_alone = 1341 
RTWc_limit_alone = 6575 

Commands details: 
total_CMD = 46973 
n_nop = 37283 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2420 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 6925 
total_req = 8740 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 8740 
Row_Bus_Util =  0.037639 
CoL_Bus_Util = 0.186064 
Either_Row_CoL_Bus_Util = 0.206289 
Issued_on_Two_Bus_Simul_Util = 0.017414 
issued_two_Eff = 0.084417 
queue_avg = 3.626615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.62662
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37331 n_act=900 n_pre=884 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1858
n_activity=17164 dram_eff=0.5085
bk0: 384a 43521i bk1: 384a 43645i bk2: 384a 43695i bk3: 384a 43866i bk4: 344a 44059i bk5: 344a 43793i bk6: 320a 44284i bk7: 320a 44291i bk8: 408a 43146i bk9: 408a 43593i bk10: 448a 43552i bk11: 448a 43877i bk12: 448a 43521i bk13: 448a 43493i bk14: 424a 43911i bk15: 424a 43698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869980
Row_Buffer_Locality_read = 0.912025
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 3.599004
Bank_Level_Parallism_Col = 2.878462
Bank_Level_Parallism_Ready = 1.470096
write_to_read_ratio_blp_rw_average = 0.413522
GrpLevelPara = 2.086429 

BW Util details:
bwutil = 0.185809 
total_CMD = 46973 
util_bw = 8728 
Wasted_Col = 6599 
Wasted_Row = 940 
Idle = 30706 

BW Util Bottlenecks: 
RCDc_limit = 3047 
RCDWRc_limit = 1598 
WTRc_limit = 1578 
RTWc_limit = 6843 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 3607 
WTRc_limit_alone = 1382 
RTWc_limit_alone = 6153 

Commands details: 
total_CMD = 46973 
n_nop = 37331 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8728 
Row_Bus_Util =  0.037979 
CoL_Bus_Util = 0.185809 
Either_Row_CoL_Bus_Util = 0.205267 
Issued_on_Two_Bus_Simul_Util = 0.018521 
issued_two_Eff = 0.090230 
queue_avg = 3.797117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79712
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37343 n_act=908 n_pre=892 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.1856
n_activity=17068 dram_eff=0.5109
bk0: 384a 43687i bk1: 384a 43528i bk2: 384a 43798i bk3: 384a 43741i bk4: 344a 43804i bk5: 344a 43910i bk6: 320a 43964i bk7: 320a 44041i bk8: 408a 43051i bk9: 408a 43845i bk10: 448a 43479i bk11: 448a 43844i bk12: 448a 43619i bk13: 448a 42919i bk14: 424a 43191i bk15: 424a 43835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868786
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.396667
Bank_Level_Parallism = 3.707954
Bank_Level_Parallism_Col = 2.995819
Bank_Level_Parallism_Ready = 1.547477
write_to_read_ratio_blp_rw_average = 0.415925
GrpLevelPara = 2.161258 

BW Util details:
bwutil = 0.185639 
total_CMD = 46973 
util_bw = 8720 
Wasted_Col = 6445 
Wasted_Row = 1079 
Idle = 30729 

BW Util Bottlenecks: 
RCDc_limit = 3102 
RCDWRc_limit = 1696 
WTRc_limit = 1677 
RTWc_limit = 7289 
CCDLc_limit = 4368 
rwq = 0 
CCDLc_limit_alone = 3491 
WTRc_limit_alone = 1470 
RTWc_limit_alone = 6619 

Commands details: 
total_CMD = 46973 
n_nop = 37343 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 8720 
Row_Bus_Util =  0.038320 
CoL_Bus_Util = 0.185639 
Either_Row_CoL_Bus_Util = 0.205011 
Issued_on_Two_Bus_Simul_Util = 0.018947 
issued_two_Eff = 0.092420 
queue_avg = 3.889468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88947
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37292 n_act=910 n_pre=894 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1858
n_activity=17588 dram_eff=0.4962
bk0: 384a 43940i bk1: 384a 43547i bk2: 384a 44023i bk3: 384a 43815i bk4: 344a 44354i bk5: 344a 43950i bk6: 320a 43953i bk7: 320a 43934i bk8: 408a 43113i bk9: 408a 43747i bk10: 448a 43665i bk11: 448a 44019i bk12: 448a 43688i bk13: 448a 43514i bk14: 424a 43952i bk15: 424a 43986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868535
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.408638
Bank_Level_Parallism = 3.455368
Bank_Level_Parallism_Col = 2.752954
Bank_Level_Parallism_Ready = 1.476169
write_to_read_ratio_blp_rw_average = 0.411399
GrpLevelPara = 2.062287 

BW Util details:
bwutil = 0.185809 
total_CMD = 46973 
util_bw = 8728 
Wasted_Col = 6617 
Wasted_Row = 1235 
Idle = 30393 

BW Util Bottlenecks: 
RCDc_limit = 3195 
RCDWRc_limit = 1646 
WTRc_limit = 1603 
RTWc_limit = 5932 
CCDLc_limit = 4330 
rwq = 0 
CCDLc_limit_alone = 3612 
WTRc_limit_alone = 1427 
RTWc_limit_alone = 5390 

Commands details: 
total_CMD = 46973 
n_nop = 37292 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 8728 
Row_Bus_Util =  0.038405 
CoL_Bus_Util = 0.185809 
Either_Row_CoL_Bus_Util = 0.206097 
Issued_on_Two_Bus_Simul_Util = 0.018117 
issued_two_Eff = 0.087904 
queue_avg = 3.385413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38541
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37423 n_act=875 n_pre=859 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1855
n_activity=17057 dram_eff=0.5108
bk0: 384a 42839i bk1: 384a 43555i bk2: 384a 44202i bk3: 384a 43243i bk4: 344a 44344i bk5: 344a 44004i bk6: 320a 43837i bk7: 320a 43828i bk8: 408a 43308i bk9: 408a 43340i bk10: 448a 43119i bk11: 448a 43795i bk12: 448a 43297i bk13: 448a 42572i bk14: 424a 43377i bk15: 424a 43889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873518
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.438127
Bank_Level_Parallism = 3.872757
Bank_Level_Parallism_Col = 3.201920
Bank_Level_Parallism_Ready = 1.623623
write_to_read_ratio_blp_rw_average = 0.415444
GrpLevelPara = 2.245522 

BW Util details:
bwutil = 0.185468 
total_CMD = 46973 
util_bw = 8712 
Wasted_Col = 6183 
Wasted_Row = 1098 
Idle = 30980 

BW Util Bottlenecks: 
RCDc_limit = 3050 
RCDWRc_limit = 1492 
WTRc_limit = 1749 
RTWc_limit = 6980 
CCDLc_limit = 4582 
rwq = 0 
CCDLc_limit_alone = 3643 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 6296 

Commands details: 
total_CMD = 46973 
n_nop = 37423 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8712 
Row_Bus_Util =  0.036915 
CoL_Bus_Util = 0.185468 
Either_Row_CoL_Bus_Util = 0.203308 
Issued_on_Two_Bus_Simul_Util = 0.019075 
issued_two_Eff = 0.093822 
queue_avg = 3.952334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95233
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37397 n_act=873 n_pre=857 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.1854
n_activity=16945 dram_eff=0.5139
bk0: 384a 43559i bk1: 384a 43553i bk2: 384a 43848i bk3: 384a 43154i bk4: 344a 44070i bk5: 344a 44348i bk6: 320a 43593i bk7: 320a 44034i bk8: 408a 43641i bk9: 408a 43747i bk10: 448a 43683i bk11: 448a 43493i bk12: 448a 42875i bk13: 448a 43281i bk14: 424a 43806i bk15: 424a 44259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873789
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.427136
Bank_Level_Parallism = 3.739778
Bank_Level_Parallism_Col = 3.087631
Bank_Level_Parallism_Ready = 1.586243
write_to_read_ratio_blp_rw_average = 0.427087
GrpLevelPara = 2.192200 

BW Util details:
bwutil = 0.185383 
total_CMD = 46973 
util_bw = 8708 
Wasted_Col = 6035 
Wasted_Row = 1178 
Idle = 31052 

BW Util Bottlenecks: 
RCDc_limit = 2947 
RCDWRc_limit = 1522 
WTRc_limit = 1348 
RTWc_limit = 6721 
CCDLc_limit = 3974 
rwq = 0 
CCDLc_limit_alone = 3190 
WTRc_limit_alone = 1197 
RTWc_limit_alone = 6088 

Commands details: 
total_CMD = 46973 
n_nop = 37397 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8708 
Row_Bus_Util =  0.036830 
CoL_Bus_Util = 0.185383 
Either_Row_CoL_Bus_Util = 0.203862 
Issued_on_Two_Bus_Simul_Util = 0.018351 
issued_two_Eff = 0.090017 
queue_avg = 3.832734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83273
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37352 n_act=878 n_pre=862 n_ref_event=0 n_req=6916 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.1853
n_activity=17083 dram_eff=0.5095
bk0: 384a 43708i bk1: 384a 43510i bk2: 384a 44317i bk3: 384a 43875i bk4: 344a 44200i bk5: 344a 43953i bk6: 320a 43990i bk7: 320a 43836i bk8: 408a 43649i bk9: 408a 43432i bk10: 448a 43302i bk11: 448a 43535i bk12: 448a 43456i bk13: 448a 43108i bk14: 424a 43976i bk15: 424a 44006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873048
Row_Buffer_Locality_read = 0.916456
Row_Buffer_Locality_write = 0.412752
Bank_Level_Parallism = 3.652567
Bank_Level_Parallism_Col = 3.020053
Bank_Level_Parallism_Ready = 1.540901
write_to_read_ratio_blp_rw_average = 0.422131
GrpLevelPara = 2.199781 

BW Util details:
bwutil = 0.185298 
total_CMD = 46973 
util_bw = 8704 
Wasted_Col = 6032 
Wasted_Row = 1316 
Idle = 30921 

BW Util Bottlenecks: 
RCDc_limit = 2931 
RCDWRc_limit = 1637 
WTRc_limit = 1520 
RTWc_limit = 6509 
CCDLc_limit = 3967 
rwq = 0 
CCDLc_limit_alone = 3159 
WTRc_limit_alone = 1365 
RTWc_limit_alone = 5856 

Commands details: 
total_CMD = 46973 
n_nop = 37352 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 6916 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 8704 
Row_Bus_Util =  0.037043 
CoL_Bus_Util = 0.185298 
Either_Row_CoL_Bus_Util = 0.204820 
Issued_on_Two_Bus_Simul_Util = 0.017521 
issued_two_Eff = 0.085542 
queue_avg = 3.421242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42124
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37355 n_act=900 n_pre=884 n_ref_event=0 n_req=6912 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2368 bw_util=0.185
n_activity=17249 dram_eff=0.5037
bk0: 384a 43755i bk1: 384a 43774i bk2: 384a 44266i bk3: 384a 43938i bk4: 344a 43922i bk5: 344a 44053i bk6: 320a 43928i bk7: 320a 43934i bk8: 408a 43833i bk9: 408a 43402i bk10: 448a 43660i bk11: 448a 43422i bk12: 448a 43691i bk13: 448a 42967i bk14: 424a 43948i bk15: 424a 43931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869792
Row_Buffer_Locality_read = 0.912342
Row_Buffer_Locality_write = 0.415541
Bank_Level_Parallism = 3.601265
Bank_Level_Parallism_Col = 2.909103
Bank_Level_Parallism_Ready = 1.529006
write_to_read_ratio_blp_rw_average = 0.394263
GrpLevelPara = 2.148419 

BW Util details:
bwutil = 0.184957 
total_CMD = 46973 
util_bw = 8688 
Wasted_Col = 6170 
Wasted_Row = 1263 
Idle = 30852 

BW Util Bottlenecks: 
RCDc_limit = 3254 
RCDWRc_limit = 1624 
WTRc_limit = 1972 
RTWc_limit = 5757 
CCDLc_limit = 4163 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 1805 
RTWc_limit_alone = 5177 

Commands details: 
total_CMD = 46973 
n_nop = 37355 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2368 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6912 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8688 
Row_Bus_Util =  0.037979 
CoL_Bus_Util = 0.184957 
Either_Row_CoL_Bus_Util = 0.204756 
Issued_on_Two_Bus_Simul_Util = 0.018181 
issued_two_Eff = 0.088792 
queue_avg = 3.929151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92915
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37380 n_act=919 n_pre=903 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.1849
n_activity=16587 dram_eff=0.5235
bk0: 384a 43119i bk1: 384a 43844i bk2: 384a 43944i bk3: 384a 43206i bk4: 344a 43752i bk5: 344a 44059i bk6: 320a 43977i bk7: 320a 44515i bk8: 408a 43643i bk9: 408a 43293i bk10: 448a 43349i bk11: 448a 43454i bk12: 448a 43336i bk13: 448a 43290i bk14: 424a 44136i bk15: 424a 44195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867024
Row_Buffer_Locality_read = 0.911076
Row_Buffer_Locality_write = 0.395939
Bank_Level_Parallism = 3.790754
Bank_Level_Parallism_Col = 3.035956
Bank_Level_Parallism_Ready = 1.580378
write_to_read_ratio_blp_rw_average = 0.403397
GrpLevelPara = 2.190200 

BW Util details:
bwutil = 0.184872 
total_CMD = 46973 
util_bw = 8684 
Wasted_Col = 5914 
Wasted_Row = 1063 
Idle = 31312 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 1615 
WTRc_limit = 1766 
RTWc_limit = 5887 
CCDLc_limit = 4133 
rwq = 0 
CCDLc_limit_alone = 3415 
WTRc_limit_alone = 1590 
RTWc_limit_alone = 5345 

Commands details: 
total_CMD = 46973 
n_nop = 37380 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 919 
n_pre = 903 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1822 
issued_total_col = 8684 
Row_Bus_Util =  0.038788 
CoL_Bus_Util = 0.184872 
Either_Row_CoL_Bus_Util = 0.204224 
Issued_on_Two_Bus_Simul_Util = 0.019437 
issued_two_Eff = 0.095174 
queue_avg = 3.975135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97513
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37445 n_act=863 n_pre=847 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.1842
n_activity=16785 dram_eff=0.5155
bk0: 384a 43153i bk1: 384a 43483i bk2: 384a 43993i bk3: 384a 43415i bk4: 344a 44192i bk5: 344a 43863i bk6: 320a 44243i bk7: 320a 43956i bk8: 408a 43719i bk9: 408a 43511i bk10: 448a 43948i bk11: 448a 44138i bk12: 448a 43052i bk13: 448a 43871i bk14: 424a 43969i bk15: 424a 44392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874982
Row_Buffer_Locality_read = 0.915506
Row_Buffer_Locality_write = 0.435678
Bank_Level_Parallism = 3.638334
Bank_Level_Parallism_Col = 2.951300
Bank_Level_Parallism_Ready = 1.563685
write_to_read_ratio_blp_rw_average = 0.405456
GrpLevelPara = 2.141313 

BW Util details:
bwutil = 0.184191 
total_CMD = 46973 
util_bw = 8652 
Wasted_Col = 6073 
Wasted_Row = 1099 
Idle = 31149 

BW Util Bottlenecks: 
RCDc_limit = 3029 
RCDWRc_limit = 1432 
WTRc_limit = 1327 
RTWc_limit = 6314 
CCDLc_limit = 4206 
rwq = 0 
CCDLc_limit_alone = 3497 
WTRc_limit_alone = 1184 
RTWc_limit_alone = 5748 

Commands details: 
total_CMD = 46973 
n_nop = 37445 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8652 
Row_Bus_Util =  0.036404 
CoL_Bus_Util = 0.184191 
Either_Row_CoL_Bus_Util = 0.202840 
Issued_on_Two_Bus_Simul_Util = 0.017755 
issued_two_Eff = 0.087531 
queue_avg = 4.070892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07089
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37460 n_act=859 n_pre=843 n_ref_event=0 n_req=6906 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.1844
n_activity=16638 dram_eff=0.5207
bk0: 384a 43273i bk1: 384a 43703i bk2: 384a 44215i bk3: 384a 43554i bk4: 344a 43480i bk5: 336a 44253i bk6: 320a 44066i bk7: 320a 44349i bk8: 408a 43348i bk9: 424a 43849i bk10: 448a 43764i bk11: 448a 43249i bk12: 448a 43229i bk13: 448a 43487i bk14: 424a 43937i bk15: 416a 44431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875615
Row_Buffer_Locality_read = 0.916456
Row_Buffer_Locality_write = 0.435154
Bank_Level_Parallism = 3.738024
Bank_Level_Parallism_Col = 3.055309
Bank_Level_Parallism_Ready = 1.544668
write_to_read_ratio_blp_rw_average = 0.397759
GrpLevelPara = 2.183255 

BW Util details:
bwutil = 0.184446 
total_CMD = 46973 
util_bw = 8664 
Wasted_Col = 5865 
Wasted_Row = 1064 
Idle = 31380 

BW Util Bottlenecks: 
RCDc_limit = 2809 
RCDWRc_limit = 1411 
WTRc_limit = 1889 
RTWc_limit = 5894 
CCDLc_limit = 4246 
rwq = 0 
CCDLc_limit_alone = 3315 
WTRc_limit_alone = 1655 
RTWc_limit_alone = 5197 

Commands details: 
total_CMD = 46973 
n_nop = 37460 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 859 
n_pre = 843 
n_ref = 0 
n_req = 6906 
total_req = 8664 

Dual Bus Interface Util: 
issued_total_row = 1702 
issued_total_col = 8664 
Row_Bus_Util =  0.036234 
CoL_Bus_Util = 0.184446 
Either_Row_CoL_Bus_Util = 0.202521 
Issued_on_Two_Bus_Simul_Util = 0.018159 
issued_two_Eff = 0.089667 
queue_avg = 3.880229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88023
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37411 n_act=871 n_pre=855 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.1842
n_activity=16507 dram_eff=0.5241
bk0: 384a 43676i bk1: 384a 43318i bk2: 384a 43742i bk3: 384a 43334i bk4: 344a 43384i bk5: 336a 43530i bk6: 320a 44024i bk7: 320a 43876i bk8: 408a 43518i bk9: 424a 43507i bk10: 448a 43553i bk11: 448a 44295i bk12: 448a 43579i bk13: 448a 43353i bk14: 424a 43617i bk15: 416a 44173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873823
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 3.862975
Bank_Level_Parallism_Col = 3.149210
Bank_Level_Parallism_Ready = 1.597550
write_to_read_ratio_blp_rw_average = 0.415460
GrpLevelPara = 2.174171 

BW Util details:
bwutil = 0.184191 
total_CMD = 46973 
util_bw = 8652 
Wasted_Col = 5949 
Wasted_Row = 929 
Idle = 31443 

BW Util Bottlenecks: 
RCDc_limit = 3143 
RCDWRc_limit = 1395 
WTRc_limit = 1448 
RTWc_limit = 6662 
CCDLc_limit = 4199 
rwq = 0 
CCDLc_limit_alone = 3357 
WTRc_limit_alone = 1315 
RTWc_limit_alone = 5953 

Commands details: 
total_CMD = 46973 
n_nop = 37411 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 8652 
Row_Bus_Util =  0.036745 
CoL_Bus_Util = 0.184191 
Either_Row_CoL_Bus_Util = 0.203564 
Issued_on_Two_Bus_Simul_Util = 0.017372 
issued_two_Eff = 0.085338 
queue_avg = 3.801120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80112
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37496 n_act=834 n_pre=818 n_ref_event=0 n_req=6902 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.1841
n_activity=16455 dram_eff=0.5256
bk0: 384a 44086i bk1: 384a 43334i bk2: 384a 44445i bk3: 384a 43650i bk4: 344a 43500i bk5: 336a 44066i bk6: 320a 44180i bk7: 320a 44123i bk8: 408a 44147i bk9: 424a 43281i bk10: 448a 43967i bk11: 448a 43422i bk12: 448a 42892i bk13: 448a 43622i bk14: 424a 43609i bk15: 416a 44226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879165
Row_Buffer_Locality_read = 0.916614
Row_Buffer_Locality_write = 0.472509
Bank_Level_Parallism = 3.715202
Bank_Level_Parallism_Col = 3.066708
Bank_Level_Parallism_Ready = 1.574584
write_to_read_ratio_blp_rw_average = 0.403158
GrpLevelPara = 2.163342 

BW Util details:
bwutil = 0.184106 
total_CMD = 46973 
util_bw = 8648 
Wasted_Col = 5889 
Wasted_Row = 1053 
Idle = 31383 

BW Util Bottlenecks: 
RCDc_limit = 2840 
RCDWRc_limit = 1416 
WTRc_limit = 1658 
RTWc_limit = 6449 
CCDLc_limit = 4261 
rwq = 0 
CCDLc_limit_alone = 3319 
WTRc_limit_alone = 1438 
RTWc_limit_alone = 5727 

Commands details: 
total_CMD = 46973 
n_nop = 37496 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 834 
n_pre = 818 
n_ref = 0 
n_req = 6902 
total_req = 8648 

Dual Bus Interface Util: 
issued_total_row = 1652 
issued_total_col = 8648 
Row_Bus_Util =  0.035169 
CoL_Bus_Util = 0.184106 
Either_Row_CoL_Bus_Util = 0.201754 
Issued_on_Two_Bus_Simul_Util = 0.017521 
issued_two_Eff = 0.086842 
queue_avg = 3.738126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73813
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37461 n_act=856 n_pre=840 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.1843
n_activity=16705 dram_eff=0.5182
bk0: 384a 43754i bk1: 384a 43424i bk2: 384a 43394i bk3: 384a 43801i bk4: 344a 44225i bk5: 336a 43738i bk6: 320a 43937i bk7: 320a 44186i bk8: 408a 43099i bk9: 424a 43610i bk10: 448a 43551i bk11: 448a 43633i bk12: 448a 43636i bk13: 448a 43909i bk14: 424a 44148i bk15: 416a 44122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876014
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.443493
Bank_Level_Parallism = 3.675071
Bank_Level_Parallism_Col = 2.984713
Bank_Level_Parallism_Ready = 1.561460
write_to_read_ratio_blp_rw_average = 0.396029
GrpLevelPara = 2.115395 

BW Util details:
bwutil = 0.184276 
total_CMD = 46973 
util_bw = 8656 
Wasted_Col = 6215 
Wasted_Row = 994 
Idle = 31108 

BW Util Bottlenecks: 
RCDc_limit = 3015 
RCDWRc_limit = 1448 
WTRc_limit = 1581 
RTWc_limit = 6888 
CCDLc_limit = 4397 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 1416 
RTWc_limit_alone = 6193 

Commands details: 
total_CMD = 46973 
n_nop = 37461 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 856 
n_pre = 840 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1696 
issued_total_col = 8656 
Row_Bus_Util =  0.036106 
CoL_Bus_Util = 0.184276 
Either_Row_CoL_Bus_Util = 0.202499 
Issued_on_Two_Bus_Simul_Util = 0.017883 
issued_two_Eff = 0.088310 
queue_avg = 3.715369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71537
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37449 n_act=879 n_pre=863 n_ref_event=0 n_req=6903 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.1842
n_activity=16960 dram_eff=0.5101
bk0: 384a 43640i bk1: 384a 43525i bk2: 384a 43717i bk3: 384a 43784i bk4: 344a 44090i bk5: 336a 44044i bk6: 320a 43710i bk7: 320a 43711i bk8: 408a 43497i bk9: 424a 43175i bk10: 448a 43892i bk11: 448a 43655i bk12: 448a 43532i bk13: 448a 43886i bk14: 424a 43907i bk15: 416a 44271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872664
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.416810
Bank_Level_Parallism = 3.632210
Bank_Level_Parallism_Col = 2.932219
Bank_Level_Parallism_Ready = 1.557328
write_to_read_ratio_blp_rw_average = 0.408206
GrpLevelPara = 2.088398 

BW Util details:
bwutil = 0.184191 
total_CMD = 46973 
util_bw = 8652 
Wasted_Col = 6296 
Wasted_Row = 1140 
Idle = 30885 

BW Util Bottlenecks: 
RCDc_limit = 3010 
RCDWRc_limit = 1604 
WTRc_limit = 1788 
RTWc_limit = 6119 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 3761 
WTRc_limit_alone = 1504 
RTWc_limit_alone = 5555 

Commands details: 
total_CMD = 46973 
n_nop = 37449 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6903 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8652 
Row_Bus_Util =  0.037085 
CoL_Bus_Util = 0.184191 
Either_Row_CoL_Bus_Util = 0.202755 
Issued_on_Two_Bus_Simul_Util = 0.018521 
issued_two_Eff = 0.091348 
queue_avg = 4.149959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14996
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37419 n_act=891 n_pre=875 n_ref_event=0 n_req=6907 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2348 bw_util=0.1845
n_activity=17221 dram_eff=0.5033
bk0: 384a 43678i bk1: 384a 43429i bk2: 384a 43881i bk3: 384a 43349i bk4: 344a 44084i bk5: 336a 43342i bk6: 320a 43601i bk7: 320a 43924i bk8: 408a 43572i bk9: 424a 43530i bk10: 448a 43558i bk11: 448a 43310i bk12: 448a 43583i bk13: 448a 43544i bk14: 424a 43987i bk15: 416a 44382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871000
Row_Buffer_Locality_read = 0.913291
Row_Buffer_Locality_write = 0.415673
Bank_Level_Parallism = 3.687847
Bank_Level_Parallism_Col = 2.965680
Bank_Level_Parallism_Ready = 1.577065
write_to_read_ratio_blp_rw_average = 0.409705
GrpLevelPara = 2.126438 

BW Util details:
bwutil = 0.184532 
total_CMD = 46973 
util_bw = 8668 
Wasted_Col = 6469 
Wasted_Row = 1057 
Idle = 30779 

BW Util Bottlenecks: 
RCDc_limit = 3021 
RCDWRc_limit = 1647 
WTRc_limit = 1436 
RTWc_limit = 7546 
CCDLc_limit = 4364 
rwq = 0 
CCDLc_limit_alone = 3457 
WTRc_limit_alone = 1275 
RTWc_limit_alone = 6800 

Commands details: 
total_CMD = 46973 
n_nop = 37419 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2348 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 6907 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 8668 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.184532 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.018734 
issued_two_Eff = 0.092108 
queue_avg = 3.809146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80915
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37445 n_act=895 n_pre=879 n_ref_event=0 n_req=6896 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.1841
n_activity=16794 dram_eff=0.5149
bk0: 384a 43681i bk1: 384a 43250i bk2: 384a 44313i bk3: 384a 43393i bk4: 344a 44015i bk5: 336a 43124i bk6: 320a 43764i bk7: 320a 43506i bk8: 408a 44014i bk9: 424a 43397i bk10: 448a 43644i bk11: 448a 43250i bk12: 448a 43015i bk13: 448a 43492i bk14: 424a 43710i bk15: 408a 44504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870215
Row_Buffer_Locality_read = 0.913498
Row_Buffer_Locality_write = 0.402397
Bank_Level_Parallism = 3.808299
Bank_Level_Parallism_Col = 3.097682
Bank_Level_Parallism_Ready = 1.563483
write_to_read_ratio_blp_rw_average = 0.417766
GrpLevelPara = 2.204745 

BW Util details:
bwutil = 0.184106 
total_CMD = 46973 
util_bw = 8648 
Wasted_Col = 6153 
Wasted_Row = 1057 
Idle = 31115 

BW Util Bottlenecks: 
RCDc_limit = 3127 
RCDWRc_limit = 1557 
WTRc_limit = 1724 
RTWc_limit = 6811 
CCDLc_limit = 4246 
rwq = 0 
CCDLc_limit_alone = 3368 
WTRc_limit_alone = 1464 
RTWc_limit_alone = 6193 

Commands details: 
total_CMD = 46973 
n_nop = 37445 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6896 
total_req = 8648 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8648 
Row_Bus_Util =  0.037766 
CoL_Bus_Util = 0.184106 
Either_Row_CoL_Bus_Util = 0.202840 
Issued_on_Two_Bus_Simul_Util = 0.019032 
issued_two_Eff = 0.093829 
queue_avg = 3.800545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80054
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37449 n_act=884 n_pre=868 n_ref_event=0 n_req=6901 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.1845
n_activity=16765 dram_eff=0.517
bk0: 384a 43259i bk1: 384a 43167i bk2: 384a 44238i bk3: 384a 43631i bk4: 344a 43858i bk5: 336a 43694i bk6: 320a 44324i bk7: 320a 43927i bk8: 408a 43557i bk9: 424a 43392i bk10: 448a 43767i bk11: 448a 43345i bk12: 448a 43869i bk13: 448a 43492i bk14: 424a 44003i bk15: 408a 44218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871903
Row_Buffer_Locality_read = 0.913498
Row_Buffer_Locality_write = 0.426146
Bank_Level_Parallism = 3.691031
Bank_Level_Parallism_Col = 2.979174
Bank_Level_Parallism_Ready = 1.570605
write_to_read_ratio_blp_rw_average = 0.402410
GrpLevelPara = 2.135674 

BW Util details:
bwutil = 0.184532 
total_CMD = 46973 
util_bw = 8668 
Wasted_Col = 6270 
Wasted_Row = 973 
Idle = 31062 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1482 
WTRc_limit = 1672 
RTWc_limit = 5901 
CCDLc_limit = 4260 
rwq = 0 
CCDLc_limit_alone = 3498 
WTRc_limit_alone = 1502 
RTWc_limit_alone = 5309 

Commands details: 
total_CMD = 46973 
n_nop = 37449 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 6901 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 8668 
Row_Bus_Util =  0.037298 
CoL_Bus_Util = 0.184532 
Either_Row_CoL_Bus_Util = 0.202755 
Issued_on_Two_Bus_Simul_Util = 0.019075 
issued_two_Eff = 0.094078 
queue_avg = 3.680519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=3.68052
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37418 n_act=880 n_pre=864 n_ref_event=0 n_req=6902 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.1846
n_activity=16783 dram_eff=0.5167
bk0: 384a 43767i bk1: 384a 43045i bk2: 384a 44030i bk3: 384a 44116i bk4: 344a 43891i bk5: 336a 43053i bk6: 320a 44060i bk7: 320a 43771i bk8: 408a 43764i bk9: 424a 43374i bk10: 448a 43350i bk11: 448a 43363i bk12: 448a 43266i bk13: 448a 43175i bk14: 424a 43789i bk15: 408a 44056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872501
Row_Buffer_Locality_read = 0.912706
Row_Buffer_Locality_write = 0.442373
Bank_Level_Parallism = 3.793190
Bank_Level_Parallism_Col = 3.102697
Bank_Level_Parallism_Ready = 1.570687
write_to_read_ratio_blp_rw_average = 0.414803
GrpLevelPara = 2.150978 

BW Util details:
bwutil = 0.184617 
total_CMD = 46973 
util_bw = 8672 
Wasted_Col = 6260 
Wasted_Row = 1044 
Idle = 30997 

BW Util Bottlenecks: 
RCDc_limit = 3112 
RCDWRc_limit = 1444 
WTRc_limit = 1587 
RTWc_limit = 7046 
CCDLc_limit = 4563 
rwq = 0 
CCDLc_limit_alone = 3611 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 6312 

Commands details: 
total_CMD = 46973 
n_nop = 37418 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6902 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8672 
Row_Bus_Util =  0.037128 
CoL_Bus_Util = 0.184617 
Either_Row_CoL_Bus_Util = 0.203415 
Issued_on_Two_Bus_Simul_Util = 0.018330 
issued_two_Eff = 0.090110 
queue_avg = 4.171928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17193
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37408 n_act=894 n_pre=878 n_ref_event=0 n_req=6908 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.1851
n_activity=16969 dram_eff=0.5125
bk0: 384a 43461i bk1: 384a 43268i bk2: 384a 44115i bk3: 384a 44166i bk4: 344a 43924i bk5: 336a 43464i bk6: 320a 43942i bk7: 320a 43975i bk8: 408a 43206i bk9: 424a 43654i bk10: 448a 43332i bk11: 448a 43029i bk12: 448a 43388i bk13: 448a 43507i bk14: 424a 43665i bk15: 408a 43995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870585
Row_Buffer_Locality_read = 0.912864
Row_Buffer_Locality_write = 0.422819
Bank_Level_Parallism = 3.803300
Bank_Level_Parallism_Col = 3.082857
Bank_Level_Parallism_Ready = 1.602461
write_to_read_ratio_blp_rw_average = 0.418735
GrpLevelPara = 2.162109 

BW Util details:
bwutil = 0.185128 
total_CMD = 46973 
util_bw = 8696 
Wasted_Col = 6113 
Wasted_Row = 1068 
Idle = 31096 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 1517 
WTRc_limit = 1455 
RTWc_limit = 6184 
CCDLc_limit = 4116 
rwq = 0 
CCDLc_limit_alone = 3403 
WTRc_limit_alone = 1258 
RTWc_limit_alone = 5668 

Commands details: 
total_CMD = 46973 
n_nop = 37408 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 6908 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 8696 
Row_Bus_Util =  0.037724 
CoL_Bus_Util = 0.185128 
Either_Row_CoL_Bus_Util = 0.203628 
Issued_on_Two_Bus_Simul_Util = 0.019224 
issued_two_Eff = 0.094407 
queue_avg = 3.927171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92717
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37419 n_act=863 n_pre=847 n_ref_event=0 n_req=6905 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.1849
n_activity=16987 dram_eff=0.5112
bk0: 384a 43717i bk1: 384a 43163i bk2: 384a 44014i bk3: 384a 43416i bk4: 344a 43769i bk5: 336a 43613i bk6: 320a 43870i bk7: 320a 43716i bk8: 408a 43700i bk9: 424a 43851i bk10: 448a 43754i bk11: 448a 43804i bk12: 448a 43801i bk13: 448a 43451i bk14: 424a 43947i bk15: 408a 44114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875018
Row_Buffer_Locality_read = 0.917142
Row_Buffer_Locality_write = 0.426644
Bank_Level_Parallism = 3.681135
Bank_Level_Parallism_Col = 2.998838
Bank_Level_Parallism_Ready = 1.547098
write_to_read_ratio_blp_rw_average = 0.415294
GrpLevelPara = 2.116220 

BW Util details:
bwutil = 0.184872 
total_CMD = 46973 
util_bw = 8684 
Wasted_Col = 6068 
Wasted_Row = 1214 
Idle = 31007 

BW Util Bottlenecks: 
RCDc_limit = 2890 
RCDWRc_limit = 1482 
WTRc_limit = 1349 
RTWc_limit = 5918 
CCDLc_limit = 4465 
rwq = 0 
CCDLc_limit_alone = 3508 
WTRc_limit_alone = 1154 
RTWc_limit_alone = 5156 

Commands details: 
total_CMD = 46973 
n_nop = 37419 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 6905 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 8684 
Row_Bus_Util =  0.036404 
CoL_Bus_Util = 0.184872 
Either_Row_CoL_Bus_Util = 0.203393 
Issued_on_Two_Bus_Simul_Util = 0.017883 
issued_two_Eff = 0.087921 
queue_avg = 4.002746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00275
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37399 n_act=873 n_pre=857 n_ref_event=0 n_req=6906 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.185
n_activity=16921 dram_eff=0.5134
bk0: 384a 43609i bk1: 384a 43487i bk2: 384a 43514i bk3: 384a 43884i bk4: 344a 43620i bk5: 336a 43482i bk6: 320a 44047i bk7: 320a 43900i bk8: 408a 43715i bk9: 424a 43837i bk10: 448a 43678i bk11: 448a 43773i bk12: 448a 43195i bk13: 448a 43602i bk14: 424a 43073i bk15: 408a 43985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873588
Row_Buffer_Locality_read = 0.913340
Row_Buffer_Locality_write = 0.451178
Bank_Level_Parallism = 3.750577
Bank_Level_Parallism_Col = 3.024997
Bank_Level_Parallism_Ready = 1.559968
write_to_read_ratio_blp_rw_average = 0.422008
GrpLevelPara = 2.167940 

BW Util details:
bwutil = 0.184957 
total_CMD = 46973 
util_bw = 8688 
Wasted_Col = 6332 
Wasted_Row = 997 
Idle = 30956 

BW Util Bottlenecks: 
RCDc_limit = 2952 
RCDWRc_limit = 1582 
WTRc_limit = 1642 
RTWc_limit = 6972 
CCDLc_limit = 4559 
rwq = 0 
CCDLc_limit_alone = 3556 
WTRc_limit_alone = 1384 
RTWc_limit_alone = 6227 

Commands details: 
total_CMD = 46973 
n_nop = 37399 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6906 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8688 
Row_Bus_Util =  0.036830 
CoL_Bus_Util = 0.184957 
Either_Row_CoL_Bus_Util = 0.203819 
Issued_on_Two_Bus_Simul_Util = 0.017968 
issued_two_Eff = 0.088155 
queue_avg = 4.403210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40321
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46973 n_nop=37390 n_act=888 n_pre=872 n_ref_event=0 n_req=6911 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.1854
n_activity=17225 dram_eff=0.5055
bk0: 384a 43944i bk1: 384a 43359i bk2: 384a 43688i bk3: 384a 43948i bk4: 344a 43641i bk5: 336a 43062i bk6: 320a 44387i bk7: 320a 43775i bk8: 408a 43403i bk9: 424a 43495i bk10: 448a 43717i bk11: 448a 43527i bk12: 448a 43089i bk13: 448a 43179i bk14: 424a 43360i bk15: 408a 44395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871509
Row_Buffer_Locality_read = 0.913340
Row_Buffer_Locality_write = 0.430718
Bank_Level_Parallism = 3.730809
Bank_Level_Parallism_Col = 3.063974
Bank_Level_Parallism_Ready = 1.555466
write_to_read_ratio_blp_rw_average = 0.425103
GrpLevelPara = 2.165327 

BW Util details:
bwutil = 0.185383 
total_CMD = 46973 
util_bw = 8708 
Wasted_Col = 6338 
Wasted_Row = 1173 
Idle = 30754 

BW Util Bottlenecks: 
RCDc_limit = 3135 
RCDWRc_limit = 1547 
WTRc_limit = 1461 
RTWc_limit = 6765 
CCDLc_limit = 4598 
rwq = 0 
CCDLc_limit_alone = 3690 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 6046 

Commands details: 
total_CMD = 46973 
n_nop = 37390 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6911 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8708 
Row_Bus_Util =  0.037468 
CoL_Bus_Util = 0.185383 
Either_Row_CoL_Bus_Util = 0.204011 
Issued_on_Two_Bus_Simul_Util = 0.018841 
issued_two_Eff = 0.092351 
queue_avg = 4.182083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 62559
Req_Network_injected_packets_per_cycle =       6.4860 
Req_Network_conflicts_per_cycle =       3.0209
Req_Network_conflicts_per_cycle_util =       7.1621
Req_Bank_Level_Parallism =      15.3773
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9372
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1013

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 62559
Reply_Network_injected_packets_per_cycle =        6.4860
Reply_Network_conflicts_per_cycle =        2.1897
Reply_Network_conflicts_per_cycle_util =       5.1085
Reply_Bank_Level_Parallism =      15.1318
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1453
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0811
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 37 sec (217 sec)
gpgpu_simulation_rate = 144645 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 3930555x
