[connectivity]
sp=reEngineKernel_1.cfg_buff:DDR[0]
sp=reEngineKernel_1.msg_buff:DDR[0]
sp=reEngineKernel_1.len_buff:DDR[0]
sp=reEngineKernel_1.out_buff:DDR[0]
sp=reEngineKernel_2.cfg_buff:DDR[0]
sp=reEngineKernel_2.msg_buff:DDR[0]
sp=reEngineKernel_2.len_buff:DDR[0]
sp=reEngineKernel_2.out_buff:DDR[0]
sp=reEngineKernel_3.cfg_buff:DDR[0]
sp=reEngineKernel_3.msg_buff:DDR[0]
sp=reEngineKernel_3.len_buff:DDR[0]
sp=reEngineKernel_3.out_buff:DDR[0]
sp=reEngineKernel_4.cfg_buff:DDR[0]
sp=reEngineKernel_4.msg_buff:DDR[0]
sp=reEngineKernel_4.len_buff:DDR[0]
sp=reEngineKernel_4.out_buff:DDR[0]
slr=reEngineKernel_1:SLR0
slr=reEngineKernel_2:SLR0
slr=reEngineKernel_3:SLR0
slr=reEngineKernel_4:SLR0

sp=reEngineKernel_5.cfg_buff:DDR[1]
sp=reEngineKernel_5.msg_buff:DDR[1]
sp=reEngineKernel_5.len_buff:DDR[1]
sp=reEngineKernel_5.out_buff:DDR[1]
sp=reEngineKernel_6.cfg_buff:DDR[1]
sp=reEngineKernel_6.msg_buff:DDR[1]
sp=reEngineKernel_6.len_buff:DDR[1]
sp=reEngineKernel_6.out_buff:DDR[1]
sp=reEngineKernel_7.cfg_buff:DDR[1]
sp=reEngineKernel_7.msg_buff:DDR[1]
sp=reEngineKernel_7.len_buff:DDR[1]
sp=reEngineKernel_7.out_buff:DDR[1]
sp=reEngineKernel_8.cfg_buff:DDR[1]
sp=reEngineKernel_8.msg_buff:DDR[1]
sp=reEngineKernel_8.len_buff:DDR[1]
sp=reEngineKernel_8.out_buff:DDR[1]
slr=reEngineKernel_5:SLR1
slr=reEngineKernel_6:SLR1
slr=reEngineKernel_7:SLR1
slr=reEngineKernel_8:SLR1

sp=reEngineKernel_9.cfg_buff:DDR[2]
sp=reEngineKernel_9.msg_buff:DDR[2]
sp=reEngineKernel_9.len_buff:DDR[2]
sp=reEngineKernel_9.out_buff:DDR[2]
sp=reEngineKernel_10.cfg_buff:DDR[2]
sp=reEngineKernel_10.msg_buff:DDR[2]
sp=reEngineKernel_10.len_buff:DDR[2]
sp=reEngineKernel_10.out_buff:DDR[2]
sp=reEngineKernel_11.cfg_buff:DDR[2]
sp=reEngineKernel_11.msg_buff:DDR[2]
sp=reEngineKernel_11.len_buff:DDR[2]
sp=reEngineKernel_11.out_buff:DDR[2]
sp=reEngineKernel_12.cfg_buff:DDR[2]
sp=reEngineKernel_12.msg_buff:DDR[2]
sp=reEngineKernel_12.len_buff:DDR[2]
sp=reEngineKernel_12.out_buff:DDR[2]
slr=reEngineKernel_9:SLR2
slr=reEngineKernel_10:SLR2
slr=reEngineKernel_11:SLR2
slr=reEngineKernel_12:SLR2


sp=reEngineKernel_13.cfg_buff:DDR[3]
sp=reEngineKernel_13.msg_buff:DDR[3]
sp=reEngineKernel_13.len_buff:DDR[3]
sp=reEngineKernel_13.out_buff:DDR[3]
sp=reEngineKernel_14.cfg_buff:DDR[3]
sp=reEngineKernel_14.msg_buff:DDR[3]
sp=reEngineKernel_14.len_buff:DDR[3]
sp=reEngineKernel_14.out_buff:DDR[3]
sp=reEngineKernel_15.cfg_buff:DDR[3]
sp=reEngineKernel_15.msg_buff:DDR[3]
sp=reEngineKernel_15.len_buff:DDR[3]
sp=reEngineKernel_15.out_buff:DDR[3]
sp=reEngineKernel_16.cfg_buff:DDR[3]
sp=reEngineKernel_16.msg_buff:DDR[3]
sp=reEngineKernel_16.len_buff:DDR[3]
sp=reEngineKernel_16.out_buff:DDR[3]
slr=reEngineKernel_13:SLR3
slr=reEngineKernel_14:SLR3
slr=reEngineKernel_15:SLR3
slr=reEngineKernel_16:SLR3

nk=reEngineKernel:16:reEngineKernel_1.reEngineKernel_2.reEngineKernel_3.reEngineKernel_4.reEngineKernel_5.reEngineKernel_6.reEngineKernel_7.reEngineKernel_8.reEngineKernel_9.reEngineKernel_10.reEngineKernel_11.reEngineKernel_12.reEngineKernel_13.reEngineKernel_14.reEngineKernel_15.reEngineKernel_16
