[2025-12-10 12:47:12.371] INFO: Reading json and build ...
[2025-12-10 12:47:12.373] DEBUG: Testing json2module() ...
[2025-12-10 12:47:12.374] DEBUG: module name = fifo
{port name = clk
direction: input
bits: 4 
}
{port name = count
direction: output
bits: 22 23 24 25 26 27 28 29 30 
}
{port name = rdata
direction: output
bits: 14 15 16 17 18 19 20 21 
}
{port name = ren
direction: input
bits: 3 
}
{port name = rst
direction: input
bits: 5 
}
{port name = wdata
direction: input
bits: 6 7 8 9 10 11 12 13 
}
{port name = wen
direction: input
bits: 2 
}
{cell name = $add$../../../yosys/demo.v:66$17
hide_name: 1
type: $add
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 22 23 24 25 26 27 28 29 30 
    B: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 
}
{cell name = $auto$proc_memwr.cc:45:proc_memwr$55
hide_name: 1
type: $memwr_v2
port direction: 
    ADDR: input
    CLK: input
    DATA: input
    EN: input
connections: 
    ADDR: 63 64 65 66 67 68 69 70 
    CLK: 4 
    DATA: 71 72 73 74 75 76 77 78 
    EN: 79 80 81 82 83 84 85 86 
}
{cell name = $logic_and$../../../yosys/demo.v:65$16
hide_name: 1
type: $logic_and
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 2 
    B: 87 
    Y: 88 
}
{cell name = $logic_and$../../../yosys/demo.v:67$19
hide_name: 1
type: $logic_and
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 3 
    B: 89 
    Y: 90 
}
{cell name = $logic_not$../../../yosys/demo.v:65$15
hide_name: 1
type: $logic_not
port direction: 
    A: input
    Y: output
connections: 
    A: 3 
    Y: 87 
}
{cell name = $logic_not$../../../yosys/demo.v:67$18
hide_name: 1
type: $logic_not
port direction: 
    A: input
    Y: output
connections: 
    A: 2 
    Y: 89 
}
{cell name = $memrd$\data$../../../yosys/demo.v:39$13
hide_name: 1
type: $memrd
port direction: 
    ADDR: input
    CLK: input
    DATA: output
    EN: input
connections: 
    ADDR: 91 92 93 94 95 96 97 98 
    CLK: x 
    DATA: 99 100 101 102 103 104 105 106 
    EN: x 
}
{cell name = $procdff$47
hide_name: 1
type: $adff
port direction: 
    ARST: input
    CLK: input
    D: input
    Q: output
connections: 
    ARST: 5 
    CLK: 4 
    D: 107 108 109 110 111 112 113 114 115 
    Q: 22 23 24 25 26 27 28 29 30 
}
{cell name = $procdff$48
hide_name: 1
type: $dff
port direction: 
    CLK: input
    D: input
    Q: output
connections: 
    CLK: 4 
    D: 99 100 101 102 103 104 105 106 
    Q: 14 15 16 17 18 19 20 21 
}
{cell name = $procmux$26
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: 22 23 24 25 26 27 28 29 30 
    B: 116 117 118 119 120 121 122 123 124 
    S: 90 
    Y: 125 126 127 128 129 130 131 132 133 
}
{cell name = $procmux$29
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: 125 126 127 128 129 130 131 132 133 
    B: 31 32 33 34 35 36 37 38 39 
    S: 88 
    Y: 107 108 109 110 111 112 113 114 115 
}
{cell name = $procmux$32
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: 0 0 0 0 0 0 0 0 
    B: 1 1 1 1 1 1 1 1 
    S: 2 
    Y: 79 80 81 82 83 84 85 86 
}
{cell name = $procmux$35
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: x x x x x x x x 
    B: 6 7 8 9 10 11 12 13 
    S: 2 
    Y: 71 72 73 74 75 76 77 78 
}
{cell name = $procmux$38
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: x x x x x x x x 
    B: 134 135 136 137 138 139 140 141 
    S: 2 
    Y: 63 64 65 66 67 68 69 70 
}
{cell name = $sub$../../../yosys/demo.v:68$20
hide_name: 1
type: $sub
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 22 23 24 25 26 27 28 29 30 
    B: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: 116 117 118 119 120 121 122 123 124 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 
}
{cell name = fifo_reader
hide_name: 0
type: $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
port direction: 
    addr: output
    clk: input
    en: input
    rst: input
connections: 
    addr: 91 92 93 94 95 96 97 98 
    clk: 4 
    en: 3 
    rst: 5 
}
{cell name = fifo_writer
hide_name: 0
type: $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
port direction: 
    addr: output
    clk: input
    en: input
    rst: input
connections: 
    addr: 134 135 136 137 138 139 140 141 
    clk: 4 
    en: 2 
    rst: 5 
}


[2025-12-10 12:47:12.374] DEBUG: module name = $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
{port name = addr
direction: output
bits: 5 6 7 8 9 10 11 12 
}
{port name = clk
direction: input
bits: 3 
}
{port name = en
direction: input
bits: 2 
}
{port name = rst
direction: input
bits: 4 
}
{cell name = $add$../../../yosys/demo.v:19$24
hide_name: 1
type: $add
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 5 6 7 8 9 10 11 12 
    B: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 
}
{cell name = $eq$../../../yosys/demo.v:16$23
hide_name: 1
type: $eq
port direction: 
    A: input
    B: input
    Y: output
connections: 
    A: 5 6 7 8 9 10 11 12 
    B: 1 1 1 1 1 1 1 1 
    Y: 45 
}
{cell name = $procdff$54
hide_name: 1
type: $adff
port direction: 
    ARST: input
    CLK: input
    D: input
    Q: output
connections: 
    ARST: 4 
    CLK: 3 
    D: 46 47 48 49 50 51 52 53 
    Q: 5 6 7 8 9 10 11 12 
}
{cell name = $procmux$41
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: 13 14 15 16 17 18 19 20 
    B: 0 0 0 0 0 0 0 0 
    S: 45 
    Y: 54 55 56 57 58 59 60 61 
}
{cell name = $procmux$43
hide_name: 1
type: $mux
port direction: 
    A: input
    B: input
    S: input
    Y: output
connections: 
    A: 5 6 7 8 9 10 11 12 
    B: 54 55 56 57 58 59 60 61 
    S: 2 
    Y: 46 47 48 49 50 51 52 53 
}


[2025-12-10 12:47:12.374] DEBUG: Test end
[2025-12-10 12:47:12.374] INFO: Building hypergraph ...
[2025-12-10 12:47:12.374] DEBUG: collecting modules ...
[2025-12-10 12:47:12.374] DEBUG: creating vertices ...
[2025-12-10 12:47:12.374] DEBUG: cell fifo_reader is a module cell
[2025-12-10 12:47:12.374] DEBUG: cell fifo_writer is a module cell
[2025-12-10 12:47:12.374] DEBUG: totally created 24 vertices
[2025-12-10 12:47:12.374] DEBUG: creating edges ...
[2025-12-10 12:47:12.374] DEBUG: collecting edges ...
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index11
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index0
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index11
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index6
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index12
[2025-12-10 12:47:12.374] DEBUG: totally created 26 edges
[2025-12-10 12:47:12.374] DEBUG: creating hypergraph, with module_name: ...fifo
[2025-12-10 12:47:12.374] DEBUG: found port count in vertex 18 in edge 6
[2025-12-10 12:47:12.374] DEBUG: found port rdata in vertex 19 in edge 5
[2025-12-10 12:47:12.374] DEBUG: found port wdata in vertex 22 in edge 4
[2025-12-10 12:47:12.374] DEBUG: found port rst in vertex 21 in edge 3
[2025-12-10 12:47:12.374] DEBUG: found port clk in vertex 17 in edge 2
[2025-12-10 12:47:12.374] DEBUG: found port ren in vertex 20 in edge 1
[2025-12-10 12:47:12.374] DEBUG: found port wen in vertex 23 in edge 0
[2025-12-10 12:47:12.374] DEBUG: creating vertices ...
[2025-12-10 12:47:12.374] DEBUG: totally created 9 vertices
[2025-12-10 12:47:12.374] DEBUG: creating edges ...
[2025-12-10 12:47:12.374] DEBUG: collecting edges ...
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index3
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index0
[2025-12-10 12:47:12.374] INFO: A port are not connected in vertex index1
[2025-12-10 12:47:12.374] DEBUG: totally created 11 edges
[2025-12-10 12:47:12.374] DEBUG: creating hypergraph, with module_name: ...$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
[2025-12-10 12:47:12.374] DEBUG: found port addr in vertex 5 in edge 3
[2025-12-10 12:47:12.374] DEBUG: found port rst in vertex 8 in edge 2
[2025-12-10 12:47:12.374] DEBUG: found port clk in vertex 6 in edge 1
[2025-12-10 12:47:12.374] DEBUG: found port en in vertex 7 in edge 0
[2025-12-10 12:47:12.374] INFO: Existing isolated module not in top hierarchy!
[2025-12-10 12:47:12.374] DEBUG: Testing modue2hgraph() ...
[2025-12-10 12:47:12.374] DEBUG: $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000: 
[2025-12-10 12:47:12.374] DEBUG: 5 hypergraph vertices: 
{vertex id: 0, name: $add$../../../yosys/demo.v:19$24
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 5 6 7 8 9 10 11 12 
    B: input, bit_vector 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: output, bit_vector 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 
}
{vertex id: 1, name: $eq$../../../yosys/demo.v:16$23
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 5 6 7 8 9 10 11 12 
    B: input, bit_vector 1 1 1 1 1 1 1 1 
    Y: output, bit_vector 45 
}
{vertex id: 2, name: $procdff$54
weight: 1.000000
type: a cell
port info: 
    ARST: input, bit_vector 4 
    CLK: input, bit_vector 3 
    D: input, bit_vector 46 47 48 49 50 51 52 53 
    Q: output, bit_vector 5 6 7 8 9 10 11 12 
}
{vertex id: 3, name: $procmux$41
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 13 14 15 16 17 18 19 20 
    B: input, bit_vector 0 0 0 0 0 0 0 0 
    S: input, bit_vector 45 
    Y: output, bit_vector 54 55 56 57 58 59 60 61 
}
{vertex id: 4, name: $procmux$43
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 5 6 7 8 9 10 11 12 
    B: input, bit_vector 54 55 56 57 58 59 60 61 
    S: input, bit_vector 2 
    Y: output, bit_vector 46 47 48 49 50 51 52 53 
}
11 hypergraph edges: 
{edge id = 0
weight: 1.000000
port info: 
    vertex: 4, S: input, bit_vector 2 

}
{edge id = 1
weight: 1.000000
port info: 
    vertex: 2, CLK: input, bit_vector 3 

}
{edge id = 2
weight: 1.000000
port info: 
    vertex: 2, ARST: input, bit_vector 4 

}
{edge id = 3
weight: 8.000000
port info: 
    vertex: 0, A: input, bit_vector 5 6 7 8 9 10 11 12 
    vertex: 1, A: input, bit_vector 5 6 7 8 9 10 11 12 
    vertex: 2, Q: output, bit_vector 5 6 7 8 9 10 11 12 
    vertex: 4, A: input, bit_vector 5 6 7 8 9 10 11 12 

}
{edge id = 4
weight: 8.000000
port info: 
    vertex: 0, Y: output, bit_vector 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 
    vertex: 3, A: input, bit_vector 13 14 15 16 17 18 19 20 

}
{edge id = 5
weight: 1.000000
port info: 
    vertex: 1, Y: output, bit_vector 45 
    vertex: 3, S: input, bit_vector 45 

}
{edge id = 6
weight: 8.000000
port info: 
    vertex: 2, D: input, bit_vector 46 47 48 49 50 51 52 53 
    vertex: 4, Y: output, bit_vector 46 47 48 49 50 51 52 53 

}
{edge id = 7
weight: 8.000000
port info: 
    vertex: 3, Y: output, bit_vector 54 55 56 57 58 59 60 61 
    vertex: 4, B: input, bit_vector 54 55 56 57 58 59 60 61 

}
{edge id = 8
weight: 8.000000
port info: 
    vertex: 3, B: input, bit_vector 0 0 0 0 0 0 0 0 

}
{edge id = 9
weight: 32.000000
port info: 
    vertex: 0, B: input, bit_vector 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

}
{edge id = 10
weight: 8.000000
port info: 
    vertex: 1, B: input, bit_vector 1 1 1 1 1 1 1 1 

}

[2025-12-10 12:47:12.374] DEBUG: fifo: 
[2025-12-10 12:47:12.374] DEBUG: 17 hypergraph vertices: 
{vertex id: 0, name: $add$../../../yosys/demo.v:66$17
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 22 23 24 25 26 27 28 29 30 
    B: input, bit_vector 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: output, bit_vector 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 
}
{vertex id: 1, name: $auto$proc_memwr.cc:45:proc_memwr$55
weight: 1.000000
type: a cell
port info: 
    ADDR: input, bit_vector 63 64 65 66 67 68 69 70 
    CLK: input, bit_vector 4 
    DATA: input, bit_vector 71 72 73 74 75 76 77 78 
    EN: input, bit_vector 79 80 81 82 83 84 85 86 
}
{vertex id: 2, name: $logic_and$../../../yosys/demo.v:65$16
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 2 
    B: input, bit_vector 87 
    Y: output, bit_vector 88 
}
{vertex id: 3, name: $logic_and$../../../yosys/demo.v:67$19
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 3 
    B: input, bit_vector 89 
    Y: output, bit_vector 90 
}
{vertex id: 4, name: $logic_not$../../../yosys/demo.v:65$15
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 3 
    Y: output, bit_vector 87 
}
{vertex id: 5, name: $logic_not$../../../yosys/demo.v:67$18
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 2 
    Y: output, bit_vector 89 
}
{vertex id: 6, name: $memrd$\data$../../../yosys/demo.v:39$13
weight: 1.000000
type: a cell
port info: 
    ADDR: input, bit_vector 91 92 93 94 95 96 97 98 
    CLK: input, bit_vector x 
    DATA: output, bit_vector 99 100 101 102 103 104 105 106 
    EN: input, bit_vector x 
}
{vertex id: 7, name: $procdff$47
weight: 1.000000
type: a cell
port info: 
    ARST: input, bit_vector 5 
    CLK: input, bit_vector 4 
    D: input, bit_vector 107 108 109 110 111 112 113 114 115 
    Q: output, bit_vector 22 23 24 25 26 27 28 29 30 
}
{vertex id: 8, name: $procdff$48
weight: 1.000000
type: a cell
port info: 
    CLK: input, bit_vector 4 
    D: input, bit_vector 99 100 101 102 103 104 105 106 
    Q: output, bit_vector 14 15 16 17 18 19 20 21 
}
{vertex id: 9, name: $procmux$26
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 22 23 24 25 26 27 28 29 30 
    B: input, bit_vector 116 117 118 119 120 121 122 123 124 
    S: input, bit_vector 90 
    Y: output, bit_vector 125 126 127 128 129 130 131 132 133 
}
{vertex id: 10, name: $procmux$29
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 125 126 127 128 129 130 131 132 133 
    B: input, bit_vector 31 32 33 34 35 36 37 38 39 
    S: input, bit_vector 88 
    Y: output, bit_vector 107 108 109 110 111 112 113 114 115 
}
{vertex id: 11, name: $procmux$32
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 0 0 0 0 0 0 0 0 
    B: input, bit_vector 1 1 1 1 1 1 1 1 
    S: input, bit_vector 2 
    Y: output, bit_vector 79 80 81 82 83 84 85 86 
}
{vertex id: 12, name: $procmux$35
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector x x x x x x x x 
    B: input, bit_vector 6 7 8 9 10 11 12 13 
    S: input, bit_vector 2 
    Y: output, bit_vector 71 72 73 74 75 76 77 78 
}
{vertex id: 13, name: $procmux$38
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector x x x x x x x x 
    B: input, bit_vector 134 135 136 137 138 139 140 141 
    S: input, bit_vector 2 
    Y: output, bit_vector 63 64 65 66 67 68 69 70 
}
{vertex id: 14, name: $sub$../../../yosys/demo.v:68$20
weight: 1.000000
type: a cell
port info: 
    A: input, bit_vector 22 23 24 25 26 27 28 29 30 
    B: input, bit_vector 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    Y: output, bit_vector 116 117 118 119 120 121 122 123 124 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 
}
{vertex id: 15, name: fifo_reader
weight: 1.000000
type: a cell
port info: 
    addr: output, bit_vector 91 92 93 94 95 96 97 98 
    clk: input, bit_vector 4 
    en: input, bit_vector 3 
    rst: input, bit_vector 5 
}
{vertex id: 16, name: fifo_writer
weight: 1.000000
type: a cell
port info: 
    addr: output, bit_vector 134 135 136 137 138 139 140 141 
    clk: input, bit_vector 4 
    en: input, bit_vector 2 
    rst: input, bit_vector 5 
}
26 hypergraph edges: 
{edge id = 0
weight: 1.000000
port info: 
    vertex: 2, A: input, bit_vector 2 
    vertex: 5, A: input, bit_vector 2 
    vertex: 11, S: input, bit_vector 2 
    vertex: 12, S: input, bit_vector 2 
    vertex: 13, S: input, bit_vector 2 
    vertex: 16, en: input, bit_vector 2 

}
{edge id = 1
weight: 1.000000
port info: 
    vertex: 3, A: input, bit_vector 3 
    vertex: 4, A: input, bit_vector 3 
    vertex: 15, en: input, bit_vector 3 

}
{edge id = 2
weight: 1.000000
port info: 
    vertex: 1, CLK: input, bit_vector 4 
    vertex: 7, CLK: input, bit_vector 4 
    vertex: 8, CLK: input, bit_vector 4 
    vertex: 15, clk: input, bit_vector 4 
    vertex: 16, clk: input, bit_vector 4 

}
{edge id = 3
weight: 1.000000
port info: 
    vertex: 7, ARST: input, bit_vector 5 
    vertex: 15, rst: input, bit_vector 5 
    vertex: 16, rst: input, bit_vector 5 

}
{edge id = 4
weight: 8.000000
port info: 
    vertex: 12, B: input, bit_vector 6 7 8 9 10 11 12 13 

}
{edge id = 5
weight: 8.000000
port info: 
    vertex: 8, Q: output, bit_vector 14 15 16 17 18 19 20 21 

}
{edge id = 6
weight: 9.000000
port info: 
    vertex: 0, A: input, bit_vector 22 23 24 25 26 27 28 29 30 
    vertex: 7, Q: output, bit_vector 22 23 24 25 26 27 28 29 30 
    vertex: 9, A: input, bit_vector 22 23 24 25 26 27 28 29 30 
    vertex: 14, A: input, bit_vector 22 23 24 25 26 27 28 29 30 

}
{edge id = 7
weight: 9.000000
port info: 
    vertex: 0, Y: output, bit_vector 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 
    vertex: 10, B: input, bit_vector 31 32 33 34 35 36 37 38 39 

}
{edge id = 8
weight: 8.000000
port info: 
    vertex: 1, ADDR: input, bit_vector 63 64 65 66 67 68 69 70 
    vertex: 13, Y: output, bit_vector 63 64 65 66 67 68 69 70 

}
{edge id = 9
weight: 8.000000
port info: 
    vertex: 1, DATA: input, bit_vector 71 72 73 74 75 76 77 78 
    vertex: 12, Y: output, bit_vector 71 72 73 74 75 76 77 78 

}
{edge id = 10
weight: 8.000000
port info: 
    vertex: 1, EN: input, bit_vector 79 80 81 82 83 84 85 86 
    vertex: 11, Y: output, bit_vector 79 80 81 82 83 84 85 86 

}
{edge id = 11
weight: 1.000000
port info: 
    vertex: 2, B: input, bit_vector 87 
    vertex: 4, Y: output, bit_vector 87 

}
{edge id = 12
weight: 1.000000
port info: 
    vertex: 2, Y: output, bit_vector 88 
    vertex: 10, S: input, bit_vector 88 

}
{edge id = 13
weight: 1.000000
port info: 
    vertex: 3, B: input, bit_vector 89 
    vertex: 5, Y: output, bit_vector 89 

}
{edge id = 14
weight: 1.000000
port info: 
    vertex: 3, Y: output, bit_vector 90 
    vertex: 9, S: input, bit_vector 90 

}
{edge id = 15
weight: 8.000000
port info: 
    vertex: 6, ADDR: input, bit_vector 91 92 93 94 95 96 97 98 
    vertex: 15, addr: output, bit_vector 91 92 93 94 95 96 97 98 

}
{edge id = 16
weight: 8.000000
port info: 
    vertex: 6, DATA: output, bit_vector 99 100 101 102 103 104 105 106 
    vertex: 8, D: input, bit_vector 99 100 101 102 103 104 105 106 

}
{edge id = 17
weight: 9.000000
port info: 
    vertex: 7, D: input, bit_vector 107 108 109 110 111 112 113 114 115 
    vertex: 10, Y: output, bit_vector 107 108 109 110 111 112 113 114 115 

}
{edge id = 18
weight: 9.000000
port info: 
    vertex: 9, B: input, bit_vector 116 117 118 119 120 121 122 123 124 
    vertex: 14, Y: output, bit_vector 116 117 118 119 120 121 122 123 124 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 

}
{edge id = 19
weight: 9.000000
port info: 
    vertex: 9, Y: output, bit_vector 125 126 127 128 129 130 131 132 133 
    vertex: 10, A: input, bit_vector 125 126 127 128 129 130 131 132 133 

}
{edge id = 20
weight: 8.000000
port info: 
    vertex: 13, B: input, bit_vector 134 135 136 137 138 139 140 141 
    vertex: 16, addr: output, bit_vector 134 135 136 137 138 139 140 141 

}
{edge id = 21
weight: 8.000000
port info: 
    vertex: 11, A: input, bit_vector 0 0 0 0 0 0 0 0 

}
{edge id = 22
weight: 32.000000
port info: 
    vertex: 0, B: input, bit_vector 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

}
{edge id = 23
weight: 8.000000
port info: 
    vertex: 11, B: input, bit_vector 1 1 1 1 1 1 1 1 

}
{edge id = 24
weight: 1.000000
port info: 
    vertex: 6, CLK: input, bit_vector x 

}
{edge id = 25
weight: 8.000000
port info: 
    vertex: 12, A: input, bit_vector x x x x x x x x 

}

[2025-12-10 12:47:12.375] DEBUG: Test end
[2025-12-10 12:47:12.375] DEBUG: Testing hierarchy ...
[2025-12-10 12:47:12.375] DEBUG: roots: fifo 
[2025-12-10 12:47:12.375] DEBUG: module fifo:
[2025-12-10 12:47:12.375] DEBUG:   fifo_reader -> $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
[2025-12-10 12:47:12.375] DEBUG:   fifo_writer -> $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
[2025-12-10 12:47:12.375] DEBUG:   parents: none
[2025-12-10 12:47:12.375] DEBUG: module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000:
[2025-12-10 12:47:12.375] DEBUG:   children: none
[2025-12-10 12:47:12.375] DEBUG:   parents: fifo 
[2025-12-10 12:47:12.375] DEBUG: Test end
[2025-12-10 12:47:12.375] DEBUG: Testing hgraph2hMetis output ...
[2025-12-10 12:47:12.375] DEBUG: hMetis file written for module fifo: ../kahypar/run_hmetis.txt
