Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 17:07:12 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (12)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_divider/slow_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.505        0.000                      0                   43        0.152        0.000                      0                   43        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.505        0.000                      0                   43        0.152        0.000                      0                   43        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.145ns (25.765%)  route 3.299ns (74.235%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.511     9.479    display_counter[15]_i_2_n_0
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.124     9.603 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.603    digit_select[0]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.029    15.108    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.173ns (26.230%)  route 3.299ns (73.770%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.511     9.479    display_counter[15]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.152     9.631 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.631    digit_select[1]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.075    15.154    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.145ns (27.971%)  route 2.948ns (72.029%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.160     9.129    display_counter[15]_i_2_n_0
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.253 r  display_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.253    display_counter[10]
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[10]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.077    15.201    display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.167ns (28.357%)  route 2.948ns (71.644%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.160     9.129    display_counter[15]_i_2_n_0
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.146     9.275 r  display_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.275    display_counter[13]
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.118    15.242    display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.145ns (28.977%)  route 2.806ns (71.023%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.018     8.987    display_counter[15]_i_2_n_0
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  display_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.111    display_counter[14]
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[14]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.081    15.205    display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 display_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.171ns (29.441%)  route 2.806ns (70.559%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  display_counter_reg[13]/Q
                         net (fo=2, routed)           0.749     6.387    display_counter_reg_n_0_[13]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.295     6.682 r  display_counter[15]_i_6/O
                         net (fo=1, routed)           0.432     7.114    display_counter[15]_i_6_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.238 r  display_counter[15]_i_5/O
                         net (fo=1, routed)           0.607     7.845    display_counter[15]_i_5_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          1.018     8.987    display_counter[15]_i_2_n_0
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.150     9.137 r  display_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.137    display_counter[15]
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[15]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.118    15.242    display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.014ns (26.094%)  route 2.872ns (73.906%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.830     6.505    clk_divider/COUNT[11]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.629 r  clk_divider/COUNT[19]_i_6/O
                         net (fo=1, routed)           0.282     6.911    clk_divider/COUNT[19]_i_6_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  clk_divider/COUNT[19]_i_4/O
                         net (fo=1, routed)           0.607     7.642    clk_divider/COUNT[19]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.153     8.918    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.042 r  clk_divider/COUNT[14]_i_1/O
                         net (fo=1, routed)           0.000     9.042    clk_divider/COUNT_0[14]
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[14]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077    15.172    clk_divider/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.014ns (26.114%)  route 2.869ns (73.886%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.830     6.505    clk_divider/COUNT[11]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.629 r  clk_divider/COUNT[19]_i_6/O
                         net (fo=1, routed)           0.282     6.911    clk_divider/COUNT[19]_i_6_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  clk_divider/COUNT[19]_i_4/O
                         net (fo=1, routed)           0.607     7.642    clk_divider/COUNT[19]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.150     8.915    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.039 r  clk_divider/COUNT[15]_i_1/O
                         net (fo=1, routed)           0.000     9.039    clk_divider/COUNT_0[15]
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[15]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.081    15.176    clk_divider/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.040ns (26.585%)  route 2.872ns (73.415%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.830     6.505    clk_divider/COUNT[11]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.629 r  clk_divider/COUNT[19]_i_6/O
                         net (fo=1, routed)           0.282     6.911    clk_divider/COUNT[19]_i_6_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  clk_divider/COUNT[19]_i_4/O
                         net (fo=1, routed)           0.607     7.642    clk_divider/COUNT[19]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.153     8.918    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.150     9.068 r  clk_divider/COUNT[17]_i_1/O
                         net (fo=1, routed)           0.000     9.068    clk_divider/COUNT_0[17]
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[17]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.118    15.213    clk_divider/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.040ns (26.605%)  route 2.869ns (73.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.830     6.505    clk_divider/COUNT[11]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.124     6.629 r  clk_divider/COUNT[19]_i_6/O
                         net (fo=1, routed)           0.282     6.911    clk_divider/COUNT[19]_i_6_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  clk_divider/COUNT[19]_i_4/O
                         net (fo=1, routed)           0.607     7.642    clk_divider/COUNT[19]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.150     8.915    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.150     9.065 r  clk_divider/COUNT[16]_i_1/O
                         net (fo=1, routed)           0.000     9.065    clk_divider/COUNT_0[16]
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[16]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.118    15.213    clk_divider/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounced_start_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  start_stop_sync_reg[1]/Q
                         net (fo=2, routed)           0.099     1.718    start_stop_sync[1]
    SLICE_X2Y3           LUT4 (Prop_lut4_I2_O)        0.045     1.763 r  debounced_start_stop_i_1/O
                         net (fo=1, routed)           0.000     1.763    debounced_start_stop_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  debounced_start_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  debounced_start_stop_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.120     1.611    debounced_start_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164     1.643 f  display_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.818    display_counter_reg_n_0_[0]
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  display_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    display_counter[0]
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.120     1.599    display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.230ns (54.715%)  route 0.190ns (45.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.190     1.791    digit_select_reg_n_0_[1]
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.102     1.893 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    digit_select[1]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.107     1.580    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 f  clk_divider/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.244     1.884    clk_divider/COUNT[0]
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.929 r  clk_divider/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    clk_divider/COUNT_0[0]
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.121     1.597    clk_divider/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_stop_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.768%)  route 0.333ns (70.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  start_stop_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  start_stop_sync_reg[0]/Q
                         net (fo=2, routed)           0.333     1.952    start_stop_sync[0]
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.061     1.555    start_stop_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_stop_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.625%)  route 0.319ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  start_stop_sync_reg[1]/Q
                         net (fo=2, routed)           0.319     1.939    start_stop_sync[1]
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  start_stop_sync_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.059     1.537    start_stop_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 clk_divider/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.245ns (45.254%)  route 0.296ns (54.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.148     1.624 r  clk_divider/slow_clk_reg/Q
                         net (fo=17, routed)          0.296     1.921    clk_divider/CLK
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.097     2.018 r  clk_divider/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     2.018    clk_divider/slow_clk_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  clk_divider/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/slow_clk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.131     1.607    clk_divider/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  running_reg/Q
                         net (fo=29, routed)          0.302     1.928    debug_OBUF
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.097     2.025 r  running_i_1/O
                         net (fo=1, routed)           0.000     2.025    running_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.131     1.609    running_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.254ns (44.790%)  route 0.313ns (55.210%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164     1.643 f  display_counter_reg[1]/Q
                         net (fo=2, routed)           0.201     1.844    display_counter_reg_n_0_[1]
    SLICE_X2Y2           LUT6 (Prop_lut6_I1_O)        0.045     1.889 r  display_counter[15]_i_2/O
                         net (fo=17, routed)          0.112     2.001    display_counter[15]_i_2_n_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  display_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.046    display_counter[1]
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.121     1.600    display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.830%)  route 0.381ns (67.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.381     1.995    digit_select_reg_n_0_[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.040 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     2.040    digit_select[0]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.091     1.564    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     debounced_start_stop_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    digit_select_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    digit_select_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     display_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     display_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     display_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     display_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     display_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     display_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     debounced_start_stop_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     debounced_start_stop_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     display_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     display_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     display_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     display_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     debounced_start_stop_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     debounced_start_stop_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    digit_select_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     display_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     display_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     display_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     display_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 2.180ns (23.747%)  route 7.001ns (76.253%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          4.501     5.958    mode_IBUF[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.150     6.108 r  time_count[11]_i_9/O
                         net (fo=2, routed)           0.883     6.991    time_count[11]_i_9_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.326     7.317 r  time_count[15]_i_16/O
                         net (fo=1, routed)           0.620     7.937    time_count[15]_i_16_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     8.061 r  time_count[15]_i_6/O
                         net (fo=1, routed)           0.996     9.057    time_count[15]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.124     9.181 r  time_count[15]_i_2/O
                         net (fo=1, routed)           0.000     9.181    p_1_in[15]
    SLICE_X1Y9           FDCE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 1.704ns (21.093%)  route 6.375ns (78.907%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          5.007     6.463    mode_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.811     7.398    time_count[7]_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  time_count[7]_i_1/O
                         net (fo=4, routed)           0.557     8.079    time_count[7]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  time_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 1.704ns (21.093%)  route 6.375ns (78.907%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          5.007     6.463    mode_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.811     7.398    time_count[7]_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  time_count[7]_i_1/O
                         net (fo=4, routed)           0.557     8.079    time_count[7]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  time_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 2.056ns (25.501%)  route 6.007ns (74.499%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          4.501     5.958    mode_IBUF[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.150     6.108 r  time_count[11]_i_9/O
                         net (fo=2, routed)           0.843     6.951    time_count[11]_i_9_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.326     7.277 r  time_count[11]_i_6/O
                         net (fo=1, routed)           0.662     7.939    time_count[11]_i_6_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  time_count[11]_i_2/O
                         net (fo=1, routed)           0.000     8.063    p_1_in[11]
    SLICE_X2Y8           FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 1.704ns (21.297%)  route 6.298ns (78.703%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          5.007     6.463    mode_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.811     7.398    time_count[7]_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  time_count[7]_i_1/O
                         net (fo=4, routed)           0.480     8.002    time_count[7]_i_1_n_0
    SLICE_X3Y11          FDCE                                         r  time_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.094ns (51.489%)  route 3.857ns (48.511%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[4]/G
    SLICE_X4Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bcd_decoder/disp_reg[4]/Q
                         net (fo=1, routed)           3.857     4.416    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.952 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.952    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 1.731ns (21.958%)  route 6.153ns (78.042%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=27, routed)          4.579     6.035    mode_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  time_count[15]_i_3/O
                         net (fo=1, routed)           0.797     6.956    time_count[15]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.152     7.108 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.777     7.884    time_count[15]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  time_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 1.731ns (21.958%)  route 6.153ns (78.042%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=27, routed)          4.579     6.035    mode_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  time_count[15]_i_3/O
                         net (fo=1, routed)           0.797     6.956    time_count[15]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.152     7.108 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.777     7.884    time_count[15]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  time_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 1.731ns (21.958%)  route 6.153ns (78.042%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=27, routed)          4.579     6.035    mode_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  time_count[15]_i_3/O
                         net (fo=1, routed)           0.797     6.956    time_count[15]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.152     7.108 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.776     7.884    time_count[15]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  time_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            time_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 1.704ns (21.657%)  route 6.165ns (78.343%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  mode_IBUF[1]_inst/O
                         net (fo=34, routed)          5.007     6.463    mode_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.811     7.398    time_count[7]_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  time_count[7]_i_1/O
                         net (fo=4, routed)           0.347     7.869    time_count[7]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  time_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.239ns (61.235%)  route 0.151ns (38.765%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  time_count_reg[1]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 r  time_count_reg[1]/Q
                         net (fo=10, routed)          0.151     0.345    time_count_reg_n_0_[1]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  time_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    p_1_in[2]
    SLICE_X6Y10          FDCE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.239ns (55.379%)  route 0.193ns (44.621%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  time_count_reg[5]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 r  time_count_reg[5]/Q
                         net (fo=14, routed)          0.193     0.387    p_0_in[1]
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  time_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.432    p_1_in[5]
    SLICE_X3Y9           FDCE                                         r  time_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.239ns (49.674%)  route 0.242ns (50.326%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  time_count_reg[12]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 f  time_count_reg[12]/Q
                         net (fo=13, routed)          0.242     0.436    time_count_reg_n_0_[12]
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.481 r  time_count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.481    p_1_in[12]
    SLICE_X1Y9           FDCE                                         r  time_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.239ns (49.646%)  route 0.242ns (50.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  time_count_reg[4]/Q
                         net (fo=15, routed)          0.242     0.436    p_0_in[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.481 r  time_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.481    p_1_in[4]
    SLICE_X3Y11          FDCE                                         r  time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.239ns (49.438%)  route 0.244ns (50.562%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  time_count_reg[1]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 r  time_count_reg[1]/Q
                         net (fo=10, routed)          0.244     0.438    time_count_reg_n_0_[1]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.483 r  time_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    p_1_in[1]
    SLICE_X5Y9           FDCE                                         r  time_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.239ns (48.446%)  route 0.254ns (51.554%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  time_count_reg[0]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 f  time_count_reg[0]/Q
                         net (fo=11, routed)          0.254     0.448    time_count_reg_n_0_[0]
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.493 r  time_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.493    p_1_in[0]
    SLICE_X5Y9           FDCE                                         r  time_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.262ns (51.274%)  route 0.249ns (48.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  time_count_reg[13]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.217     0.217 r  time_count_reg[13]/Q
                         net (fo=12, routed)          0.249     0.466    time_count_reg_n_0_[13]
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.511 r  time_count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.511    p_1_in[13]
    SLICE_X2Y11          FDCE                                         r  time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.284ns (55.368%)  route 0.229ns (44.632%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  time_count_reg[6]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 f  time_count_reg[6]/Q
                         net (fo=13, routed)          0.112     0.306    p_0_in[2]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  time_count[10]_i_3/O
                         net (fo=2, routed)           0.117     0.468    time_count[10]_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.513 r  time_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.513    p_1_in[10]
    SLICE_X2Y10          FDCE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.284ns (55.368%)  route 0.229ns (44.632%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  time_count_reg[6]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 f  time_count_reg[6]/Q
                         net (fo=13, routed)          0.112     0.306    p_0_in[2]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  time_count[10]_i_3/O
                         net (fo=2, routed)           0.117     0.468    time_count[10]_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.513 r  time_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.513    p_1_in[9]
    SLICE_X2Y10          FDCE                                         r  time_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.239ns (46.156%)  route 0.279ns (53.844%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  time_count_reg[6]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.194     0.194 r  time_count_reg[6]/Q
                         net (fo=13, routed)          0.279     0.473    p_0_in[2]
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.518 r  time_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.518    p_1_in[6]
    SLICE_X3Y9           FDCE                                         r  time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.311ns (48.261%)  route 4.622ns (51.739%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.682     6.290    digit_select_reg_n_0_[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.150     6.440 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.940    10.380    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.085 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.085    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.079ns (46.177%)  route 4.754ns (53.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.682     6.290    digit_select_reg_n_0_[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.073    10.487    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.986 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.986    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 4.103ns (46.584%)  route 4.705ns (53.416%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.674     6.282    digit_select_reg_n_0_[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.031    10.437    dp_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.960 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.960    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 4.326ns (52.377%)  route 3.934ns (47.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.674     6.282    digit_select_reg_n_0_[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.152     6.434 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.260     9.694    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.412 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.412    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 4.078ns (49.609%)  route 4.142ns (50.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.674     6.282    digit_select_reg_n_0_[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.468     9.874    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.372 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    13.372    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 4.154ns (71.012%)  route 1.696ns (28.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  running_reg/Q
                         net (fo=29, routed)          1.696     7.333    debug_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.676    11.009 r  debug_OBUF_inst/O
                         net (fo=0)                   0.000    11.009    debug
    U16                                                               r  debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.341ns (25.326%)  route 3.954ns (74.674%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  running_reg/Q
                         net (fo=29, routed)          1.455     7.092    debug_OBUF
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.289     7.381 r  time_count[11]_i_9/O
                         net (fo=2, routed)           0.883     8.264    time_count[11]_i_9_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.326     8.590 r  time_count[15]_i_16/O
                         net (fo=1, routed)           0.620     9.211    time_count[15]_i_16_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     9.335 r  time_count[15]_i_6/O
                         net (fo=1, routed)           0.996    10.330    time_count[15]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.454 r  time_count[15]_i_2/O
                         net (fo=1, routed)           0.000    10.454    p_1_in[15]
    SLICE_X1Y9           FDCE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.049ns (20.166%)  route 4.153ns (79.834%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  running_reg/Q
                         net (fo=29, routed)          1.208     6.845    debug_OBUF
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.295     7.140 r  time_count[14]_i_2/O
                         net (fo=13, routed)          1.348     8.488    time_count[14]_i_2_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  time_count[15]_i_4/O
                         net (fo=2, routed)           0.820     9.433    time_count[15]_i_4_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.152     9.585 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.777    10.361    time_count[15]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  time_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.049ns (20.166%)  route 4.153ns (79.834%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  running_reg/Q
                         net (fo=29, routed)          1.208     6.845    debug_OBUF
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.295     7.140 r  time_count[14]_i_2/O
                         net (fo=13, routed)          1.348     8.488    time_count[14]_i_2_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  time_count[15]_i_4/O
                         net (fo=2, routed)           0.820     9.433    time_count[15]_i_4_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.152     9.585 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.777    10.361    time_count[15]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  time_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.049ns (20.166%)  route 4.153ns (79.834%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  running_reg/Q
                         net (fo=29, routed)          1.208     6.845    debug_OBUF
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.295     7.140 r  time_count[14]_i_2/O
                         net (fo=13, routed)          1.348     8.488    time_count[14]_i_2_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  time_count[15]_i_4/O
                         net (fo=2, routed)           0.820     9.433    time_count[15]_i_4_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.152     9.585 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.776    10.361    time_count[15]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  time_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.231ns (34.446%)  route 0.440ns (65.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.262     1.876    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.921 f  bcd_decoder/disp_reg[6]_i_4/O
                         net (fo=7, routed)           0.178     2.099    bcd_decoder/disp_reg[6]_i_4_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.045     2.144 r  bcd_decoder/disp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.144    bcd_decoder/disp_reg[0]_i_1_n_0
    SLICE_X4Y11          LDCE                                         r  bcd_decoder/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.231ns (31.591%)  route 0.500ns (68.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.323     1.937    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.982 f  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=8, routed)           0.177     2.159    bcd_decoder/disp_reg[6]_i_3_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.045     2.204 r  bcd_decoder/disp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    bcd_decoder/disp_reg[4]_i_1_n_0
    SLICE_X4Y11          LDCE                                         r  bcd_decoder/disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.234ns (29.507%)  route 0.559ns (70.493%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.262     1.876    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.921 f  bcd_decoder/disp_reg[6]_i_4/O
                         net (fo=7, routed)           0.178     2.099    bcd_decoder/disp_reg[6]_i_4_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.048     2.147 r  bcd_decoder/disp_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.266    bcd_decoder/disp_reg[1]_i_1_n_0
    SLICE_X4Y11          LDCE                                         r  bcd_decoder/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.235ns (29.260%)  route 0.568ns (70.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.262     1.876    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  bcd_decoder/disp_reg[6]_i_4/O
                         net (fo=7, routed)           0.179     2.100    bcd_decoder/disp_reg[6]_i_4_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I1_O)        0.049     2.149 r  bcd_decoder/disp_reg[6]_i_1/O
                         net (fo=1, routed)           0.128     2.276    bcd_decoder/disp_reg[6]_i_1_n_0
    SLICE_X4Y13          LDCE                                         r  bcd_decoder/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.231ns (28.183%)  route 0.589ns (71.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.262     1.876    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.921 f  bcd_decoder/disp_reg[6]_i_4/O
                         net (fo=7, routed)           0.179     2.100    bcd_decoder/disp_reg[6]_i_4_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.045     2.145 r  bcd_decoder/disp_reg[2]_i_1/O
                         net (fo=1, routed)           0.148     2.293    bcd_decoder/disp_reg[2]_i_1_n_0
    SLICE_X4Y13          LDCE                                         r  bcd_decoder/disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.235ns (25.956%)  route 0.670ns (74.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.323     1.937    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=8, routed)           0.174     2.156    bcd_decoder/disp_reg[6]_i_3_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.049     2.205 r  bcd_decoder/disp_reg[3]_i_1/O
                         net (fo=1, routed)           0.174     2.378    bcd_decoder/disp_reg[3]_i_1_n_0
    SLICE_X4Y13          LDCE                                         r  bcd_decoder/disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.237ns (26.022%)  route 0.674ns (73.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.323     1.937    bcd_decoder/disp_reg[0]_i_1_1
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=8, routed)           0.177     2.159    bcd_decoder/disp_reg[6]_i_3_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.051     2.210 r  bcd_decoder/disp_reg[5]_i_1/O
                         net (fo=1, routed)           0.174     2.384    bcd_decoder/disp_reg[5]_i_1_n_0
    SLICE_X4Y13          LDCE                                         r  bcd_decoder/disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.246ns (25.419%)  route 0.722ns (74.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  running_reg/Q
                         net (fo=29, routed)          0.722     2.348    debug_OBUF
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.098     2.446 r  time_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.446    p_1_in[0]
    SLICE_X5Y9           FDCE                                         r  time_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.246ns (24.279%)  route 0.767ns (75.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.148     1.626 f  running_reg/Q
                         net (fo=29, routed)          0.767     2.393    debug_OBUF
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.098     2.491 r  time_count[11]_i_2/O
                         net (fo=1, routed)           0.000     2.491    p_1_in[11]
    SLICE_X2Y8           FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.055ns  (logic 0.246ns (23.309%)  route 0.809ns (76.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  running_reg/Q
                         net (fo=29, routed)          0.809     2.436    debug_OBUF
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.098     2.534 r  time_count[7]_i_2/O
                         net (fo=1, routed)           0.000     2.534    p_1_in[7]
    SLICE_X4Y9           FDCE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            digit_select_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.548ns  (logic 1.441ns (31.691%)  route 3.107ns (68.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          3.107     4.548    reset_IBUF
    SLICE_X4Y12          FDCE                                         f  digit_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513     4.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            digit_select_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.548ns  (logic 1.441ns (31.691%)  route 3.107ns (68.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          3.107     4.548    reset_IBUF
    SLICE_X4Y12          FDCE                                         f  digit_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513     4.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  digit_select_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.441ns (33.040%)  route 2.921ns (66.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.921     4.362    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.441ns (33.040%)  route 2.921ns (66.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.921     4.362    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.441ns (33.040%)  route 2.921ns (66.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.921     4.362    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.441ns (33.040%)  route 2.921ns (66.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.921     4.362    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  display_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.441ns (33.089%)  route 2.914ns (66.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.914     4.356    clk_divider/reset_IBUF
    SLICE_X6Y4           FDCE                                         f  clk_divider/COUNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517     4.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.441ns (33.089%)  route 2.914ns (66.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.914     4.356    clk_divider/reset_IBUF
    SLICE_X6Y4           FDCE                                         f  clk_divider/COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517     4.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.441ns (33.089%)  route 2.914ns (66.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.914     4.356    clk_divider/reset_IBUF
    SLICE_X6Y4           FDCE                                         f  clk_divider/COUNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517     4.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.441ns (33.089%)  route 2.914ns (66.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=63, routed)          2.914     4.356    clk_divider/reset_IBUF
    SLICE_X6Y4           FDCE                                         f  clk_divider/COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517     4.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  clk_divider/COUNT_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_stop
                            (input port)
  Destination:            start_stop_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.222ns (29.999%)  route 0.518ns (70.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_stop (IN)
                         net (fo=0)                   0.000     0.000    start_stop
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_stop_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.740    start_stop_IBUF
    SLICE_X0Y5           FDCE                                         r  start_stop_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.210ns (17.928%)  route 0.959ns (82.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.959     1.169    reset_IBUF
    SLICE_X0Y5           FDCE                                         f  start_stop_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/slow_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.124%)  route 1.014ns (82.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.014     1.224    clk_divider/reset_IBUF
    SLICE_X6Y6           FDCE                                         f  clk_divider/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/slow_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.210ns (17.076%)  route 1.017ns (82.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.017     1.227    reset_IBUF
    SLICE_X2Y5           FDCE                                         f  display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.210ns (17.076%)  route 1.017ns (82.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          1.017     1.227    reset_IBUF
    SLICE_X2Y5           FDCE                                         f  display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  display_counter_reg[13]/C





