<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › async_tx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>async_tx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright © 2006, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASYNC_TX_H_</span>
<span class="cp">#define _ASYNC_TX_H_</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cm">/* on architectures without dma-mapping capabilities we need to ensure</span>
<span class="cm"> * that the asynchronous path compiles away</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_HAS_DMA</span>
<span class="cp">#define __async_inline</span>
<span class="cp">#else</span>
<span class="cp">#define __async_inline __always_inline</span>
<span class="cp">#endif</span>

<span class="cm">/**</span>
<span class="cm"> * dma_chan_ref - object used to manage dma channels received from the</span>
<span class="cm"> *   dmaengine core.</span>
<span class="cm"> * @chan - the channel being tracked</span>
<span class="cm"> * @node - node for the channel to be placed on async_tx_master_list</span>
<span class="cm"> * @rcu - for list_del_rcu</span>
<span class="cm"> * @count - number of times this channel is listed in the pool</span>
<span class="cm"> *	(for channels with multiple capabiities)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_chan_ref</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rcu_head</span> <span class="n">rcu</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * async_tx_flags - modifiers for the async_* calls</span>
<span class="cm"> * @ASYNC_TX_XOR_ZERO_DST: this flag must be used for xor operations where the</span>
<span class="cm"> * the destination address is not a source.  The asynchronous case handles this</span>
<span class="cm"> * implicitly, the synchronous case needs to zero the destination block.</span>
<span class="cm"> * @ASYNC_TX_XOR_DROP_DST: this flag must be used if the destination address is</span>
<span class="cm"> * also one of the source addresses.  In the synchronous case the destination</span>
<span class="cm"> * address is an implied source, whereas the asynchronous case it must be listed</span>
<span class="cm"> * as a source.  The destination address must be the first address in the source</span>
<span class="cm"> * array.</span>
<span class="cm"> * @ASYNC_TX_ACK: immediately ack the descriptor, precludes setting up a</span>
<span class="cm"> * dependency chain</span>
<span class="cm"> * @ASYNC_TX_FENCE: specify that the next operation in the dependency</span>
<span class="cm"> * chain uses this operation&#39;s result as an input</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">async_tx_flags</span> <span class="p">{</span>
	<span class="n">ASYNC_TX_XOR_ZERO_DST</span>	 <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">ASYNC_TX_XOR_DROP_DST</span>	 <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">ASYNC_TX_ACK</span>		 <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">ASYNC_TX_FENCE</span>		 <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct async_submit_ctl - async_tx submission/completion modifiers</span>
<span class="cm"> * @flags: submission modifiers</span>
<span class="cm"> * @depend_tx: parent dependency of the current operation being submitted</span>
<span class="cm"> * @cb_fn: callback routine to run at operation completion</span>
<span class="cm"> * @cb_param: parameter for the callback routine</span>
<span class="cm"> * @scribble: caller provided space for dma/page address conversions</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">async_tx_flags</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">depend_tx</span><span class="p">;</span>
	<span class="n">dma_async_tx_callback</span> <span class="n">cb_fn</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">cb_param</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">scribble</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_DMA_ENGINE</span>
<span class="cp">#define async_tx_issue_pending_all dma_issue_pending_all</span>

<span class="cm">/**</span>
<span class="cm"> * async_tx_issue_pending - send pending descriptor to the hardware channel</span>
<span class="cm"> * @tx: descriptor handle to retrieve hardware context</span>
<span class="cm"> *</span>
<span class="cm"> * Note: any dependent operations will have already been issued by</span>
<span class="cm"> * async_tx_channel_switch, or (in the case of no channel switch) will</span>
<span class="cm"> * be already pending on this channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">async_tx_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">tx</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>

		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#ifdef CONFIG_ARCH_HAS_ASYNC_TX_FIND_CHANNEL</span>
<span class="cp">#include &lt;asm/async_tx.h&gt;</span>
<span class="cp">#else</span>
<span class="cp">#define async_tx_find_channel(dep, type, dst, dst_count, src, src_count, len) \</span>
<span class="cp">	 __async_tx_find_channel(dep, type)</span>
<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span>
<span class="n">__async_tx_find_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">dma_transaction_type</span> <span class="n">tx_type</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_HAS_ASYNC_TX_FIND_CHANNEL */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">async_tx_issue_pending_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">do</span> <span class="p">{</span> <span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">async_tx_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">do</span> <span class="p">{</span> <span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span>
<span class="nf">async_tx_find_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">,</span>
		      <span class="k">enum</span> <span class="n">dma_transaction_type</span> <span class="n">tx_type</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">dst</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">dst_count</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">src</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_count</span><span class="p">,</span>
		      <span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/**</span>
<span class="cm"> * async_tx_sync_epilog - actions to take if an operation is run synchronously</span>
<span class="cm"> * @cb_fn: function to call when the transaction completes</span>
<span class="cm"> * @cb_fn_param: parameter to pass to the callback routine</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">async_tx_sync_epilog</span><span class="p">(</span><span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">submit</span><span class="o">-&gt;</span><span class="n">cb_fn</span><span class="p">)</span>
		<span class="n">submit</span><span class="o">-&gt;</span><span class="n">cb_fn</span><span class="p">(</span><span class="n">submit</span><span class="o">-&gt;</span><span class="n">cb_param</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma</span><span class="p">;</span>
<span class="p">}</span> <span class="n">addr_conv_t</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">init_async_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">args</span><span class="p">,</span> <span class="k">enum</span> <span class="n">async_tx_flags</span> <span class="n">flags</span><span class="p">,</span>
		  <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">,</span>
		  <span class="n">dma_async_tx_callback</span> <span class="n">cb_fn</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">cb_param</span><span class="p">,</span>
		  <span class="n">addr_conv_t</span> <span class="o">*</span><span class="n">scribble</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">args</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">args</span><span class="o">-&gt;</span><span class="n">depend_tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="n">args</span><span class="o">-&gt;</span><span class="n">cb_fn</span> <span class="o">=</span> <span class="n">cb_fn</span><span class="p">;</span>
	<span class="n">args</span><span class="o">-&gt;</span><span class="n">cb_param</span> <span class="o">=</span> <span class="n">cb_param</span><span class="p">;</span>
	<span class="n">args</span><span class="o">-&gt;</span><span class="n">scribble</span> <span class="o">=</span> <span class="n">scribble</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">async_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_xor</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">src_list</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span>
	  <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_xor_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">src_list</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span>
	      <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">result</span><span class="p">,</span>
	      <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_memcpy</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest_offset</span><span class="p">,</span>
	     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_offset</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span>
	     <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_memset</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span>
	     <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">async_trigger_callback</span><span class="p">(</span><span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_gen_syndrome</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">blocks</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		   <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_syndrome_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">blocks</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		   <span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="k">enum</span> <span class="n">sum_check_flags</span> <span class="o">*</span><span class="n">pqres</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">spare</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_raid6_2data_recov</span><span class="p">(</span><span class="kt">int</span> <span class="n">src_num</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="kt">int</span> <span class="n">faila</span><span class="p">,</span> <span class="kt">int</span> <span class="n">failb</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">ptrs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="n">async_raid6_datap_recov</span><span class="p">(</span><span class="kt">int</span> <span class="n">src_num</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="kt">int</span> <span class="n">faila</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">ptrs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">async_submit_ctl</span> <span class="o">*</span><span class="n">submit</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">async_tx_quiesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">**</span><span class="n">tx</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* _ASYNC_TX_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
