module PC #(
	parameter d_width = 32
)
(
	input clk, rst_n,
	output [d_width - 1 : 0] PC
);

	always @(posedge clk or negedge rst_n) begin
		if(~rst_n) PC <= 32'd0;
		else PC <= PC + 4;
	end
endmodule