// Seed: 881533466
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_8 = 1 - id_5;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11
    , id_34,
    output wor id_12,
    input wire id_13,
    input supply1 id_14,
    input wor id_15,
    output tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input supply1 id_19,
    output supply0 id_20,
    output supply1 id_21,
    input tri0 id_22,
    input wire id_23,
    output wire id_24,
    input wor id_25,
    input wand id_26,
    input supply0 id_27,
    input wand id_28,
    output tri id_29,
    output tri1 id_30,
    input supply1 id_31,
    output tri1 id_32
);
  assign id_29 = 1;
  module_0(
      id_32, id_12, id_30, id_14, id_22, id_3, id_31, id_23, id_24, id_16, id_8, id_30, id_23, id_24
  );
endmodule
