|DE10_Replica1
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => main_clock:mclk.inclk0
MAX10_CLK1_50 => fractional_clock_divider:uclk.clk_in
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= sdram_controller:sdram_inst.sdram_addr[0]
DRAM_ADDR[1] <= sdram_controller:sdram_inst.sdram_addr[1]
DRAM_ADDR[2] <= sdram_controller:sdram_inst.sdram_addr[2]
DRAM_ADDR[3] <= sdram_controller:sdram_inst.sdram_addr[3]
DRAM_ADDR[4] <= sdram_controller:sdram_inst.sdram_addr[4]
DRAM_ADDR[5] <= sdram_controller:sdram_inst.sdram_addr[5]
DRAM_ADDR[6] <= sdram_controller:sdram_inst.sdram_addr[6]
DRAM_ADDR[7] <= sdram_controller:sdram_inst.sdram_addr[7]
DRAM_ADDR[8] <= sdram_controller:sdram_inst.sdram_addr[8]
DRAM_ADDR[9] <= sdram_controller:sdram_inst.sdram_addr[9]
DRAM_ADDR[10] <= sdram_controller:sdram_inst.sdram_addr[10]
DRAM_ADDR[11] <= sdram_controller:sdram_inst.sdram_addr[11]
DRAM_ADDR[12] <= sdram_controller:sdram_inst.sdram_addr[12]
DRAM_BA[0] <= sdram_controller:sdram_inst.sdram_ba[0]
DRAM_BA[1] <= sdram_controller:sdram_inst.sdram_ba[1]
DRAM_CAS_N <= sdram_controller:sdram_inst.sdram_cas_n
DRAM_CKE <= sdram_controller:sdram_inst.sdram_cke
DRAM_CLK <= sdram_controller:sdram_inst.sdram_clk
DRAM_CS_N <= sdram_controller:sdram_inst.sdram_cs_n
DRAM_DQ[0] <> sdram_controller:sdram_inst.sdram_dq[0]
DRAM_DQ[1] <> sdram_controller:sdram_inst.sdram_dq[1]
DRAM_DQ[2] <> sdram_controller:sdram_inst.sdram_dq[2]
DRAM_DQ[3] <> sdram_controller:sdram_inst.sdram_dq[3]
DRAM_DQ[4] <> sdram_controller:sdram_inst.sdram_dq[4]
DRAM_DQ[5] <> sdram_controller:sdram_inst.sdram_dq[5]
DRAM_DQ[6] <> sdram_controller:sdram_inst.sdram_dq[6]
DRAM_DQ[7] <> sdram_controller:sdram_inst.sdram_dq[7]
DRAM_DQ[8] <> sdram_controller:sdram_inst.sdram_dq[8]
DRAM_DQ[9] <> sdram_controller:sdram_inst.sdram_dq[9]
DRAM_DQ[10] <> sdram_controller:sdram_inst.sdram_dq[10]
DRAM_DQ[11] <> sdram_controller:sdram_inst.sdram_dq[11]
DRAM_DQ[12] <> sdram_controller:sdram_inst.sdram_dq[12]
DRAM_DQ[13] <> sdram_controller:sdram_inst.sdram_dq[13]
DRAM_DQ[14] <> sdram_controller:sdram_inst.sdram_dq[14]
DRAM_DQ[15] <> sdram_controller:sdram_inst.sdram_dq[15]
DRAM_LDQM <= sdram_controller:sdram_inst.sdram_dqm[0]
DRAM_RAS_N <= sdram_controller:sdram_inst.sdram_ras_n
DRAM_UDQM <= sdram_controller:sdram_inst.sdram_dqm[1]
DRAM_WE_N <= sdram_controller:sdram_inst.sdram_we_n
HEX0[0] <= hexto7seg:h0.seg[0]
HEX0[1] <= hexto7seg:h0.seg[1]
HEX0[2] <= hexto7seg:h0.seg[2]
HEX0[3] <= hexto7seg:h0.seg[3]
HEX0[4] <= hexto7seg:h0.seg[4]
HEX0[5] <= hexto7seg:h0.seg[5]
HEX0[6] <= hexto7seg:h0.seg[6]
HEX0[7] <= hexto7seg:h0.seg[7]
HEX1[0] <= hexto7seg:h1.seg[0]
HEX1[1] <= hexto7seg:h1.seg[1]
HEX1[2] <= hexto7seg:h1.seg[2]
HEX1[3] <= hexto7seg:h1.seg[3]
HEX1[4] <= hexto7seg:h1.seg[4]
HEX1[5] <= hexto7seg:h1.seg[5]
HEX1[6] <= hexto7seg:h1.seg[6]
HEX1[7] <= hexto7seg:h1.seg[7]
HEX2[0] <= hexto7seg:h2.seg[0]
HEX2[1] <= hexto7seg:h2.seg[1]
HEX2[2] <= hexto7seg:h2.seg[2]
HEX2[3] <= hexto7seg:h2.seg[3]
HEX2[4] <= hexto7seg:h2.seg[4]
HEX2[5] <= hexto7seg:h2.seg[5]
HEX2[6] <= hexto7seg:h2.seg[6]
HEX2[7] <= hexto7seg:h2.seg[7]
HEX3[0] <= hexto7seg:h3.seg[0]
HEX3[1] <= hexto7seg:h3.seg[1]
HEX3[2] <= hexto7seg:h3.seg[2]
HEX3[3] <= hexto7seg:h3.seg[3]
HEX3[4] <= hexto7seg:h3.seg[4]
HEX3[5] <= hexto7seg:h3.seg[5]
HEX3[6] <= hexto7seg:h3.seg[6]
HEX3[7] <= hexto7seg:h3.seg[7]
HEX4[0] <= hexto7seg:h4.seg[0]
HEX4[1] <= hexto7seg:h4.seg[1]
HEX4[2] <= hexto7seg:h4.seg[2]
HEX4[3] <= hexto7seg:h4.seg[3]
HEX4[4] <= hexto7seg:h4.seg[4]
HEX4[5] <= hexto7seg:h4.seg[5]
HEX4[6] <= hexto7seg:h4.seg[6]
HEX4[7] <= hexto7seg:h4.seg[7]
HEX5[0] <= hexto7seg:h5.seg[0]
HEX5[1] <= hexto7seg:h5.seg[1]
HEX5[2] <= hexto7seg:h5.seg[2]
HEX5[3] <= hexto7seg:h5.seg[3]
HEX5[4] <= hexto7seg:h5.seg[4]
HEX5[5] <= hexto7seg:h5.seg[5]
HEX5[6] <= hexto7seg:h5.seg[6]
HEX5[7] <= hexto7seg:h5.seg[7]
KEY[0] => cpu_reset_n.IN1
KEY[0] => fractional_clock_divider:uclk.reset_n
KEY[0] => Replica1_CORE:ap1.reset_n
KEY[0] => sram_sdram_bridge:bridge_inst.reset_n
KEY[0] => sdram_controller:sdram_inst.reset_n
KEY[0] => main_clock:mclk.areset
KEY[0] => clk_ticks.ACLR
KEY[1] => ~NO_FANOUT~
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Equal0.IN2
SW[0] => simple_clock_switch:csw.SW[0]
SW[0] => sw_prev[0].DATAIN
SW[1] => Equal0.IN1
SW[1] => simple_clock_switch:csw.SW[1]
SW[1] => sw_prev[1].DATAIN
SW[2] => Equal0.IN0
SW[2] => simple_clock_switch:csw.SW[2]
SW[2] => sw_prev[2].DATAIN
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N <= GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= GSENSOR_SCLK.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> GSENSOR_SDI
GSENSOR_SDO <> GSENSOR_SDO
ARDUINO_IO[1] <> ARDUINO_IO[1]
ARDUINO_IO[3] <> ARDUINO_IO[3]
ARDUINO_IO[4] <> ARDUINO_IO[4]
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> ARDUINO_IO[11]
ARDUINO_IO[13] <> ARDUINO_IO[13]
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_Replica1|hexto7seg:h0
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h1
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h2
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h3
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h4
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|hexto7seg:h5
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|DE10_Replica1|main_clock:mclk
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|DE10_Replica1|main_clock:mclk|altpll:altpll_component
inclk[0] => main_clock_altpll:auto_generated.inclk[0]
inclk[1] => main_clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => main_clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= main_clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE10_Replica1|main_clock:mclk|altpll:altpll_component|main_clock_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk1mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk2mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk5mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk10mhz
reset => clk_out_reg.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|clock_divider:clk15mhz
reset => clk_out_reg.ACLR
reset => cnt.ACLR
clk_in => clk_out_reg.CLK
clk_in => cnt.CLK
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|simple_clock_switch:csw
clock_debug => Mux0.IN0
clock_1hz => Mux0.IN1
clock_1mhz => Mux0.IN2
clock_2mhz => Mux0.IN3
clock_5mhz => Mux0.IN4
clock_10mhz => Mux0.IN5
clock_15mhz => Mux0.IN6
clock_30mhz => Mux0.IN7
SW[0] => Mux0.IN10
SW[1] => Mux0.IN9
SW[2] => Mux0.IN8
main_clock <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|fractional_clock_divider:uclk
clk_in => clk_i.CLK
clk_in => accumulator[5].CLK
clk_in => accumulator[6].CLK
clk_in => accumulator[7].CLK
clk_in => accumulator[8].CLK
clk_in => accumulator[9].CLK
clk_in => accumulator[10].CLK
clk_in => accumulator[11].CLK
clk_in => accumulator[12].CLK
clk_in => accumulator[13].CLK
clk_in => accumulator[14].CLK
clk_in => accumulator[15].CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
reset_n => clk_i.ACLR
reset_n => accumulator[5].ACLR
reset_n => accumulator[6].ACLR
reset_n => accumulator[7].ACLR
reset_n => accumulator[8].ACLR
reset_n => accumulator[9].ACLR
reset_n => accumulator[10].ACLR
reset_n => accumulator[11].ACLR
reset_n => accumulator[12].ACLR
reset_n => accumulator[13].ACLR
reset_n => accumulator[14].ACLR
reset_n => accumulator[15].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
clk_out <= clk_i.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1
sdram_clk => ~NO_FANOUT~
main_clk => CPU_MX65:gen_cpu0:c2:cpu.main_clk
serial_clk => PIA_UART:pia.serial_clk
reset_n => CPU_MX65:gen_cpu0:c2:cpu.reset_n
cpu_reset_n => CPU_MX65:gen_cpu0:c2:cpu.cpu_reset_n
cpu_reset_n => PIA_UART:pia.reset_n
bus_phi2 <= CPU_MX65:gen_cpu0:c2:cpu.phi2
bus_phi1 <= bus_phi1.DB_MAX_OUTPUT_PORT_TYPE
bus_address[0] <= CPU_MX65:gen_cpu0:c2:cpu.addr[0]
bus_address[1] <= CPU_MX65:gen_cpu0:c2:cpu.addr[1]
bus_address[2] <= CPU_MX65:gen_cpu0:c2:cpu.addr[2]
bus_address[3] <= CPU_MX65:gen_cpu0:c2:cpu.addr[3]
bus_address[4] <= CPU_MX65:gen_cpu0:c2:cpu.addr[4]
bus_address[5] <= CPU_MX65:gen_cpu0:c2:cpu.addr[5]
bus_address[6] <= CPU_MX65:gen_cpu0:c2:cpu.addr[6]
bus_address[7] <= CPU_MX65:gen_cpu0:c2:cpu.addr[7]
bus_address[8] <= CPU_MX65:gen_cpu0:c2:cpu.addr[8]
bus_address[9] <= CPU_MX65:gen_cpu0:c2:cpu.addr[9]
bus_address[10] <= CPU_MX65:gen_cpu0:c2:cpu.addr[10]
bus_address[11] <= CPU_MX65:gen_cpu0:c2:cpu.addr[11]
bus_address[12] <= CPU_MX65:gen_cpu0:c2:cpu.addr[12]
bus_address[13] <= CPU_MX65:gen_cpu0:c2:cpu.addr[13]
bus_address[14] <= CPU_MX65:gen_cpu0:c2:cpu.addr[14]
bus_address[15] <= CPU_MX65:gen_cpu0:c2:cpu.addr[15]
bus_data[0] <= data_bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus_data[1] <= data_bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus_data[2] <= data_bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus_data[3] <= data_bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus_data[4] <= data_bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus_data[5] <= data_bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus_data[6] <= data_bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus_data[7] <= data_bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus_rw <= CPU_MX65:gen_cpu0:c2:cpu.rw
bus_mrdy => CPU_MX65:gen_cpu0:c2:cpu.mrdy
bus_strch <= CPU_MX65:gen_cpu0:c2:cpu.strch
bus_bshit <= comb.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_cs_n <= ram_cs_n.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_data[0] => data_bus.DATAB
ext_ram_data[1] => data_bus.DATAB
ext_ram_data[2] => data_bus.DATAB
ext_ram_data[3] => data_bus.DATAB
ext_ram_data[4] => data_bus.DATAB
ext_ram_data[5] => data_bus.DATAB
ext_ram_data[6] => data_bus.DATAB
ext_ram_data[7] => data_bus.DATAB
ext_tram_cs_n <= tram_cs_n.DB_MAX_OUTPUT_PORT_TYPE
ext_tram_data[0] => data_bus.DATAB
ext_tram_data[1] => data_bus.DATAB
ext_tram_data[2] => data_bus.DATAB
ext_tram_data[3] => data_bus.DATAB
ext_tram_data[4] => data_bus.DATAB
ext_tram_data[5] => data_bus.DATAB
ext_tram_data[6] => data_bus.DATAB
ext_tram_data[7] => data_bus.DATAB
uart_rx => PIA_UART:pia.rx
uart_tx <= PIA_UART:pia.tx
spi_cs <= <GND>
spi_sck <= <GND>
spi_mosi <= <GND>
spi_miso => ~NO_FANOUT~
tape_out <= tape_out.DB_MAX_OUTPUT_PORT_TYPE
tape_in => ~NO_FANOUT~
la_state[0] <= la_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
la_state[1] <= la_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu
main_clk => cpu_clock_gen:clk.clk_4x
reset_n => cpu_clock_gen:clk.reset_n
cpu_reset_n => mx65:mx65_inst.reset
phi2 <= cpu_clock_gen:clk.clk_1x
rw <= mx65:mx65_inst.rw
vma <= <VCC>
sync <= mx65:mx65_inst.sync
addr[0] <= mx65:mx65_inst.address[0]
addr[1] <= mx65:mx65_inst.address[1]
addr[2] <= mx65:mx65_inst.address[2]
addr[3] <= mx65:mx65_inst.address[3]
addr[4] <= mx65:mx65_inst.address[4]
addr[5] <= mx65:mx65_inst.address[5]
addr[6] <= mx65:mx65_inst.address[6]
addr[7] <= mx65:mx65_inst.address[7]
addr[8] <= mx65:mx65_inst.address[8]
addr[9] <= mx65:mx65_inst.address[9]
addr[10] <= mx65:mx65_inst.address[10]
addr[11] <= mx65:mx65_inst.address[11]
addr[12] <= mx65:mx65_inst.address[12]
addr[13] <= mx65:mx65_inst.address[13]
addr[14] <= mx65:mx65_inst.address[14]
addr[15] <= mx65:mx65_inst.address[15]
data_in[0] => mx65:mx65_inst.data_in[0]
data_in[1] => mx65:mx65_inst.data_in[1]
data_in[2] => mx65:mx65_inst.data_in[2]
data_in[3] => mx65:mx65_inst.data_in[3]
data_in[4] => mx65:mx65_inst.data_in[4]
data_in[5] => mx65:mx65_inst.data_in[5]
data_in[6] => mx65:mx65_inst.data_in[6]
data_in[7] => mx65:mx65_inst.data_in[7]
data_out[0] <= mx65:mx65_inst.data_out[0]
data_out[1] <= mx65:mx65_inst.data_out[1]
data_out[2] <= mx65:mx65_inst.data_out[2]
data_out[3] <= mx65:mx65_inst.data_out[3]
data_out[4] <= mx65:mx65_inst.data_out[4]
data_out[5] <= mx65:mx65_inst.data_out[5]
data_out[6] <= mx65:mx65_inst.data_out[6]
data_out[7] <= mx65:mx65_inst.data_out[7]
nmi_n => mx65:mx65_inst.nmi
irq_n => mx65:mx65_inst.irq
so_n => ~NO_FANOUT~
mrdy => cpu_clock_gen:clk.mrdy
strch <= cpu_clock_gen:clk.stretch


|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk
clk_4x => count_prev[0].CLK
clk_4x => count_prev[1].CLK
clk_4x => count[0].CLK
clk_4x => count[1].CLK
reset_n => count_prev[0].ACLR
reset_n => count_prev[1].ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
mrdy => process_0.IN1
mrdy => stretch.IN1
clk_1x <= count[1].DB_MAX_OUTPUT_PORT_TYPE
clk_2x <= count[0].DB_MAX_OUTPUT_PORT_TYPE
stretch <= stretch.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst
clock => n.CLK
clock => v.CLK
clock => d.CLK
clock => i.CLK
clock => z.CLK
clock => c.CLK
clock => pch[0].CLK
clock => pch[1].CLK
clock => pch[2].CLK
clock => pch[3].CLK
clock => pch[4].CLK
clock => pch[5].CLK
clock => pch[6].CLK
clock => pch[7].CLK
clock => pcl[0].CLK
clock => pcl[1].CLK
clock => pcl[2].CLK
clock => pcl[3].CLK
clock => pcl[4].CLK
clock => pcl[5].CLK
clock => pcl[6].CLK
clock => pcl[7].CLK
clock => s[0].CLK
clock => s[1].CLK
clock => s[2].CLK
clock => s[3].CLK
clock => s[4].CLK
clock => s[5].CLK
clock => s[6].CLK
clock => s[7].CLK
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
clock => a[0].CLK
clock => a[1].CLK
clock => a[2].CLK
clock => a[3].CLK
clock => a[4].CLK
clock => a[5].CLK
clock => a[6].CLK
clock => a[7].CLK
clock => adh[0].CLK
clock => adh[1].CLK
clock => adh[2].CLK
clock => adh[3].CLK
clock => adh[4].CLK
clock => adh[5].CLK
clock => adh[6].CLK
clock => adh[7].CLK
clock => adl[0].CLK
clock => adl[1].CLK
clock => adl[2].CLK
clock => adl[3].CLK
clock => adl[4].CLK
clock => adl[5].CLK
clock => adl[6].CLK
clock => adl[7].CLK
clock => dl[0].CLK
clock => dl[1].CLK
clock => dl[2].CLK
clock => dl[3].CLK
clock => dl[4].CLK
clock => dl[5].CLK
clock => dl[6].CLK
clock => dl[7].CLK
clock => carry_reg.CLK
clock => ir[0].CLK
clock => ir[1].CLK
clock => ir[2].CLK
clock => ir[3].CLK
clock => ir[4].CLK
clock => ir[5].CLK
clock => ir[6].CLK
clock => ir[7].CLK
clock => nmi_mask.CLK
clock => nmi_reg.CLK
clock => b.CLK
clock => reset_reg.CLK
clock => state~1.DATAIN
reset => n.ACLR
reset => v.ACLR
reset => d.ACLR
reset => i.PRESET
reset => z.ACLR
reset => c.ACLR
reset => pch[0].ACLR
reset => pch[1].ACLR
reset => pch[2].ACLR
reset => pch[3].ACLR
reset => pch[4].ACLR
reset => pch[5].ACLR
reset => pch[6].ACLR
reset => pch[7].ACLR
reset => pcl[0].ACLR
reset => pcl[1].ACLR
reset => pcl[2].ACLR
reset => pcl[3].ACLR
reset => pcl[4].ACLR
reset => pcl[5].ACLR
reset => pcl[6].ACLR
reset => pcl[7].ACLR
reset => s[0].ACLR
reset => s[1].ACLR
reset => s[2].ACLR
reset => s[3].ACLR
reset => s[4].ACLR
reset => s[5].ACLR
reset => s[6].ACLR
reset => s[7].ACLR
reset => y[0].ACLR
reset => y[1].ACLR
reset => y[2].ACLR
reset => y[3].ACLR
reset => y[4].ACLR
reset => y[5].ACLR
reset => y[6].ACLR
reset => y[7].ACLR
reset => x[0].ACLR
reset => x[1].ACLR
reset => x[2].ACLR
reset => x[3].ACLR
reset => x[4].ACLR
reset => x[5].ACLR
reset => x[6].ACLR
reset => x[7].ACLR
reset => a[0].ACLR
reset => a[1].ACLR
reset => a[2].ACLR
reset => a[3].ACLR
reset => a[4].ACLR
reset => a[5].ACLR
reset => a[6].ACLR
reset => a[7].ACLR
reset => adh[0].ACLR
reset => adh[1].ACLR
reset => adh[2].ACLR
reset => adh[3].ACLR
reset => adh[4].ACLR
reset => adh[5].ACLR
reset => adh[6].ACLR
reset => adh[7].ACLR
reset => adl[0].PRESET
reset => adl[1].PRESET
reset => adl[2].PRESET
reset => adl[3].PRESET
reset => adl[4].PRESET
reset => adl[5].PRESET
reset => adl[6].PRESET
reset => adl[7].PRESET
reset => dl[0].ACLR
reset => dl[1].ACLR
reset => dl[2].ACLR
reset => dl[3].ACLR
reset => dl[4].ACLR
reset => dl[5].ACLR
reset => dl[6].ACLR
reset => dl[7].ACLR
reset => carry_reg.ACLR
reset => ir[0].ACLR
reset => ir[1].ACLR
reset => ir[2].ACLR
reset => ir[3].ACLR
reset => ir[4].ACLR
reset => ir[5].ACLR
reset => ir[6].ACLR
reset => ir[7].ACLR
reset => nmi_mask.ACLR
reset => nmi_reg.ACLR
reset => b.PRESET
reset => reset_reg.PRESET
reset => state~3.DATAIN
ce => process_0.IN1
ce => process_1.IN0
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => carry_reg.ENA
ce => n.ENA
ce => dl[7].ENA
ce => dl[6].ENA
ce => dl[5].ENA
ce => dl[4].ENA
ce => dl[3].ENA
ce => dl[2].ENA
ce => dl[1].ENA
ce => dl[0].ENA
ce => adl[7].ENA
ce => adl[6].ENA
ce => adl[5].ENA
ce => adl[4].ENA
ce => adl[3].ENA
ce => adl[2].ENA
ce => adl[1].ENA
ce => adl[0].ENA
ce => adh[7].ENA
ce => adh[6].ENA
ce => adh[5].ENA
ce => adh[4].ENA
ce => adh[3].ENA
ce => adh[2].ENA
ce => adh[1].ENA
ce => adh[0].ENA
ce => a[7].ENA
ce => a[6].ENA
ce => a[5].ENA
ce => a[4].ENA
ce => a[3].ENA
ce => a[2].ENA
ce => a[1].ENA
ce => a[0].ENA
ce => x[7].ENA
ce => x[6].ENA
ce => x[5].ENA
ce => x[4].ENA
ce => x[3].ENA
ce => x[2].ENA
ce => x[1].ENA
ce => x[0].ENA
ce => y[7].ENA
ce => y[6].ENA
ce => y[5].ENA
ce => y[4].ENA
ce => y[3].ENA
ce => y[2].ENA
ce => y[1].ENA
ce => y[0].ENA
ce => s[7].ENA
ce => s[6].ENA
ce => s[5].ENA
ce => s[4].ENA
ce => s[3].ENA
ce => s[2].ENA
ce => s[1].ENA
ce => s[0].ENA
ce => pcl[7].ENA
ce => pcl[6].ENA
ce => pcl[5].ENA
ce => pcl[4].ENA
ce => pcl[3].ENA
ce => pcl[2].ENA
ce => pcl[1].ENA
ce => pcl[0].ENA
ce => pch[7].ENA
ce => pch[6].ENA
ce => pch[5].ENA
ce => pch[4].ENA
ce => pch[3].ENA
ce => pch[2].ENA
ce => pch[1].ENA
ce => pch[0].ENA
ce => c.ENA
ce => z.ENA
ce => i.ENA
ce => d.ENA
ce => v.ENA
data_in[0] => ir.DATAA
data_in[0] => dl.DATAB
data_in[0] => adl.DATAB
data_in[0] => adh.DATAB
data_in[0] => pcl.DATAB
data_in[0] => pch.DATAB
data_in[0] => c.DATAB
data_in[1] => ir.DATAA
data_in[1] => dl.DATAB
data_in[1] => adl.DATAB
data_in[1] => adh.DATAB
data_in[1] => pcl.DATAB
data_in[1] => pch.DATAB
data_in[1] => z.DATAB
data_in[2] => ir.DATAA
data_in[2] => dl.DATAB
data_in[2] => adl.DATAB
data_in[2] => adh.DATAB
data_in[2] => pcl.DATAB
data_in[2] => pch.DATAB
data_in[2] => i.DATAB
data_in[3] => ir.DATAA
data_in[3] => dl.DATAB
data_in[3] => adl.DATAB
data_in[3] => adh.DATAB
data_in[3] => pcl.DATAB
data_in[3] => pch.DATAB
data_in[3] => d.DATAB
data_in[4] => ir.DATAA
data_in[4] => dl.DATAB
data_in[4] => adl.DATAB
data_in[4] => adh.DATAB
data_in[4] => pcl.DATAB
data_in[4] => pch.DATAB
data_in[5] => ir.DATAA
data_in[5] => dl.DATAB
data_in[5] => adl.DATAB
data_in[5] => adh.DATAB
data_in[5] => pcl.DATAB
data_in[5] => pch.DATAB
data_in[6] => ir.DATAA
data_in[6] => dl.DATAB
data_in[6] => adl.DATAB
data_in[6] => adh.DATAB
data_in[6] => pcl.DATAB
data_in[6] => pch.DATAB
data_in[6] => v.DATAB
data_in[7] => ir.DATAA
data_in[7] => dl.DATAB
data_in[7] => adl.DATAB
data_in[7] => adh.DATAB
data_in[7] => pcl.DATAB
data_in[7] => pch.DATAB
data_in[7] => n.DATAB
data_out[0] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_mux.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
rw <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE
nmi => nmi_ready.IN1
nmi => nmi_mask.IN1
irq => irq_ready.IN1


|DE10_Replica1|Replica1_CORE:ap1|WOZMON65:\woz65:rom
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
address[0] => rom.RADDR
address[1] => rom.RADDR1
address[2] => rom.RADDR2
address[3] => rom.RADDR3
address[4] => rom.RADDR4
address[5] => rom.RADDR5
address[6] => rom.RADDR6
address[7] => rom.RADDR7
cs_n => data_out[0]~reg0.ENA
cs_n => data_out[1]~reg0.ENA
cs_n => data_out[2]~reg0.ENA
cs_n => data_out[3]~reg0.ENA
cs_n => data_out[4]~reg0.ENA
cs_n => data_out[5]~reg0.ENA
cs_n => data_out[6]~reg0.ENA
cs_n => data_out[7]~reg0.ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => tx_done.CLK
clock => tx_strobe_n.CLK
clock => crb[0].CLK
clock => crb[1].CLK
clock => crb[2].CLK
clock => crb[3].CLK
clock => crb[4].CLK
clock => crb[5].CLK
clock => crb[6].CLK
clock => crb[7].CLK
clock => cra[0].CLK
clock => cra[1].CLK
clock => cra[2].CLK
clock => cra[3].CLK
clock => cra[4].CLK
clock => cra[5].CLK
clock => ddrb[0].CLK
clock => ddrb[1].CLK
clock => ddrb[2].CLK
clock => ddrb[3].CLK
clock => ddrb[4].CLK
clock => ddrb[5].CLK
clock => ddrb[6].CLK
clock => ddrb[7].CLK
clock => ddra[0].CLK
clock => ddra[1].CLK
clock => ddra[2].CLK
clock => ddra[3].CLK
clock => ddra[4].CLK
clock => ddra[5].CLK
clock => ddra[6].CLK
clock => ddra[7].CLK
clock => tx_data[0].CLK
clock => tx_data[1].CLK
clock => tx_data[2].CLK
clock => tx_data[3].CLK
clock => tx_data[4].CLK
clock => tx_data[5].CLK
clock => tx_data[6].CLK
clock => tx_data[7].CLK
clock => kbd_data[0].CLK
clock => kbd_data[1].CLK
clock => kbd_data[2].CLK
clock => kbd_data[3].CLK
clock => kbd_data[4].CLK
clock => kbd_data[5].CLK
clock => kbd_data[6].CLK
clock => kbd_data[7].CLK
clock => kbd_ready.CLK
clock => rx_strobe_prev.CLK
clock => rx_strobe_sync[0].CLK
clock => rx_strobe_sync[1].CLK
clock => rx_strobe_sync[2].CLK
serial_clk => uart_send:send.clk
serial_clk => uart_receive:recv.clk
reset_n => tx_done.ACLR
reset_n => tx_strobe_n.PRESET
reset_n => crb[0].ACLR
reset_n => crb[1].ACLR
reset_n => crb[2].ACLR
reset_n => crb[3].ACLR
reset_n => crb[4].ACLR
reset_n => crb[5].ACLR
reset_n => crb[6].ACLR
reset_n => crb[7].ACLR
reset_n => cra[0].ACLR
reset_n => cra[1].ACLR
reset_n => cra[2].ACLR
reset_n => cra[3].ACLR
reset_n => cra[4].ACLR
reset_n => cra[5].ACLR
reset_n => ddrb[0].ACLR
reset_n => ddrb[1].ACLR
reset_n => ddrb[2].ACLR
reset_n => ddrb[3].ACLR
reset_n => ddrb[4].ACLR
reset_n => ddrb[5].ACLR
reset_n => ddrb[6].ACLR
reset_n => ddrb[7].ACLR
reset_n => ddra[0].ACLR
reset_n => ddra[1].ACLR
reset_n => ddra[2].ACLR
reset_n => ddra[3].ACLR
reset_n => ddra[4].ACLR
reset_n => ddra[5].ACLR
reset_n => ddra[6].ACLR
reset_n => ddra[7].ACLR
reset_n => tx_data[0].ACLR
reset_n => tx_data[1].ACLR
reset_n => tx_data[2].ACLR
reset_n => tx_data[3].ACLR
reset_n => tx_data[4].ACLR
reset_n => tx_data[5].ACLR
reset_n => tx_data[6].ACLR
reset_n => tx_data[7].ACLR
reset_n => kbd_data[0].ACLR
reset_n => kbd_data[1].ACLR
reset_n => kbd_data[2].ACLR
reset_n => kbd_data[3].ACLR
reset_n => kbd_data[4].ACLR
reset_n => kbd_data[5].ACLR
reset_n => kbd_data[6].ACLR
reset_n => kbd_data[7].ACLR
reset_n => kbd_ready.ACLR
reset_n => rx_strobe_prev.PRESET
reset_n => rx_strobe_sync[0].PRESET
reset_n => rx_strobe_sync[1].PRESET
reset_n => rx_strobe_sync[2].PRESET
reset_n => data_out[0]~reg0.ENA
reset_n => data_out[7]~reg0.ENA
reset_n => data_out[6]~reg0.ENA
reset_n => data_out[5]~reg0.ENA
reset_n => data_out[4]~reg0.ENA
reset_n => data_out[3]~reg0.ENA
reset_n => data_out[2]~reg0.ENA
reset_n => data_out[1]~reg0.ENA
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => data_out.OUTPUTSELECT
cs_n => tx_strobe_n.OUTPUTSELECT
cs_n => process_0.IN1
cs_n => tx_data[7].ENA
cs_n => tx_data[6].ENA
cs_n => tx_data[5].ENA
cs_n => tx_data[4].ENA
cs_n => tx_data[3].ENA
cs_n => tx_data[2].ENA
cs_n => tx_data[1].ENA
cs_n => tx_data[0].ENA
cs_n => ddra[7].ENA
cs_n => ddra[6].ENA
cs_n => ddra[5].ENA
cs_n => ddra[4].ENA
cs_n => ddra[3].ENA
cs_n => ddra[2].ENA
cs_n => ddra[1].ENA
cs_n => ddra[0].ENA
cs_n => ddrb[7].ENA
cs_n => ddrb[6].ENA
cs_n => ddrb[5].ENA
cs_n => ddrb[4].ENA
cs_n => ddrb[3].ENA
cs_n => ddrb[2].ENA
cs_n => ddrb[1].ENA
cs_n => ddrb[0].ENA
cs_n => cra[5].ENA
cs_n => cra[4].ENA
cs_n => cra[3].ENA
cs_n => cra[2].ENA
cs_n => cra[1].ENA
cs_n => cra[0].ENA
cs_n => crb[7].ENA
cs_n => crb[6].ENA
cs_n => crb[5].ENA
cs_n => crb[4].ENA
cs_n => crb[3].ENA
cs_n => crb[2].ENA
cs_n => crb[1].ENA
cs_n => crb[0].ENA
rw => process_0.IN1
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => ddrb.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_data.OUTPUTSELECT
rw => tx_strobe_n.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => crb.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => cra.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => ddra.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
rw => data_out.OUTPUTSELECT
address[0] => Equal0.IN3
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN5
address[0] => Mux9.IN5
address[0] => Mux10.IN5
address[0] => Mux11.IN5
address[0] => Mux12.IN5
address[0] => Mux13.IN5
address[0] => Mux14.IN5
address[0] => Mux15.IN5
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN5
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[1] => Equal0.IN2
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN4
address[1] => Mux9.IN4
address[1] => Mux10.IN4
address[1] => Mux11.IN4
address[1] => Mux12.IN4
address[1] => Mux13.IN4
address[1] => Mux14.IN4
address[1] => Mux15.IN4
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN4
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
data_in[0] => ddra.DATAB
data_in[0] => cra.DATAB
data_in[0] => ddrb.DATAB
data_in[0] => tx_data.DATAA
data_in[0] => crb.DATAB
data_in[1] => ddra.DATAB
data_in[1] => cra.DATAB
data_in[1] => ddrb.DATAB
data_in[1] => tx_data.DATAA
data_in[1] => crb.DATAB
data_in[2] => ddra.DATAB
data_in[2] => cra.DATAB
data_in[2] => ddrb.DATAB
data_in[2] => tx_data.DATAA
data_in[2] => crb.DATAB
data_in[3] => ddra.DATAB
data_in[3] => cra.DATAB
data_in[3] => ddrb.DATAB
data_in[3] => tx_data.DATAA
data_in[3] => crb.DATAB
data_in[4] => ddra.DATAB
data_in[4] => cra.DATAB
data_in[4] => ddrb.DATAB
data_in[4] => tx_data.DATAA
data_in[4] => crb.DATAB
data_in[5] => ddra.DATAB
data_in[5] => cra.DATAB
data_in[5] => ddrb.DATAB
data_in[5] => tx_data.DATAA
data_in[5] => crb.DATAB
data_in[6] => ddra.DATAB
data_in[6] => ddrb.DATAB
data_in[6] => tx_data.DATAA
data_in[6] => crb.DATAB
data_in[7] => ddra.DATAB
data_in[7] => ddrb.DATAB
data_in[7] => crb.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx => uart_receive:recv.rx
tx <= uart_send:send.tx


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send
clk => byte[0].CLK
clk => byte[1].CLK
clk => byte[2].CLK
clk => byte[3].CLK
clk => byte[4].CLK
clk => byte[5].CLK
clk => byte[6].CLK
clk => byte[7].CLK
clk => busy~reg0.CLK
clk => bitno[0].CLK
clk => bitno[1].CLK
clk => bitno[2].CLK
clk => clocks[0].CLK
clk => clocks[1].CLK
clk => clocks[2].CLK
clk => clocks[3].CLK
clk => tx~reg0.CLK
clk => uart_state~5.DATAIN
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => byte.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => uart_state.OUTPUTSELECT
strobe_n => busy.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => byte.DATAB
data_in[1] => byte.DATAB
data_in[2] => byte.DATAB
data_in[3] => byte.DATAB
data_in[4] => byte.DATAB
data_in[5] => byte.DATAB
data_in[6] => byte.DATAB
data_in[7] => byte.DATAB


|DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv
clk => byte[0].CLK
clk => byte[1].CLK
clk => byte[2].CLK
clk => byte[3].CLK
clk => byte[4].CLK
clk => byte[5].CLK
clk => byte[6].CLK
clk => byte[7].CLK
clk => bitno[0].CLK
clk => bitno[1].CLK
clk => bitno[2].CLK
clk => clocks[0].CLK
clk => clocks[1].CLK
clk => clocks[2].CLK
clk => clocks[3].CLK
clk => stretch[0].CLK
clk => stretch[1].CLK
clk => stretch[2].CLK
clk => strobe_n~reg0.CLK
clk => rxd.CLK
clk => r.CLK
clk => uart_state~6.DATAIN
rx => r.DATAIN
strobe_n <= strobe_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= byte[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= byte[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= byte[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= byte[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= byte[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= byte[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= byte[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= byte[7].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram
clock => ram_8k:gen_ram_blocks:0:ram_block.clock
clock => ram_8k:gen_ram_blocks:1:ram_block.clock
clock => ram_8k:gen_ram_blocks:2:ram_block.clock
clock => ram_8k:gen_ram_blocks:3:ram_block.clock
clock => ram_8k:gen_ram_blocks:4:ram_block.clock
clock => ram_8k:gen_ram_blocks:5:ram_block.clock
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
cs_n => ram_wren.IN0
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
we_n => ram_wren.IN1
address[0] => ram_8k:gen_ram_blocks:0:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:1:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:2:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:3:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:4:ram_block.address[0]
address[0] => ram_8k:gen_ram_blocks:5:ram_block.address[0]
address[1] => ram_8k:gen_ram_blocks:0:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:1:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:2:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:3:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:4:ram_block.address[1]
address[1] => ram_8k:gen_ram_blocks:5:ram_block.address[1]
address[2] => ram_8k:gen_ram_blocks:0:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:1:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:2:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:3:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:4:ram_block.address[2]
address[2] => ram_8k:gen_ram_blocks:5:ram_block.address[2]
address[3] => ram_8k:gen_ram_blocks:0:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:1:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:2:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:3:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:4:ram_block.address[3]
address[3] => ram_8k:gen_ram_blocks:5:ram_block.address[3]
address[4] => ram_8k:gen_ram_blocks:0:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:1:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:2:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:3:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:4:ram_block.address[4]
address[4] => ram_8k:gen_ram_blocks:5:ram_block.address[4]
address[5] => ram_8k:gen_ram_blocks:0:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:1:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:2:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:3:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:4:ram_block.address[5]
address[5] => ram_8k:gen_ram_blocks:5:ram_block.address[5]
address[6] => ram_8k:gen_ram_blocks:0:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:1:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:2:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:3:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:4:ram_block.address[6]
address[6] => ram_8k:gen_ram_blocks:5:ram_block.address[6]
address[7] => ram_8k:gen_ram_blocks:0:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:1:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:2:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:3:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:4:ram_block.address[7]
address[7] => ram_8k:gen_ram_blocks:5:ram_block.address[7]
address[8] => ram_8k:gen_ram_blocks:0:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:1:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:2:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:3:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:4:ram_block.address[8]
address[8] => ram_8k:gen_ram_blocks:5:ram_block.address[8]
address[9] => ram_8k:gen_ram_blocks:0:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:1:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:2:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:3:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:4:ram_block.address[9]
address[9] => ram_8k:gen_ram_blocks:5:ram_block.address[9]
address[10] => ram_8k:gen_ram_blocks:0:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:1:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:2:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:3:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:4:ram_block.address[10]
address[10] => ram_8k:gen_ram_blocks:5:ram_block.address[10]
address[11] => ram_8k:gen_ram_blocks:0:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:1:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:2:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:3:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:4:ram_block.address[11]
address[11] => ram_8k:gen_ram_blocks:5:ram_block.address[11]
address[12] => ram_8k:gen_ram_blocks:0:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:1:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:2:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:3:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:4:ram_block.address[12]
address[12] => ram_8k:gen_ram_blocks:5:ram_block.address[12]
address[13] => LessThan0.IN6
address[13] => Mux0.IN10
address[13] => Mux1.IN10
address[13] => Mux2.IN10
address[13] => Mux3.IN10
address[13] => Mux4.IN10
address[13] => Mux5.IN10
address[13] => Mux6.IN10
address[13] => Mux7.IN10
address[13] => Equal0.IN2
address[13] => Equal1.IN2
address[13] => Equal2.IN1
address[13] => Equal3.IN2
address[13] => Equal4.IN1
address[13] => Equal5.IN2
address[14] => LessThan0.IN5
address[14] => Mux0.IN9
address[14] => Mux1.IN9
address[14] => Mux2.IN9
address[14] => Mux3.IN9
address[14] => Mux4.IN9
address[14] => Mux5.IN9
address[14] => Mux6.IN9
address[14] => Mux7.IN9
address[14] => Equal0.IN1
address[14] => Equal1.IN1
address[14] => Equal2.IN2
address[14] => Equal3.IN1
address[14] => Equal4.IN0
address[14] => Equal5.IN0
address[15] => LessThan0.IN4
address[15] => Mux0.IN8
address[15] => Mux1.IN8
address[15] => Mux2.IN8
address[15] => Mux3.IN8
address[15] => Mux4.IN8
address[15] => Mux5.IN8
address[15] => Mux6.IN8
address[15] => Mux7.IN8
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[15] => Equal3.IN0
address[15] => Equal4.IN2
address[15] => Equal5.IN1
data_in[0] => ram_8k:gen_ram_blocks:0:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:1:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:2:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:3:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:4:ram_block.data[0]
data_in[0] => ram_8k:gen_ram_blocks:5:ram_block.data[0]
data_in[1] => ram_8k:gen_ram_blocks:0:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:1:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:2:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:3:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:4:ram_block.data[1]
data_in[1] => ram_8k:gen_ram_blocks:5:ram_block.data[1]
data_in[2] => ram_8k:gen_ram_blocks:0:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:1:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:2:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:3:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:4:ram_block.data[2]
data_in[2] => ram_8k:gen_ram_blocks:5:ram_block.data[2]
data_in[3] => ram_8k:gen_ram_blocks:0:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:1:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:2:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:3:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:4:ram_block.data[3]
data_in[3] => ram_8k:gen_ram_blocks:5:ram_block.data[3]
data_in[4] => ram_8k:gen_ram_blocks:0:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:1:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:2:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:3:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:4:ram_block.data[4]
data_in[4] => ram_8k:gen_ram_blocks:5:ram_block.data[4]
data_in[5] => ram_8k:gen_ram_blocks:0:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:1:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:2:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:3:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:4:ram_block.data[5]
data_in[5] => ram_8k:gen_ram_blocks:5:ram_block.data[5]
data_in[6] => ram_8k:gen_ram_blocks:0:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:1:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:2:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:3:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:4:ram_block.data[6]
data_in[6] => ram_8k:gen_ram_blocks:5:ram_block.data[6]
data_in[7] => ram_8k:gen_ram_blocks:0:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:1:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:2:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:3:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:4:ram_block.data[7]
data_in[7] => ram_8k:gen_ram_blocks:5:ram_block.data[7]
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component
wren_a => altsyncram_pcp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pcp3:auto_generated.data_a[0]
data_a[1] => altsyncram_pcp3:auto_generated.data_a[1]
data_a[2] => altsyncram_pcp3:auto_generated.data_a[2]
data_a[3] => altsyncram_pcp3:auto_generated.data_a[3]
data_a[4] => altsyncram_pcp3:auto_generated.data_a[4]
data_a[5] => altsyncram_pcp3:auto_generated.data_a[5]
data_a[6] => altsyncram_pcp3:auto_generated.data_a[6]
data_a[7] => altsyncram_pcp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pcp3:auto_generated.address_a[0]
address_a[1] => altsyncram_pcp3:auto_generated.address_a[1]
address_a[2] => altsyncram_pcp3:auto_generated.address_a[2]
address_a[3] => altsyncram_pcp3:auto_generated.address_a[3]
address_a[4] => altsyncram_pcp3:auto_generated.address_a[4]
address_a[5] => altsyncram_pcp3:auto_generated.address_a[5]
address_a[6] => altsyncram_pcp3:auto_generated.address_a[6]
address_a[7] => altsyncram_pcp3:auto_generated.address_a[7]
address_a[8] => altsyncram_pcp3:auto_generated.address_a[8]
address_a[9] => altsyncram_pcp3:auto_generated.address_a[9]
address_a[10] => altsyncram_pcp3:auto_generated.address_a[10]
address_a[11] => altsyncram_pcp3:auto_generated.address_a[11]
address_a[12] => altsyncram_pcp3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pcp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pcp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pcp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pcp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pcp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pcp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pcp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pcp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pcp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE10_Replica1|sram_sdram_bridge:bridge_inst
sdram_clk => sram_dout[0]~reg0.CLK
sdram_clk => sram_dout[1]~reg0.CLK
sdram_clk => sram_dout[2]~reg0.CLK
sdram_clk => sram_dout[3]~reg0.CLK
sdram_clk => sram_dout[4]~reg0.CLK
sdram_clk => sram_dout[5]~reg0.CLK
sdram_clk => sram_dout[6]~reg0.CLK
sdram_clk => sram_dout[7]~reg0.CLK
sdram_clk => sdram_din[0]~reg0.CLK
sdram_clk => sdram_din[1]~reg0.CLK
sdram_clk => sdram_din[2]~reg0.CLK
sdram_clk => sdram_din[3]~reg0.CLK
sdram_clk => sdram_din[4]~reg0.CLK
sdram_clk => sdram_din[5]~reg0.CLK
sdram_clk => sdram_din[6]~reg0.CLK
sdram_clk => sdram_din[7]~reg0.CLK
sdram_clk => sdram_din[8]~reg0.CLK
sdram_clk => sdram_din[9]~reg0.CLK
sdram_clk => sdram_din[10]~reg0.CLK
sdram_clk => sdram_din[11]~reg0.CLK
sdram_clk => sdram_din[12]~reg0.CLK
sdram_clk => sdram_din[13]~reg0.CLK
sdram_clk => sdram_din[14]~reg0.CLK
sdram_clk => sdram_din[15]~reg0.CLK
sdram_clk => sdram_byte_en[0]~reg0.CLK
sdram_clk => sdram_byte_en[1]~reg0.CLK
sdram_clk => sdram_addr[0]~reg0.CLK
sdram_clk => sdram_addr[1]~reg0.CLK
sdram_clk => sdram_addr[2]~reg0.CLK
sdram_clk => sdram_addr[3]~reg0.CLK
sdram_clk => sdram_addr[4]~reg0.CLK
sdram_clk => sdram_addr[5]~reg0.CLK
sdram_clk => sdram_addr[6]~reg0.CLK
sdram_clk => sdram_addr[7]~reg0.CLK
sdram_clk => sdram_addr[8]~reg0.CLK
sdram_clk => sdram_addr[9]~reg0.CLK
sdram_clk => sdram_addr[10]~reg0.CLK
sdram_clk => refresh_pending.CLK
sdram_clk => refresh_counter[0].CLK
sdram_clk => refresh_counter[1].CLK
sdram_clk => refresh_counter[2].CLK
sdram_clk => refresh_counter[3].CLK
sdram_clk => refresh_counter[4].CLK
sdram_clk => refresh_counter[5].CLK
sdram_clk => refresh_counter[6].CLK
sdram_clk => refresh_counter[7].CLK
sdram_clk => refresh_counter[8].CLK
sdram_clk => refresh_counter[9].CLK
sdram_clk => refresh_req~reg0.CLK
sdram_clk => session_active.CLK
sdram_clk => sdram_wr_n~reg0.CLK
sdram_clk => sdram_req~reg0.CLK
sdram_clk => mrdy~reg0.CLK
sdram_clk => state.CLK
sdram_clk => sdram_ack_prev.CLK
sdram_clk => E_sync_prev.CLK
sdram_clk => E_sync.CLK
sdram_clk => E_meta.CLK
E => E_meta.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => mrdy.OUTPUTSELECT
reset_n => sdram_req.OUTPUTSELECT
reset_n => sdram_wr_n.OUTPUTSELECT
reset_n => session_active.OUTPUTSELECT
reset_n => refresh_req.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_counter.OUTPUTSELECT
reset_n => refresh_pending.OUTPUTSELECT
reset_n => sram_dout[0]~reg0.ENA
reset_n => sram_dout[1]~reg0.ENA
reset_n => sram_dout[2]~reg0.ENA
reset_n => sram_dout[3]~reg0.ENA
reset_n => sram_dout[4]~reg0.ENA
reset_n => sram_dout[5]~reg0.ENA
reset_n => sram_dout[6]~reg0.ENA
reset_n => sram_dout[7]~reg0.ENA
reset_n => sdram_din[0]~reg0.ENA
reset_n => sdram_din[1]~reg0.ENA
reset_n => sdram_din[2]~reg0.ENA
reset_n => sdram_din[3]~reg0.ENA
reset_n => sdram_din[4]~reg0.ENA
reset_n => sdram_din[5]~reg0.ENA
reset_n => sdram_din[6]~reg0.ENA
reset_n => sdram_din[7]~reg0.ENA
reset_n => sdram_din[8]~reg0.ENA
reset_n => sdram_din[9]~reg0.ENA
reset_n => sdram_din[10]~reg0.ENA
reset_n => sdram_din[11]~reg0.ENA
reset_n => sdram_din[12]~reg0.ENA
reset_n => sdram_din[13]~reg0.ENA
reset_n => sdram_din[14]~reg0.ENA
reset_n => sdram_din[15]~reg0.ENA
reset_n => sdram_byte_en[0]~reg0.ENA
reset_n => sdram_byte_en[1]~reg0.ENA
reset_n => sdram_addr[0]~reg0.ENA
reset_n => sdram_addr[1]~reg0.ENA
reset_n => sdram_addr[2]~reg0.ENA
reset_n => sdram_addr[3]~reg0.ENA
reset_n => sdram_addr[4]~reg0.ENA
reset_n => sdram_addr[5]~reg0.ENA
reset_n => sdram_addr[6]~reg0.ENA
reset_n => sdram_addr[7]~reg0.ENA
reset_n => sdram_addr[8]~reg0.ENA
reset_n => sdram_addr[9]~reg0.ENA
reset_n => sdram_addr[10]~reg0.ENA
sram_ce_n => process_0.IN1
sram_we_n => debug.IN1
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_din.OUTPUTSELECT
sram_we_n => sdram_wr_n.DATAB
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => sram_dout.OUTPUTSELECT
sram_we_n => debug.IN1
sram_oe_n => ~NO_FANOUT~
sram_addr[0] => sdram_byte_en.DATAB
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sram_dout.OUTPUTSELECT
sram_addr[0] => sdram_byte_en.DATAB
sram_addr[1] => sdram_addr.DATAB
sram_addr[2] => sdram_addr.DATAB
sram_addr[3] => sdram_addr.DATAB
sram_addr[4] => sdram_addr.DATAB
sram_addr[5] => sdram_addr.DATAB
sram_addr[6] => sdram_addr.DATAB
sram_addr[7] => sdram_addr.DATAB
sram_addr[8] => sdram_addr.DATAB
sram_addr[9] => sdram_addr.DATAB
sram_addr[10] => sdram_addr.DATAB
sram_addr[11] => sdram_addr.DATAB
sram_din[0] => sdram_din.DATAA
sram_din[0] => sdram_din.DATAA
sram_din[1] => sdram_din.DATAA
sram_din[1] => sdram_din.DATAA
sram_din[2] => sdram_din.DATAA
sram_din[2] => sdram_din.DATAA
sram_din[3] => sdram_din.DATAA
sram_din[3] => sdram_din.DATAA
sram_din[4] => sdram_din.DATAA
sram_din[4] => sdram_din.DATAA
sram_din[5] => sdram_din.DATAA
sram_din[5] => sdram_din.DATAA
sram_din[6] => sdram_din.DATAA
sram_din[6] => sdram_din.DATAA
sram_din[7] => sdram_din.DATAA
sram_din[7] => sdram_din.DATAA
sram_dout[0] <= sram_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[1] <= sram_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[2] <= sram_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[3] <= sram_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[4] <= sram_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[5] <= sram_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[6] <= sram_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dout[7] <= sram_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrdy <= mrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_req <= sdram_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_n <= sdram_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= sdram_din[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[1] <= sdram_din[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[2] <= sdram_din[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[3] <= sdram_din[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[4] <= sdram_din[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[5] <= sdram_din[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[6] <= sdram_din[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[7] <= sdram_din[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[8] <= sdram_din[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[9] <= sdram_din[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[10] <= sdram_din[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[11] <= sdram_din[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[12] <= sdram_din[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[13] <= sdram_din[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[14] <= sdram_din[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[15] <= sdram_din[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sram_dout.DATAB
sdram_dout[1] => sram_dout.DATAB
sdram_dout[2] => sram_dout.DATAB
sdram_dout[3] => sram_dout.DATAB
sdram_dout[4] => sram_dout.DATAB
sdram_dout[5] => sram_dout.DATAB
sdram_dout[6] => sram_dout.DATAB
sdram_dout[7] => sram_dout.DATAB
sdram_dout[8] => sram_dout.DATAA
sdram_dout[9] => sram_dout.DATAA
sdram_dout[10] => sram_dout.DATAA
sdram_dout[11] => sram_dout.DATAA
sdram_dout[12] => sram_dout.DATAA
sdram_dout[13] => sram_dout.DATAA
sdram_dout[14] => sram_dout.DATAA
sdram_dout[15] => sram_dout.DATAA
sdram_byte_en[0] <= sdram_byte_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_byte_en[1] <= sdram_byte_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_addr.OUTPUTSELECT
sdram_ready => sdram_byte_en.OUTPUTSELECT
sdram_ready => sdram_byte_en.OUTPUTSELECT
sdram_ready => sdram_wr_n.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => sdram_din.OUTPUTSELECT
sdram_ready => state.OUTPUTSELECT
sdram_ready => sdram_req.DATAB
sdram_ack => process_0.IN1
sdram_ack => sdram_ack_prev.DATAIN
refresh_req <= refresh_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
cache_hitp[0] <= <GND>
cache_hitp[1] <= <GND>
cache_hitp[2] <= <GND>
cache_hitp[3] <= <GND>
cache_hitp[4] <= <GND>
cache_hitp[5] <= <GND>
cache_hitp[6] <= <GND>
debug[0] <= debug.DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= debug.DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= debug.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Replica1|sdram_controller:sdram_inst
clk => debug_dq_0~reg0.CLK
clk => debug_dqm[0]~reg0.CLK
clk => debug_dqm[1]~reg0.CLK
clk => debug_addr_10~reg0.CLK
clk => debug_addr_9~reg0.CLK
clk => debug_addr_0~reg0.CLK
clk => debug_cmd[0]~reg0.CLK
clk => debug_cmd[1]~reg0.CLK
clk => debug_cmd[2]~reg0.CLK
clk => debug_cmd[3]~reg0.CLK
clk => debug_state[0]~reg0.CLK
clk => debug_state[1]~reg0.CLK
clk => debug_state[2]~reg0.CLK
clk => debug_state[3]~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => refresh_postponed.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => active_bank[0].CLK
clk => active_bank[1].CLK
clk => active_row[0].CLK
clk => active_row[1].CLK
clk => active_row[2].CLK
clk => active_row[3].CLK
clk => active_row[4].CLK
clk => active_row[5].CLK
clk => active_row[6].CLK
clk => active_row[7].CLK
clk => active_row[8].CLK
clk => active_row[9].CLK
clk => active_row[10].CLK
clk => active_row[11].CLK
clk => active_row[12].CLK
clk => row_active.CLK
clk => need_refresh.CLK
clk => ack~reg0.CLK
clk => ready~reg0.CLK
clk => sdram_dqm[0]~reg0.CLK
clk => sdram_dqm[1]~reg0.CLK
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_we_n~reg0.CLK
clk => sdram_cas_n~reg0.CLK
clk => sdram_ras_n~reg0.CLK
clk => sdram_cs_n~reg0.CLK
clk => seq_count[0].CLK
clk => seq_count[1].CLK
clk => seq_count[2].CLK
clk => seq_count[3].CLK
clk => seq_count[4].CLK
clk => seq_count[5].CLK
clk => seq_count[6].CLK
clk => seq_count[7].CLK
clk => seq_count[8].CLK
clk => seq_count[9].CLK
clk => seq_count[10].CLK
clk => seq_count[11].CLK
clk => seq_count[12].CLK
clk => seq_count[13].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => sdram_cke~reg0.CLK
clk => sdram_clk.DATAIN
reset_n => sdram_cke~reg0.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => seq_count.OUTPUTSELECT
reset_n => sdram_ras_n.OUTPUTSELECT
reset_n => sdram_cas_n.OUTPUTSELECT
reset_n => sdram_we_n.OUTPUTSELECT
reset_n => sdram_ba.OUTPUTSELECT
reset_n => sdram_ba.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_addr.OUTPUTSELECT
reset_n => sdram_dqm.OUTPUTSELECT
reset_n => sdram_dqm.OUTPUTSELECT
reset_n => ready.OUTPUTSELECT
reset_n => ack.OUTPUTSELECT
reset_n => need_refresh.OUTPUTSELECT
reset_n => debug_dq_0~reg0.ENA
reset_n => debug_dqm[0]~reg0.ENA
reset_n => debug_dqm[1]~reg0.ENA
reset_n => debug_addr_10~reg0.ENA
reset_n => debug_addr_9~reg0.ENA
reset_n => debug_addr_0~reg0.ENA
reset_n => debug_cmd[0]~reg0.ENA
reset_n => debug_cmd[1]~reg0.ENA
reset_n => debug_cmd[2]~reg0.ENA
reset_n => debug_cmd[3]~reg0.ENA
reset_n => debug_state[0]~reg0.ENA
reset_n => debug_state[1]~reg0.ENA
reset_n => debug_state[2]~reg0.ENA
reset_n => debug_state[3]~reg0.ENA
reset_n => dout[0]~reg0.ENA
reset_n => dout[1]~reg0.ENA
reset_n => dout[2]~reg0.ENA
reset_n => dout[3]~reg0.ENA
reset_n => dout[4]~reg0.ENA
reset_n => dout[5]~reg0.ENA
reset_n => dout[6]~reg0.ENA
reset_n => dout[7]~reg0.ENA
reset_n => dout[8]~reg0.ENA
reset_n => dout[9]~reg0.ENA
reset_n => dout[10]~reg0.ENA
reset_n => dout[11]~reg0.ENA
reset_n => dout[12]~reg0.ENA
reset_n => dout[13]~reg0.ENA
reset_n => dout[14]~reg0.ENA
reset_n => dout[15]~reg0.ENA
reset_n => refresh_postponed.ENA
reset_n => refresh_count[0].ENA
reset_n => refresh_count[1].ENA
reset_n => refresh_count[2].ENA
reset_n => refresh_count[3].ENA
reset_n => active_bank[0].ENA
reset_n => active_bank[1].ENA
reset_n => active_row[0].ENA
reset_n => active_row[1].ENA
reset_n => active_row[2].ENA
reset_n => active_row[3].ENA
reset_n => active_row[4].ENA
reset_n => active_row[5].ENA
reset_n => active_row[6].ENA
reset_n => active_row[7].ENA
reset_n => active_row[8].ENA
reset_n => active_row[9].ENA
reset_n => active_row[10].ENA
reset_n => active_row[11].ENA
reset_n => active_row[12].ENA
reset_n => row_active.ENA
req => state_next.OUTPUTSELECT
req => state_next.OUTPUTSELECT
req => state_next.OUTPUTSELECT
req => state_next.OUTPUTSELECT
req => ready_next.OUTPUTSELECT
req => din_latched[7].IN1
req => refresh_postponed_next.IN1
wr_n => state_next.DATAB
wr_n => state_next.DATAB
wr_n => Mux110.IN0
wr_n => state_next.DATAB
addr[0] => Mux113.IN0
addr[1] => Mux114.IN0
addr[2] => Mux115.IN0
addr[3] => Mux116.IN0
addr[4] => Mux117.IN0
addr[5] => Mux118.IN0
addr[6] => Mux119.IN0
addr[7] => Mux120.IN0
addr[8] => Mux121.IN0
addr[9] => Mux122.IN0
addr[10] => Equal4.IN12
addr[10] => Mux123.IN0
addr[11] => Equal4.IN11
addr[11] => Mux124.IN0
addr[12] => Equal4.IN10
addr[12] => Mux125.IN0
addr[13] => Equal4.IN9
addr[13] => Mux126.IN0
addr[14] => Equal4.IN8
addr[14] => Mux127.IN0
addr[15] => Equal4.IN7
addr[15] => Mux128.IN0
addr[16] => Equal4.IN6
addr[16] => Mux129.IN0
addr[17] => Equal4.IN5
addr[17] => Mux130.IN0
addr[18] => Equal4.IN4
addr[18] => Mux131.IN0
addr[19] => Equal4.IN3
addr[19] => Mux132.IN0
addr[20] => Equal4.IN2
addr[20] => Mux133.IN0
addr[21] => Equal4.IN1
addr[21] => Mux134.IN0
addr[22] => Equal4.IN0
addr[22] => Mux135.IN0
addr[23] => Equal3.IN1
addr[23] => Mux136.IN0
addr[24] => Equal3.IN0
addr[24] => Mux137.IN0
din[0] => Mux10.IN0
din[1] => Mux9.IN0
din[2] => Mux8.IN0
din[3] => Mux6.IN0
din[4] => Mux5.IN0
din[5] => Mux4.IN0
din[6] => Mux3.IN0
din[7] => Mux2.IN0
din[8] => Mux0.IN0
din[9] => Mux103.IN0
din[10] => Mux104.IN0
din[11] => Mux105.IN0
din[12] => Mux106.IN0
din[13] => Mux107.IN0
din[14] => Mux108.IN0
din[15] => Mux109.IN0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] => Mux111.IN0
byte_en[1] => Mux112.IN0
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_req => need_refresh.OUTPUTSELECT
debug_state[0] <= debug_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_state[1] <= debug_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_state[2] <= debug_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_state[3] <= debug_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_cmd[0] <= debug_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_cmd[1] <= debug_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_cmd[2] <= debug_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_cmd[3] <= debug_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_addr_10 <= debug_addr_10~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_addr_9 <= debug_addr_9~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_addr_0 <= debug_addr_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_dqm[0] <= debug_dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_dqm[1] <= debug_dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_dq_0 <= debug_dq_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_active <= sdram_dq_next[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_cke~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_dqm[0] <= sdram_dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= sdram_dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


