-- VHDL for IBM SMS ALD group NoBranchConditions
-- Title: NoBranchConditions
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/12/2020 10:42:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity NoBranchConditions is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_HIGH_OR_LOW: in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_NOT_DIV_OVERFLOW: in STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_HIGH: in STD_LOGIC;
		PS_T_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_SLASH_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_EQUAL: in STD_LOGIC;
		MS_EQUAL: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		PS_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_NOT_ZR_BAL_LATCH: in STD_LOGIC;
		PS_Z_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_NO_OVERFLOW: in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_LOW: in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_NOT_READY: in STD_LOGIC;
		PS_E_CH_BUSY: in STD_LOGIC;
		PS_E_CH_CHECK: in STD_LOGIC;
		PS_E_CH_CONDITION: in STD_LOGIC;
		MS_E_CH_CORRECT_LENGTH_RECORD: in STD_LOGIC;
		PS_E_CH_NO_TRANSFER_LATCH: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_OP_MOD_SYM_FOR_I_O_STATUS: in STD_LOGIC;
		MS_SPECIAL_BRANCH_LATCH: in STD_LOGIC;
		PS_B_CYCLE: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		PS_CHAR_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_CMP_LOW: in STD_LOGIC;
		MS_CMP_HIGH: in STD_LOGIC;
		PS_BIT_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: in STD_LOGIC;
		PS_PROCESS_ROUTINE: in STD_LOGIC;
		PS_NO_SCAN: in STD_LOGIC;
		PS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		PS_NO_BRANCH_COND_STAR_1412_19: in STD_LOGIC;
		PS_CLEAR_OP_CODE: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_1412_19: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		MS_CMP_ZONE_UNEQUAL: in STD_LOGIC;
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_1401_BRANCH_LATCH: in STD_LOGIC;
		MS_NO_BRANCH_LATCH: in STD_LOGIC;
		MS_NO_BRANCH_CND_INTERRUPT: in STD_LOGIC;
		MS_OVERLAP_CH_2_NO_BRANCH: in STD_LOGIC;
		MS_1401_BRANCH_LAST_EX_CYCLE: in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC: in STD_LOGIC;
		PS_EVEN_HUNDREDS_ADDR: in STD_LOGIC;
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: out STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN: out STD_LOGIC;
		PS_NO_BRANCH_CONDITIONS: out STD_LOGIC);
end NoBranchConditions;


ARCHITECTURE structural of NoBranchConditions is

	 signal PS_OVERLAP_NO_BR_CND: STD_LOGIC;
	 signal MS_CND_TEST_NO_BRANCH: STD_LOGIC;
	 signal MS_EXTERNAL_CND_NO_BRANCH: STD_LOGIC;
	 signal MS_CHAR_TEST_NO_BRANCH: STD_LOGIC;
	 signal MS_BIT_TEST_NO_BRANCH: STD_LOGIC;

BEGIN

Page_12_60_05_1: ENTITY ALD_12_60_05_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	PS_NOT_DIV_OVERFLOW =>
		PS_NOT_DIV_OVERFLOW,
	PS_OVERLAP_NO_BR_CND =>
		PS_OVERLAP_NO_BR_CND,
	PS_HIGH_OR_LOW =>
		PS_HIGH_OR_LOW,
	PS_S_SYMBOL_OP_MODIFIER =>
		PS_S_SYMBOL_OP_MODIFIER,
	MS_HIGH =>
		MS_HIGH,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_SLASH_SYMBOL_OP_MODIFIER =>
		PS_SLASH_SYMBOL_OP_MODIFIER,
	PS_EQUAL =>
		PS_EQUAL,
	MS_EQUAL =>
		MS_EQUAL,
	PS_1401_MODE =>
		PS_1401_MODE,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	PS_NOT_ZR_BAL_LATCH =>
		PS_NOT_ZR_BAL_LATCH,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER,
	PS_NO_OVERFLOW =>
		PS_NO_OVERFLOW,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	MS_LOW =>
		MS_LOW,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	MS_CND_TEST_NO_BRANCH =>
		MS_CND_TEST_NO_BRANCH
	);

Page_12_60_06_1: ENTITY ALD_12_60_06_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_1_BIT =>
		PS_OP_MOD_REG_BUS(0),
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	PS_OP_MOD_REG_2_BIT =>
		PS_OP_MOD_REG_BUS(1),
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		PS_OP_MOD_REG_BUS(2),
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	MS_E_CH_CORRECT_LENGTH_RECORD =>
		MS_E_CH_CORRECT_LENGTH_RECORD,
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	PS_ONE_SYMBOL_OP_MODIFIER =>
		PS_ONE_SYMBOL_OP_MODIFIER,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	PS_TWO_SYMBOL_OP_MODIFIER =>
		PS_TWO_SYMBOL_OP_MODIFIER,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	PS_OP_MOD_SYM_FOR_I_O_STATUS =>
		PS_OP_MOD_SYM_FOR_I_O_STATUS,
	MS_SPECIAL_BRANCH_LATCH =>
		MS_SPECIAL_BRANCH_LATCH,
	MS_EXTERNAL_CND_NO_BRANCH =>
		MS_EXTERNAL_CND_NO_BRANCH,
	PS_OVERLAP_NO_BR_CND =>
		PS_OVERLAP_NO_BR_CND
	);

Page_12_60_07_1: ENTITY ALD_12_60_07_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_CMP_LOW =>
		MS_CMP_LOW,
	MS_CMP_HIGH =>
		MS_CMP_HIGH,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_A_CH_B_BIT =>
		PS_A_CH_BUS(5),
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_A_CH_8_BIT =>
		PS_A_CH_BUS(3),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_A_CH_4_BIT =>
		PS_A_CH_BUS(2),
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_A_CH_2_BIT =>
		PS_A_CH_BUS(1),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_A_CH_1_BIT =>
		PS_A_CH_BUS(0),
	MS_CHAR_TEST_NO_BRANCH =>
		MS_CHAR_TEST_NO_BRANCH,
	MS_BIT_TEST_NO_BRANCH =>
		MS_BIT_TEST_NO_BRANCH
	);

Page_12_60_08_1: ENTITY ALD_12_60_08_1_NO_BRANCH_CONDITIONS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	PS_NO_BRANCH_COND_STAR_1412_19 =>
		PS_NO_BRANCH_COND_STAR_1412_19,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_LAST_EXECUTE_CYCLE_STAR_1412_19 =>
		PS_LAST_EXECUTE_CYCLE_STAR_1412_19,
	MS_CND_TEST_NO_BRANCH =>
		MS_CND_TEST_NO_BRANCH,
	MS_EXTERNAL_CND_NO_BRANCH =>
		MS_EXTERNAL_CND_NO_BRANCH,
	PS_OP_MOD_REG_1_BIT =>
		PS_OP_MOD_REG_BUS(0),
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	MS_CHAR_TEST_NO_BRANCH =>
		MS_CHAR_TEST_NO_BRANCH,
	PS_OP_MOD_REG_2_BIT =>
		PS_OP_MOD_REG_BUS(1),
	MS_CMP_ZONE_UNEQUAL =>
		MS_CMP_ZONE_UNEQUAL,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_BIT_TEST_NO_BRANCH =>
		MS_BIT_TEST_NO_BRANCH,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	PS_1401_MODE =>
		PS_1401_MODE,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_NO_BRANCH_LATCH =>
		MS_NO_BRANCH_LATCH,
	MS_NO_BRANCH_CND_INTERRUPT =>
		MS_NO_BRANCH_CND_INTERRUPT,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	MS_OVERLAP_CH_2_NO_BRANCH =>
		MS_OVERLAP_CH_2_NO_BRANCH,
	MS_1401_BRANCH_LAST_EX_CYCLE =>
		MS_1401_BRANCH_LAST_EX_CYCLE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_NO_BRANCH_CONDITIONS =>
		PS_NO_BRANCH_CONDITIONS,
	PS_LAST_EXECUTE_CYCLE_STAR_BR_CND =>
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN
	);


END;
