
Central_control_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e83c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800ea00  0800ea00  0001ea00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f01c  0800f01c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f01c  0800f01c  0001f01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f024  0800f024  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f024  0800f024  0001f024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f028  0800f028  0001f028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800f02c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  200001f0  0800f21c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000874  0800f21c  00020874  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000216d0  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ce9  00000000  00000000  000418f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  000455e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001960  00000000  00000000  00047080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030309  00000000  00000000  000489e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000211eb  00000000  00000000  00078ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001266e3  00000000  00000000  00099ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c05b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008264  00000000  00000000  001c0608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800e9e4 	.word	0x0800e9e4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	0800e9e4 	.word	0x0800e9e4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <getSync>:
		sprintf(buf, "sig: %d x: %d y: %d width: %d height: %d index: %d age: %d\r\n", (pixy.curr_blocks + n)->m_signature, (pixy.curr_blocks + n)->m_x, (pixy.curr_blocks + n)->m_y, (pixy.curr_blocks + n)->m_width, (pixy.curr_blocks + n)->m_height, (pixy.curr_blocks + n)->m_index, (pixy.curr_blocks + n)->m_age);
	printf(buf);
}


int16_t getSync() {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
	uint8_t i, j, c, cprev;
	int16_t res;
	uint16_t start;

	// parse bytes until we find sync
	for (i = j = 0, cprev = 0; true; i++) {
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73bb      	strb	r3, [r7, #14]
 8000ee6:	7bbb      	ldrb	r3, [r7, #14]
 8000ee8:	73fb      	strb	r3, [r7, #15]
 8000eea:	2300      	movs	r3, #0
 8000eec:	737b      	strb	r3, [r7, #13]
		res = recv(&c, 1, NULL);
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 fa1d 	bl	8001334 <recv>
 8000efa:	4603      	mov	r3, r0
 8000efc:	817b      	strh	r3, [r7, #10]
		if (res >= PIXY_RESULT_OK) {
 8000efe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db1f      	blt.n	8000f46 <getSync+0x6a>
			// since we're using little endian, previous byte is least significant byte
			start = cprev;
 8000f06:	7b7b      	ldrb	r3, [r7, #13]
 8000f08:	813b      	strh	r3, [r7, #8]
			// current byte is most significant byte
			start |= c << 8;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	021b      	lsls	r3, r3, #8
 8000f0e:	b21a      	sxth	r2, r3
 8000f10:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	813b      	strh	r3, [r7, #8]
			cprev = c;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	737b      	strb	r3, [r7, #13]
			if (start == PIXY_CHECKSUM_SYNC) {
 8000f1e:	893b      	ldrh	r3, [r7, #8]
 8000f20:	f24c 12af 	movw	r2, #49583	; 0xc1af
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d104      	bne.n	8000f32 <getSync+0x56>
				pixy.m_cs = true;
 8000f28:	4b16      	ldr	r3, [pc, #88]	; (8000f84 <getSync+0xa8>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e024      	b.n	8000f7c <getSync+0xa0>
			}
			if (start == PIXY_NO_CHECKSUM_SYNC) {
 8000f32:	893b      	ldrh	r3, [r7, #8]
 8000f34:	f24c 12ae 	movw	r2, #49582	; 0xc1ae
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d104      	bne.n	8000f46 <getSync+0x6a>
				pixy.m_cs = false;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <getSync+0xa8>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e01a      	b.n	8000f7c <getSync+0xa0>
			}
		}
		// If we've read some bytes and no sync, then wait and try again.
		// And do that several more times before we give up.
		// Pixy guarantees to respond within 100us.
		if (i >= 4) {
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d913      	bls.n	8000f74 <getSync+0x98>
			if (j >= 4) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d902      	bls.n	8000f58 <getSync+0x7c>
				return PIXY_RESULT_ERROR;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f56:	e011      	b.n	8000f7c <getSync+0xa0>
			}

			for (volatile int i = 0; i < 10; i++) asm(""); // 25 microsecond delay (9.5 => 10)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	e002      	b.n	8000f64 <getSync+0x88>
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	3301      	adds	r3, #1
 8000f62:	603b      	str	r3, [r7, #0]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	2b09      	cmp	r3, #9
 8000f68:	ddf9      	ble.n	8000f5e <getSync+0x82>

			j++;
 8000f6a:	7bbb      	ldrb	r3, [r7, #14]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	73bb      	strb	r3, [r7, #14]
			i = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]
	for (i = j = 0, cprev = 0; true; i++) {
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
		res = recv(&c, 1, NULL);
 8000f7a:	e7b8      	b.n	8000eee <getSync+0x12>
		}
	}
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	2000020c 	.word	0x2000020c

08000f88 <recvPacket>:

int16_t recvPacket() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
	uint16_t csCalc, csSerial;
	int16_t res;

	res = getSync();
 8000f8e:	f7ff ffa5 	bl	8000edc <getSync>
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	if (res < 0)
 8000f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	da02      	bge.n	8000fa4 <recvPacket+0x1c>
		return res;
 8000f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fa2:	e065      	b.n	8001070 <recvPacket+0xe8>

	if (pixy.m_cs) {
 8000fa4:	4b34      	ldr	r3, [pc, #208]	; (8001078 <recvPacket+0xf0>)
 8000fa6:	7c9b      	ldrb	r3, [r3, #18]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d035      	beq.n	8001018 <recvPacket+0x90>
		res = recv(pixy.m_buf, 4, NULL);
 8000fac:	4b32      	ldr	r3, [pc, #200]	; (8001078 <recvPacket+0xf0>)
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2104      	movs	r1, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 f9bd 	bl	8001334 <recv>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	da02      	bge.n	8000fcc <recvPacket+0x44>
			return res;
 8000fc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fca:	e051      	b.n	8001070 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 8000fcc:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <recvPacket+0xf0>)
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	781a      	ldrb	r2, [r3, #0]
 8000fd2:	4b29      	ldr	r3, [pc, #164]	; (8001078 <recvPacket+0xf0>)
 8000fd4:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8000fd6:	4b28      	ldr	r3, [pc, #160]	; (8001078 <recvPacket+0xf0>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	785a      	ldrb	r2, [r3, #1]
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <recvPacket+0xf0>)
 8000fde:	745a      	strb	r2, [r3, #17]

		csSerial = *(uint16_t*) &(pixy.m_buf[2]);
 8000fe0:	4b25      	ldr	r3, [pc, #148]	; (8001078 <recvPacket+0xf0>)
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	885b      	ldrh	r3, [r3, #2]
 8000fe6:	80bb      	strh	r3, [r7, #4]

		res = recv(pixy.m_buf, pixy.m_length, &csCalc);
 8000fe8:	4b23      	ldr	r3, [pc, #140]	; (8001078 <recvPacket+0xf0>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	4a22      	ldr	r2, [pc, #136]	; (8001078 <recvPacket+0xf0>)
 8000fee:	7c51      	ldrb	r1, [r2, #17]
 8000ff0:	1cba      	adds	r2, r7, #2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f99e 	bl	8001334 <recv>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001000:	2b00      	cmp	r3, #0
 8001002:	da02      	bge.n	800100a <recvPacket+0x82>
			return res;
 8001004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001008:	e032      	b.n	8001070 <recvPacket+0xe8>

		if (csSerial != csCalc) {
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	88ba      	ldrh	r2, [r7, #4]
 800100e:	429a      	cmp	r2, r3
 8001010:	d02d      	beq.n	800106e <recvPacket+0xe6>
			return PIXY_RESULT_CHECKSUM_ERROR;
 8001012:	f06f 0302 	mvn.w	r3, #2
 8001016:	e02b      	b.n	8001070 <recvPacket+0xe8>
		}
	} else {
		res = recv(pixy.m_buf, 2, NULL);
 8001018:	4b17      	ldr	r3, [pc, #92]	; (8001078 <recvPacket+0xf0>)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	2200      	movs	r2, #0
 800101e:	2102      	movs	r1, #2
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f987 	bl	8001334 <recv>
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 800102a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102e:	2b00      	cmp	r3, #0
 8001030:	da02      	bge.n	8001038 <recvPacket+0xb0>
			return res;
 8001032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001036:	e01b      	b.n	8001070 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <recvPacket+0xf0>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <recvPacket+0xf0>)
 8001040:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <recvPacket+0xf0>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	785a      	ldrb	r2, [r3, #1]
 8001048:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <recvPacket+0xf0>)
 800104a:	745a      	strb	r2, [r3, #17]

		res = recv(pixy.m_buf, pixy.m_length, NULL);
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <recvPacket+0xf0>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	4a09      	ldr	r2, [pc, #36]	; (8001078 <recvPacket+0xf0>)
 8001052:	7c51      	ldrb	r1, [r2, #17]
 8001054:	2200      	movs	r2, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f96c 	bl	8001334 <recv>
 800105c:	4603      	mov	r3, r0
 800105e:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8001060:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001064:	2b00      	cmp	r3, #0
 8001066:	da02      	bge.n	800106e <recvPacket+0xe6>
			return res;
 8001068:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800106c:	e000      	b.n	8001070 <recvPacket+0xe8>
	}
	return PIXY_RESULT_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000020c 	.word	0x2000020c

0800107c <sendPacket>:

int16_t sendPacket() {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	// write header info at beginnig of buffer
	pixy.m_buf[0] = PIXY_NO_CHECKSUM_SYNC & 0xff;
 8001080:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <sendPacket+0x48>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	22ae      	movs	r2, #174	; 0xae
 8001086:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[1] = PIXY_NO_CHECKSUM_SYNC >> 8;
 8001088:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <sendPacket+0x48>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	3301      	adds	r3, #1
 800108e:	22c1      	movs	r2, #193	; 0xc1
 8001090:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[2] = pixy.m_type;
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <sendPacket+0x48>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	3302      	adds	r3, #2
 8001098:	4a0a      	ldr	r2, [pc, #40]	; (80010c4 <sendPacket+0x48>)
 800109a:	7c12      	ldrb	r2, [r2, #16]
 800109c:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[3] = pixy.m_length;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <sendPacket+0x48>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	3303      	adds	r3, #3
 80010a4:	4a07      	ldr	r2, [pc, #28]	; (80010c4 <sendPacket+0x48>)
 80010a6:	7c52      	ldrb	r2, [r2, #17]
 80010a8:	701a      	strb	r2, [r3, #0]
	// send whole thing -- header and data in one call
	return send(pixy.m_buf, pixy.m_length + PIXY_SEND_HEADER_SIZE);
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <sendPacket+0x48>)
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <sendPacket+0x48>)
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	3304      	adds	r3, #4
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	4610      	mov	r0, r2
 80010ba:	f000 f98f 	bl	80013dc <send>
 80010be:	4603      	mov	r3, r0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2000020c 	.word	0x2000020c

080010c8 <getVersion>:

int8_t getVersion() {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	pixy.m_length = 0;
 80010cc:	4b11      	ldr	r3, [pc, #68]	; (8001114 <getVersion+0x4c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	745a      	strb	r2, [r3, #17]
	pixy.m_type = PIXY_TYPE_REQUEST_VERSION;
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <getVersion+0x4c>)
 80010d4:	220e      	movs	r2, #14
 80010d6:	741a      	strb	r2, [r3, #16]
	sendPacket();
 80010d8:	f7ff ffd0 	bl	800107c <sendPacket>
	if (recvPacket() == 0) {
 80010dc:	f7ff ff54 	bl	8000f88 <recvPacket>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d112      	bne.n	800110c <getVersion+0x44>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_VERSION) {
 80010e6:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <getVersion+0x4c>)
 80010e8:	7c1b      	ldrb	r3, [r3, #16]
 80010ea:	2b0f      	cmp	r3, #15
 80010ec:	d107      	bne.n	80010fe <getVersion+0x36>
			pixy.version = (Version*) pixy.m_buf;
 80010ee:	4b09      	ldr	r3, [pc, #36]	; (8001114 <getVersion+0x4c>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	4a08      	ldr	r2, [pc, #32]	; (8001114 <getVersion+0x4c>)
 80010f4:	6013      	str	r3, [r2, #0]
			return pixy.m_length;
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <getVersion+0x4c>)
 80010f8:	7c5b      	ldrb	r3, [r3, #17]
 80010fa:	b25b      	sxtb	r3, r3
 80010fc:	e008      	b.n	8001110 <getVersion+0x48>
		} else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR)
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <getVersion+0x4c>)
 8001100:	7c1b      	ldrb	r3, [r3, #16]
 8001102:	2b03      	cmp	r3, #3
 8001104:	d102      	bne.n	800110c <getVersion+0x44>
			return PIXY_RESULT_BUSY;
 8001106:	f06f 0301 	mvn.w	r3, #1
 800110a:	e001      	b.n	8001110 <getVersion+0x48>
	}
	return PIXY_RESULT_ERROR;  // some kind of bitstream error
 800110c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001110:	4618      	mov	r0, r3
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000020c 	.word	0x2000020c

08001118 <getResolution>:

int8_t getResolution() {
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	pixy.m_length = 1;
 800111c:	4b13      	ldr	r3, [pc, #76]	; (800116c <getResolution+0x54>)
 800111e:	2201      	movs	r2, #1
 8001120:	745a      	strb	r2, [r3, #17]
	pixy.m_bufPayload[0] = 0; // for future types of queries
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <getResolution+0x54>)
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
	pixy.m_type = PIXY_TYPE_REQUEST_RESOLUTION;
 800112a:	4b10      	ldr	r3, [pc, #64]	; (800116c <getResolution+0x54>)
 800112c:	220c      	movs	r2, #12
 800112e:	741a      	strb	r2, [r3, #16]
	sendPacket();
 8001130:	f7ff ffa4 	bl	800107c <sendPacket>
	if (recvPacket() == 0) {
 8001134:	f7ff ff28 	bl	8000f88 <recvPacket>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d112      	bne.n	8001164 <getResolution+0x4c>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_RESOLUTION) {
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <getResolution+0x54>)
 8001140:	7c1b      	ldrb	r3, [r3, #16]
 8001142:	2b0d      	cmp	r3, #13
 8001144:	d10b      	bne.n	800115e <getResolution+0x46>
			pixy.frameWidth = *(uint16_t*)pixy.m_buf;
 8001146:	4b09      	ldr	r3, [pc, #36]	; (800116c <getResolution+0x54>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	881a      	ldrh	r2, [r3, #0]
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <getResolution+0x54>)
 800114e:	809a      	strh	r2, [r3, #4]
			pixy.frameHeight = *(uint16_t*)(pixy.m_buf + sizeof(uint16_t));
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <getResolution+0x54>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	885a      	ldrh	r2, [r3, #2]
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <getResolution+0x54>)
 8001158:	80da      	strh	r2, [r3, #6]
			return PIXY_RESULT_OK; // success
 800115a:	2300      	movs	r3, #0
 800115c:	e004      	b.n	8001168 <getResolution+0x50>
		} else
			return PIXY_RESULT_ERROR;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001162:	e001      	b.n	8001168 <getResolution+0x50>
	} else
		return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8001164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001168:	4618      	mov	r0, r3
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000020c 	.word	0x2000020c

08001170 <getBlocks>:

int8_t getBlocks(bool wait, uint8_t sigmap, uint8_t maxBlocks) {
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	460b      	mov	r3, r1
 800117c:	71bb      	strb	r3, [r7, #6]
 800117e:	4613      	mov	r3, r2
 8001180:	717b      	strb	r3, [r7, #5]
	pixy.curr_blocks = NULL;
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <getBlocks+0xd0>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
	pixy.numBlocks = 0;
 8001188:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <getBlocks+0xd0>)
 800118a:	2200      	movs	r2, #0
 800118c:	761a      	strb	r2, [r3, #24]

	while (1) {
		// fill in request data
		pixy.m_bufPayload[0] = sigmap;
 800118e:	4b2c      	ldr	r3, [pc, #176]	; (8001240 <getBlocks+0xd0>)
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	79ba      	ldrb	r2, [r7, #6]
 8001194:	701a      	strb	r2, [r3, #0]
		pixy.m_bufPayload[1] = maxBlocks;
 8001196:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <getBlocks+0xd0>)
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	3301      	adds	r3, #1
 800119c:	797a      	ldrb	r2, [r7, #5]
 800119e:	701a      	strb	r2, [r3, #0]
		pixy.m_length = 2;
 80011a0:	4b27      	ldr	r3, [pc, #156]	; (8001240 <getBlocks+0xd0>)
 80011a2:	2202      	movs	r2, #2
 80011a4:	745a      	strb	r2, [r3, #17]
		pixy.m_type = CCC_REQUEST_BLOCKS;
 80011a6:	4b26      	ldr	r3, [pc, #152]	; (8001240 <getBlocks+0xd0>)
 80011a8:	2220      	movs	r2, #32
 80011aa:	741a      	strb	r2, [r3, #16]

		// send request
		sendPacket();
 80011ac:	f7ff ff66 	bl	800107c <sendPacket>
		if (recvPacket() == 0) {
 80011b0:	f7ff feea 	bl	8000f88 <recvPacket>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d131      	bne.n	800121e <getBlocks+0xae>
			if (pixy.m_type == CCC_RESPONSE_BLOCKS) {
 80011ba:	4b21      	ldr	r3, [pc, #132]	; (8001240 <getBlocks+0xd0>)
 80011bc:	7c1b      	ldrb	r3, [r3, #16]
 80011be:	2b21      	cmp	r3, #33	; 0x21
 80011c0:	d111      	bne.n	80011e6 <getBlocks+0x76>
				pixy.curr_blocks = (Block*) pixy.m_buf;
 80011c2:	4b1f      	ldr	r3, [pc, #124]	; (8001240 <getBlocks+0xd0>)
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	4a1e      	ldr	r2, [pc, #120]	; (8001240 <getBlocks+0xd0>)
 80011c8:	6153      	str	r3, [r2, #20]
				pixy.numBlocks = pixy.m_length / sizeof(Block);
 80011ca:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <getBlocks+0xd0>)
 80011cc:	7c5b      	ldrb	r3, [r3, #17]
 80011ce:	085b      	lsrs	r3, r3, #1
 80011d0:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <getBlocks+0xd4>)
 80011d2:	fba2 2303 	umull	r2, r3, r2, r3
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <getBlocks+0xd0>)
 80011dc:	761a      	strb	r2, [r3, #24]

				return pixy.numBlocks;
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <getBlocks+0xd0>)
 80011e0:	7e1b      	ldrb	r3, [r3, #24]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	e028      	b.n	8001238 <getBlocks+0xc8>
			}
			// deal with busy and program changing states from Pixy (we'll wait)
			else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR) {
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <getBlocks+0xd0>)
 80011e8:	7c1b      	ldrb	r3, [r3, #16]
 80011ea:	2b03      	cmp	r3, #3
 80011ec:	d11a      	bne.n	8001224 <getBlocks+0xb4>
				if ((int8_t) pixy.m_buf[0] == PIXY_RESULT_BUSY) {
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <getBlocks+0xd0>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2bfe      	cmp	r3, #254	; 0xfe
 80011f6:	d108      	bne.n	800120a <getBlocks+0x9a>
					if (!wait)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f083 0301 	eor.w	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d00f      	beq.n	8001224 <getBlocks+0xb4>
						return PIXY_RESULT_BUSY; // new data not available yet
 8001204:	f06f 0301 	mvn.w	r3, #1
 8001208:	e016      	b.n	8001238 <getBlocks+0xc8>
				} else if ((int8_t) pixy.m_buf[0] != PIXY_RESULT_PROG_CHANGING)
 800120a:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <getBlocks+0xd0>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2bfa      	cmp	r3, #250	; 0xfa
 8001212:	d007      	beq.n	8001224 <getBlocks+0xb4>
					return pixy.m_buf[0];
 8001214:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <getBlocks+0xd0>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b25b      	sxtb	r3, r3
 800121c:	e00c      	b.n	8001238 <getBlocks+0xc8>
			}
		} else
			return PIXY_RESULT_ERROR;  // some kind of bitstream error
 800121e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001222:	e009      	b.n	8001238 <getBlocks+0xc8>

		// If we're waiting for frame data, don't thrash Pixy with requests.
		// We can give up half a millisecond of latency (worst case)
		for (volatile int i = 0; i < 190; i++) asm("");
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	e002      	b.n	8001230 <getBlocks+0xc0>
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3301      	adds	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2bbd      	cmp	r3, #189	; 0xbd
 8001234:	ddf9      	ble.n	800122a <getBlocks+0xba>
		pixy.m_bufPayload[0] = sigmap;
 8001236:	e7aa      	b.n	800118e <getBlocks+0x1e>
	}
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	2000020c 	.word	0x2000020c
 8001244:	92492493 	.word	0x92492493

08001248 <pixy2_init>:

int8_t pixy2_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t pin) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	4613      	mov	r3, r2
 8001254:	80fb      	strh	r3, [r7, #6]
	// allocate buffer space for send/receive
	pixy.m_buf = (uint8_t*) malloc(PIXY_BUFFERSIZE);
 8001256:	f44f 7082 	mov.w	r0, #260	; 0x104
 800125a:	f00a fe17 	bl	800be8c <malloc>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b24      	ldr	r3, [pc, #144]	; (80012f4 <pixy2_init+0xac>)
 8001264:	609a      	str	r2, [r3, #8]
	// shifted buffer is used for sending, so we have space to write header information
	pixy.m_bufPayload = pixy.m_buf + PIXY_SEND_HEADER_SIZE;
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <pixy2_init+0xac>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	3304      	adds	r3, #4
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <pixy2_init+0xac>)
 800126e:	60d3      	str	r3, [r2, #12]
	pixy.frameWidth = pixy.frameHeight = 0;
 8001270:	4b20      	ldr	r3, [pc, #128]	; (80012f4 <pixy2_init+0xac>)
 8001272:	2200      	movs	r2, #0
 8001274:	80da      	strh	r2, [r3, #6]
 8001276:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <pixy2_init+0xac>)
 8001278:	88da      	ldrh	r2, [r3, #6]
 800127a:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <pixy2_init+0xac>)
 800127c:	809a      	strh	r2, [r3, #4]
	pixy.version=NULL;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <pixy2_init+0xac>)
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
	pixy.m_cs = false;
 8001284:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <pixy2_init+0xac>)
 8001286:	2200      	movs	r2, #0
 8001288:	749a      	strb	r2, [r3, #18]
	pixy.curr_blocks = NULL;
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <pixy2_init+0xac>)
 800128c:	2200      	movs	r2, #0
 800128e:	615a      	str	r2, [r3, #20]
	pixy.numBlocks = 0;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <pixy2_init+0xac>)
 8001292:	2200      	movs	r2, #0
 8001294:	761a      	strb	r2, [r3, #24]

	int8_t res;

	res = open(hspi, port, pin);
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	461a      	mov	r2, r3
 800129a:	68b9      	ldr	r1, [r7, #8]
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f000 f82b 	bl	80012f8 <open>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
	if (res < 0)
 80012a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	da02      	bge.n	80012b4 <pixy2_init+0x6c>
		return res;
 80012ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012b2:	e01b      	b.n	80012ec <pixy2_init+0xa4>

	// wait for pixy to be ready -- that is, Pixy takes a second or 2 boot up
	// getVersion is an effective "ping".  We timeout after 5s.

	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 80012b4:	f002 fe6e 	bl	8003f94 <HAL_GetTick>
 80012b8:	4603      	mov	r3, r0
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	e00b      	b.n	80012d6 <pixy2_init+0x8e>
		if (getVersion() >= 0) { // successful version get -> pixy is ready
 80012be:	f7ff ff03 	bl	80010c8 <getVersion>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	db03      	blt.n	80012d0 <pixy2_init+0x88>
			getResolution(); // get resolution so we have it
 80012c8:	f7ff ff26 	bl	8001118 <getResolution>
			return PIXY_RESULT_OK;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e00d      	b.n	80012ec <pixy2_init+0xa4>
		}
		HAL_Delay(5); // might have to change
 80012d0:	2005      	movs	r0, #5
 80012d2:	f002 fe6b 	bl	8003fac <HAL_Delay>
	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 80012d6:	f002 fe5d 	bl	8003f94 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	f241 3287 	movw	r2, #4999	; 0x1387
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d9ea      	bls.n	80012be <pixy2_init+0x76>
	}
	// timeout
	return PIXY_RESULT_TIMEOUT;
 80012e8:	f06f 0303 	mvn.w	r3, #3
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	2000020c 	.word	0x2000020c

080012f8 <open>:

SPI_HandleTypeDef* SPI_obj;
GPIO_TypeDef* GPIO_ss;
uint16_t GPIO_ss_pin;

int8_t open(SPI_HandleTypeDef* hspi,GPIO_TypeDef* port,uint16_t pin) {
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	4613      	mov	r3, r2
 8001304:	80fb      	strh	r3, [r7, #6]
	GPIO_ss_pin = pin;
 8001306:	4a08      	ldr	r2, [pc, #32]	; (8001328 <open+0x30>)
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	8013      	strh	r3, [r2, #0]
	GPIO_ss = port;
 800130c:	4a07      	ldr	r2, [pc, #28]	; (800132c <open+0x34>)
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	6013      	str	r3, [r2, #0]
	SPI_obj = hspi;
 8001312:	4a07      	ldr	r2, [pc, #28]	; (8001330 <open+0x38>)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	6013      	str	r3, [r2, #0]
	return 0;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000230 	.word	0x20000230
 800132c:	2000022c 	.word	0x2000022c
 8001330:	20000228 	.word	0x20000228

08001334 <recv>:

int16_t recv(uint8_t *buf, uint8_t len, uint16_t *checkSumCalculation) { // based on arduino implementation
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	460b      	mov	r3, r1
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	72fb      	strb	r3, [r7, #11]
	uint8_t i = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	75fb      	strb	r3, [r7, #23]
	if (checkSumCalculation)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <recv+0x1e>
		*checkSumCalculation = 0;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	801a      	strh	r2, [r3, #0]
	
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <recv+0x9c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a1f      	ldr	r2, [pc, #124]	; (80013d4 <recv+0xa0>)
 8001358:	8811      	ldrh	r1, [r2, #0]
 800135a:	2200      	movs	r2, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f004 f903 	bl	8005568 <HAL_GPIO_WritePin>

	for (i = 0; i < len; ++i) {
 8001362:	2300      	movs	r3, #0
 8001364:	75fb      	strb	r3, [r7, #23]
 8001366:	e020      	b.n	80013aa <recv+0x76>
		uint8_t data = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	75bb      	strb	r3, [r7, #22]
		HAL_SPI_Receive(SPI_obj, &data, 1, 5000);
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <recv+0xa4>)
 800136e:	6818      	ldr	r0, [r3, #0]
 8001370:	f107 0116 	add.w	r1, r7, #22
 8001374:	f241 3388 	movw	r3, #5000	; 0x1388
 8001378:	2201      	movs	r2, #1
 800137a:	f007 fb7d 	bl	8008a78 <HAL_SPI_Receive>
		buf[i] = data;
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	4413      	add	r3, r2
 8001384:	7dba      	ldrb	r2, [r7, #22]
 8001386:	701a      	strb	r2, [r3, #0]
		if (checkSumCalculation)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d00a      	beq.n	80013a4 <recv+0x70>
			*checkSumCalculation += buf[i];
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	881a      	ldrh	r2, [r3, #0]
 8001392:	7dfb      	ldrb	r3, [r7, #23]
 8001394:	68f9      	ldr	r1, [r7, #12]
 8001396:	440b      	add	r3, r1
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	b29b      	uxth	r3, r3
 800139c:	4413      	add	r3, r2
 800139e:	b29a      	uxth	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; ++i) {
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
 80013a6:	3301      	adds	r3, #1
 80013a8:	75fb      	strb	r3, [r7, #23]
 80013aa:	7dfa      	ldrb	r2, [r7, #23]
 80013ac:	7afb      	ldrb	r3, [r7, #11]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d3da      	bcc.n	8001368 <recv+0x34>
	}

	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <recv+0x9c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a07      	ldr	r2, [pc, #28]	; (80013d4 <recv+0xa0>)
 80013b8:	8811      	ldrh	r1, [r2, #0]
 80013ba:	2201      	movs	r2, #1
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 f8d3 	bl	8005568 <HAL_GPIO_WritePin>
	return len;
 80013c2:	7afb      	ldrb	r3, [r7, #11]
 80013c4:	b21b      	sxth	r3, r3
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000022c 	.word	0x2000022c
 80013d4:	20000230 	.word	0x20000230
 80013d8:	20000228 	.word	0x20000228

080013dc <send>:

int16_t send(uint8_t *buf, uint8_t len) { // based on arduino implementation
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <send+0x64>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a14      	ldr	r2, [pc, #80]	; (8001444 <send+0x68>)
 80013f2:	8811      	ldrh	r1, [r2, #0]
 80013f4:	2200      	movs	r2, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f004 f8b6 	bl	8005568 <HAL_GPIO_WritePin>


	for (i = 0; i < len; ++i) {
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]
 8001400:	e00c      	b.n	800141c <send+0x40>
		HAL_SPI_Transmit(SPI_obj, (uint8_t *) (buf + i), 1, 5000);
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <send+0x6c>)
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	18d1      	adds	r1, r2, r3
 800140c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001410:	2201      	movs	r2, #1
 8001412:	f007 f9c3 	bl	800879c <HAL_SPI_Transmit>
	for (i = 0; i < len; ++i) {
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	3301      	adds	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	7bfa      	ldrb	r2, [r7, #15]
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	429a      	cmp	r2, r3
 8001422:	d3ee      	bcc.n	8001402 <send+0x26>
	}


	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <send+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <send+0x68>)
 800142a:	8811      	ldrh	r1, [r2, #0]
 800142c:	2201      	movs	r2, #1
 800142e:	4618      	mov	r0, r3
 8001430:	f004 f89a 	bl	8005568 <HAL_GPIO_WritePin>

	return len;
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	b21b      	sxth	r3, r3
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	2000022c 	.word	0x2000022c
 8001444:	20000230 	.word	0x20000230
 8001448:	20000228 	.word	0x20000228

0800144c <dumb_loop>:
const uint8_t Y_RETURN = 50;
const float SIZE = (315 * 207) * 3.0 / 4;

const uint8_t Y_FILTER = 70;

void dumb_loop(int time) {
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	 for(volatile int j = 0; j < time; ++j)
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	e00c      	b.n	8001474 <dumb_loop+0x28>
	  		  for (volatile int i = 0; i < 380; ++i) asm("");//1ms
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	e002      	b.n	8001466 <dumb_loop+0x1a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	3301      	adds	r3, #1
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 800146c:	dbf8      	blt.n	8001460 <dumb_loop+0x14>
	 for(volatile int j = 0; j < time; ++j)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	3301      	adds	r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	429a      	cmp	r2, r3
 800147a:	dcee      	bgt.n	800145a <dumb_loop+0xe>
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
	...

0800148c <state_update>:

void state_update() {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

	// All the buttons should be rising-edge triggered


	// read reset button, and set reset bit to 1 only if reset button is pressed
	if (reset) {
 8001492:	4b9d      	ldr	r3, [pc, #628]	; (8001708 <state_update+0x27c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d033      	beq.n	8001502 <state_update+0x76>
		on_off = 0;
 800149a:	4b9c      	ldr	r3, [pc, #624]	; (800170c <state_update+0x280>)
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
		ball_locked = 0;
 80014a0:	4b9b      	ldr	r3, [pc, #620]	; (8001710 <state_update+0x284>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
		ball_not_found = 0;
 80014a6:	4b9b      	ldr	r3, [pc, #620]	; (8001714 <state_update+0x288>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
		ball_count = 0;
 80014ac:	4b9a      	ldr	r3, [pc, #616]	; (8001718 <state_update+0x28c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
		ball_collected = 0;
 80014b2:	4b9a      	ldr	r3, [pc, #616]	; (800171c <state_update+0x290>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
		station_arrived = 0;
 80014b8:	4b99      	ldr	r3, [pc, #612]	; (8001720 <state_update+0x294>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
		avoid_finished = 0;
 80014be:	4b99      	ldr	r3, [pc, #612]	; (8001724 <state_update+0x298>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
		avoid_begin = 0;
 80014c4:	4b98      	ldr	r3, [pc, #608]	; (8001728 <state_update+0x29c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
		reset = 0;
 80014ca:	4b8f      	ldr	r3, [pc, #572]	; (8001708 <state_update+0x27c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
		state = INIT;
 80014d0:	4b96      	ldr	r3, [pc, #600]	; (800172c <state_update+0x2a0>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
		prev_state = state;
 80014d6:	4b95      	ldr	r3, [pc, #596]	; (800172c <state_update+0x2a0>)
 80014d8:	781a      	ldrb	r2, [r3, #0]
 80014da:	4b95      	ldr	r3, [pc, #596]	; (8001730 <state_update+0x2a4>)
 80014dc:	701a      	strb	r2, [r3, #0]
		ir_on = 0;
 80014de:	4b95      	ldr	r3, [pc, #596]	; (8001734 <state_update+0x2a8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
		speaker_on = 0;
 80014e4:	4b94      	ldr	r3, [pc, #592]	; (8001738 <state_update+0x2ac>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
		ultrasonic_on = 0;
 80014ea:	4b94      	ldr	r3, [pc, #592]	; (800173c <state_update+0x2b0>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	701a      	strb	r2, [r3, #0]
		avoid_mode = 0;
 80014f0:	4b93      	ldr	r3, [pc, #588]	; (8001740 <state_update+0x2b4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
		first_rotor = 0;
 80014f6:	4b93      	ldr	r3, [pc, #588]	; (8001744 <state_update+0x2b8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
		return_motor_mode = 7;
 80014fc:	4b92      	ldr	r3, [pc, #584]	; (8001748 <state_update+0x2bc>)
 80014fe:	2207      	movs	r2, #7
 8001500:	701a      	strb	r2, [r3, #0]
	}

	// disable interrupt ultrasonic, ir
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8001502:	201d      	movs	r0, #29
 8001504:	f003 fe83 	bl	800520e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 8001508:	201b      	movs	r0, #27
 800150a:	f003 fe80 	bl	800520e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM5_IRQn);
 800150e:	2032      	movs	r0, #50	; 0x32
 8001510:	f003 fe7d 	bl	800520e <HAL_NVIC_DisableIRQ>

	enum State next_state = state;
 8001514:	4b85      	ldr	r3, [pc, #532]	; (800172c <state_update+0x2a0>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 800151a:	4b84      	ldr	r3, [pc, #528]	; (800172c <state_update+0x2a0>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b07      	cmp	r3, #7
 8001520:	f200 812d 	bhi.w	800177e <state_update+0x2f2>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <state_update+0xa0>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800154d 	.word	0x0800154d
 8001530:	08001573 	.word	0x08001573
 8001534:	0800160b 	.word	0x0800160b
 8001538:	08001679 	.word	0x08001679
 800153c:	080016bb 	.word	0x080016bb
 8001540:	080015bd 	.word	0x080015bd
 8001544:	080015df 	.word	0x080015df
 8001548:	080015f5 	.word	0x080015f5
	case INIT:
		printf("Init: \n");
 800154c:	487f      	ldr	r0, [pc, #508]	; (800174c <state_update+0x2c0>)
 800154e:	f00b fa7d 	bl	800ca4c <puts>
		if (on_off == 1) {
 8001552:	4b6e      	ldr	r3, [pc, #440]	; (800170c <state_update+0x280>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b01      	cmp	r3, #1
 8001558:	f040 80d1 	bne.w	80016fe <state_update+0x272>
			on_off = 0;
 800155c:	4b6b      	ldr	r3, [pc, #428]	; (800170c <state_update+0x280>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 8001562:	4b7b      	ldr	r3, [pc, #492]	; (8001750 <state_update+0x2c4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f06f 0202 	mvn.w	r2, #2
 800156a:	611a      	str	r2, [r3, #16]
			next_state = SEARCH;
 800156c:	2301      	movs	r3, #1
 800156e:	71fb      	strb	r3, [r7, #7]
		}
		break;
 8001570:	e0c5      	b.n	80016fe <state_update+0x272>
	case SEARCH:
		printf("SEARCH: \n");
 8001572:	4878      	ldr	r0, [pc, #480]	; (8001754 <state_update+0x2c8>)
 8001574:	f00b fa6a 	bl	800ca4c <puts>

		if (ball_locked) {
 8001578:	4b65      	ldr	r3, [pc, #404]	; (8001710 <state_update+0x284>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d00a      	beq.n	8001596 <state_update+0x10a>
			ball_locked = 0;
 8001580:	4b63      	ldr	r3, [pc, #396]	; (8001710 <state_update+0x284>)
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1); // clear IR interrupt pending bit
 8001586:	4b74      	ldr	r3, [pc, #464]	; (8001758 <state_update+0x2cc>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f06f 0202 	mvn.w	r2, #2
 800158e:	611a      	str	r2, [r3, #16]
			next_state = SEARCH_TO_COLLECT;
 8001590:	2305      	movs	r3, #5
 8001592:	71fb      	strb	r3, [r7, #7]
			next_state = RETURN;

		} else {
			ultrasonic_on = 1;
		}
		break;
 8001594:	e0f3      	b.n	800177e <state_update+0x2f2>
		} else if (ball_not_found) {
 8001596:	4b5f      	ldr	r3, [pc, #380]	; (8001714 <state_update+0x288>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00a      	beq.n	80015b4 <state_update+0x128>
			ball_not_found = 0;
 800159e:	4b5d      	ldr	r3, [pc, #372]	; (8001714 <state_update+0x288>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015a4:	4b6a      	ldr	r3, [pc, #424]	; (8001750 <state_update+0x2c4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f06f 0202 	mvn.w	r2, #2
 80015ac:	611a      	str	r2, [r3, #16]
			next_state = RETURN;
 80015ae:	2303      	movs	r3, #3
 80015b0:	71fb      	strb	r3, [r7, #7]
		break;
 80015b2:	e0e4      	b.n	800177e <state_update+0x2f2>
			ultrasonic_on = 1;
 80015b4:	4b61      	ldr	r3, [pc, #388]	; (800173c <state_update+0x2b0>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
		break;
 80015ba:	e0e0      	b.n	800177e <state_update+0x2f2>
	case SEARCH_TO_COLLECT: {
		printf("Switching from Search to Collect.\n");
 80015bc:	4867      	ldr	r0, [pc, #412]	; (800175c <state_update+0x2d0>)
 80015be:	f00b fa45 	bl	800ca4c <puts>

			printf("Actually going to COLLECT\n");
 80015c2:	4867      	ldr	r0, [pc, #412]	; (8001760 <state_update+0x2d4>)
 80015c4:	f00b fa42 	bl	800ca4c <puts>
			__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1); // clear IR interrupt pending bit
 80015c8:	4b63      	ldr	r3, [pc, #396]	; (8001758 <state_update+0x2cc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f06f 0202 	mvn.w	r2, #2
 80015d0:	611a      	str	r2, [r3, #16]
			first_rotor = 1;
 80015d2:	4b5c      	ldr	r3, [pc, #368]	; (8001744 <state_update+0x2b8>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
			next_state = COLLECT;
 80015d8:	2302      	movs	r3, #2
 80015da:	71fb      	strb	r3, [r7, #7]

		break;
 80015dc:	e0cf      	b.n	800177e <state_update+0x2f2>
	}

	case COLLECT_TO_SEARCH: {
		printf("Collect to search\n");
 80015de:	4861      	ldr	r0, [pc, #388]	; (8001764 <state_update+0x2d8>)
 80015e0:	f00b fa34 	bl	800ca4c <puts>
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015e4:	4b5a      	ldr	r3, [pc, #360]	; (8001750 <state_update+0x2c4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f06f 0202 	mvn.w	r2, #2
 80015ec:	611a      	str	r2, [r3, #16]
		next_state = SEARCH;
 80015ee:	2301      	movs	r3, #1
 80015f0:	71fb      	strb	r3, [r7, #7]
		break;
 80015f2:	e0c4      	b.n	800177e <state_update+0x2f2>
	}

	case COLLECT_TO_RETURN: {
		printf("Collect to return\n");
 80015f4:	485c      	ldr	r0, [pc, #368]	; (8001768 <state_update+0x2dc>)
 80015f6:	f00b fa29 	bl	800ca4c <puts>
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015fa:	4b55      	ldr	r3, [pc, #340]	; (8001750 <state_update+0x2c4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f06f 0202 	mvn.w	r2, #2
 8001602:	611a      	str	r2, [r3, #16]
		next_state = RETURN;
 8001604:	2303      	movs	r3, #3
 8001606:	71fb      	strb	r3, [r7, #7]
		break;
 8001608:	e0b9      	b.n	800177e <state_update+0x2f2>
	}

	case COLLECT: {
		printf("Collect: mode enter\n");
 800160a:	4858      	ldr	r0, [pc, #352]	; (800176c <state_update+0x2e0>)
 800160c:	f00b fa1e 	bl	800ca4c <puts>

		static collect_enter_count = 0;

		if (ball_collected) {
 8001610:	4b42      	ldr	r3, [pc, #264]	; (800171c <state_update+0x290>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d015      	beq.n	8001644 <state_update+0x1b8>

			speaker_on = 1;
 8001618:	4b47      	ldr	r3, [pc, #284]	; (8001738 <state_update+0x2ac>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]

			printf("Collect: Ball_collected, ball_count: %d\n", ball_count);
 800161e:	4b3e      	ldr	r3, [pc, #248]	; (8001718 <state_update+0x28c>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	4852      	ldr	r0, [pc, #328]	; (8001770 <state_update+0x2e4>)
 8001626:	f00b f98b 	bl	800c940 <iprintf>

			if (ball_count < MAXLOAD) {
 800162a:	4b3b      	ldr	r3, [pc, #236]	; (8001718 <state_update+0x28c>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b03      	cmp	r3, #3
 8001630:	d802      	bhi.n	8001638 <state_update+0x1ac>
				next_state = COLLECT_TO_SEARCH;
 8001632:	2306      	movs	r3, #6
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e001      	b.n	800163c <state_update+0x1b0>
			} else {
				next_state = COLLECT_TO_RETURN;
 8001638:	2307      	movs	r3, #7
 800163a:	71fb      	strb	r3, [r7, #7]
			}
			ball_collected = 0; // clear
 800163c:	4b37      	ldr	r3, [pc, #220]	; (800171c <state_update+0x290>)
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
				next_state = COLLECT_TO_SEARCH;
				collect_enter_count = 0;
			}
		}
		break;
 8001642:	e05e      	b.n	8001702 <state_update+0x276>
			ir_on = 1;
 8001644:	4b3b      	ldr	r3, [pc, #236]	; (8001734 <state_update+0x2a8>)
 8001646:	2201      	movs	r2, #1
 8001648:	701a      	strb	r2, [r3, #0]
			ultrasonic_on = 1;
 800164a:	4b3c      	ldr	r3, [pc, #240]	; (800173c <state_update+0x2b0>)
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
			collect_enter_count++;
 8001650:	4b48      	ldr	r3, [pc, #288]	; (8001774 <state_update+0x2e8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	4a47      	ldr	r2, [pc, #284]	; (8001774 <state_update+0x2e8>)
 8001658:	6013      	str	r3, [r2, #0]
			if (collect_enter_count > 30) {
 800165a:	4b46      	ldr	r3, [pc, #280]	; (8001774 <state_update+0x2e8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b1e      	cmp	r3, #30
 8001660:	dd4f      	ble.n	8001702 <state_update+0x276>
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 8001662:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <state_update+0x2c4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f06f 0202 	mvn.w	r2, #2
 800166a:	611a      	str	r2, [r3, #16]
				next_state = COLLECT_TO_SEARCH;
 800166c:	2306      	movs	r3, #6
 800166e:	71fb      	strb	r3, [r7, #7]
				collect_enter_count = 0;
 8001670:	4b40      	ldr	r3, [pc, #256]	; (8001774 <state_update+0x2e8>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
		break;
 8001676:	e044      	b.n	8001702 <state_update+0x276>
		}
	case RETURN:
		printf("return\n");
 8001678:	483f      	ldr	r0, [pc, #252]	; (8001778 <state_update+0x2ec>)
 800167a:	f00b f9e7 	bl	800ca4c <puts>

		if (station_arrived) {
 800167e:	4b28      	ldr	r3, [pc, #160]	; (8001720 <state_update+0x294>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d008      	beq.n	8001698 <state_update+0x20c>
			station_arrived = 0;
 8001686:	4b26      	ldr	r3, [pc, #152]	; (8001720 <state_update+0x294>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
			reset = 1;
 800168c:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <state_update+0x27c>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
			next_state = INIT;
 8001692:	2300      	movs	r3, #0
 8001694:	71fb      	strb	r3, [r7, #7]
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
				ultrasonic_on = 1;
			}
		}

		break;
 8001696:	e072      	b.n	800177e <state_update+0x2f2>
			if (return_motor_mode == 0) {
 8001698:	4b2b      	ldr	r3, [pc, #172]	; (8001748 <state_update+0x2bc>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d103      	bne.n	80016a8 <state_update+0x21c>
				ultrasonic_on = 0;
 80016a0:	4b26      	ldr	r3, [pc, #152]	; (800173c <state_update+0x2b0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
		break;
 80016a6:	e06a      	b.n	800177e <state_update+0x2f2>
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80016a8:	4b29      	ldr	r3, [pc, #164]	; (8001750 <state_update+0x2c4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f06f 0202 	mvn.w	r2, #2
 80016b0:	611a      	str	r2, [r3, #16]
				ultrasonic_on = 1;
 80016b2:	4b22      	ldr	r3, [pc, #136]	; (800173c <state_update+0x2b0>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	701a      	strb	r2, [r3, #0]
		break;
 80016b8:	e061      	b.n	800177e <state_update+0x2f2>
	case AVOID_COLLISION:{

		uint8_t local_avoid_finished = avoid_finished;
 80016ba:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <state_update+0x298>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	71bb      	strb	r3, [r7, #6]

		if (avoid_finished) {
 80016c0:	4b18      	ldr	r3, [pc, #96]	; (8001724 <state_update+0x298>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d059      	beq.n	800177c <state_update+0x2f0>
			avoid_begin = 0;
 80016c8:	4b17      	ldr	r3, [pc, #92]	; (8001728 <state_update+0x29c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
			avoid_finished = 0;
 80016ce:	4b15      	ldr	r3, [pc, #84]	; (8001724 <state_update+0x298>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]
			if (avoid_mode == 1) {
 80016d4:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <state_update+0x2b4>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10c      	bne.n	80016f6 <state_update+0x26a>
				avoid_mode = 0;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <state_update+0x2b4>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
				next_state = prev_state;
 80016e2:	4b13      	ldr	r3, [pc, #76]	; (8001730 <state_update+0x2a4>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
				if (prev_state == COLLECT) {
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <state_update+0x2a4>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d145      	bne.n	800177c <state_update+0x2f0>
					next_state = SEARCH;
 80016f0:	2301      	movs	r3, #1
 80016f2:	71fb      	strb	r3, [r7, #7]
			} else {
				avoid_mode = 1;
			}

		}
		break;
 80016f4:	e042      	b.n	800177c <state_update+0x2f0>
				avoid_mode = 1;
 80016f6:	4b12      	ldr	r3, [pc, #72]	; (8001740 <state_update+0x2b4>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
		break;
 80016fc:	e03e      	b.n	800177c <state_update+0x2f0>
		break;
 80016fe:	bf00      	nop
 8001700:	e03d      	b.n	800177e <state_update+0x2f2>
		break;
 8001702:	bf00      	nop
 8001704:	e03b      	b.n	800177e <state_update+0x2f2>
 8001706:	bf00      	nop
 8001708:	2000023c 	.word	0x2000023c
 800170c:	2000023b 	.word	0x2000023b
 8001710:	20000234 	.word	0x20000234
 8001714:	20000235 	.word	0x20000235
 8001718:	20000236 	.word	0x20000236
 800171c:	20000237 	.word	0x20000237
 8001720:	20000238 	.word	0x20000238
 8001724:	20000239 	.word	0x20000239
 8001728:	2000023a 	.word	0x2000023a
 800172c:	20000232 	.word	0x20000232
 8001730:	20000233 	.word	0x20000233
 8001734:	2000023e 	.word	0x2000023e
 8001738:	2000023f 	.word	0x2000023f
 800173c:	20000240 	.word	0x20000240
 8001740:	20000241 	.word	0x20000241
 8001744:	2000023d 	.word	0x2000023d
 8001748:	20000000 	.word	0x20000000
 800174c:	0800ea00 	.word	0x0800ea00
 8001750:	20000688 	.word	0x20000688
 8001754:	0800ea08 	.word	0x0800ea08
 8001758:	20000720 	.word	0x20000720
 800175c:	0800ea14 	.word	0x0800ea14
 8001760:	0800ea38 	.word	0x0800ea38
 8001764:	0800ea54 	.word	0x0800ea54
 8001768:	0800ea68 	.word	0x0800ea68
 800176c:	0800ea7c 	.word	0x0800ea7c
 8001770:	0800ea90 	.word	0x0800ea90
 8001774:	20000244 	.word	0x20000244
 8001778:	0800eabc 	.word	0x0800eabc
		break;
 800177c:	bf00      	nop
		}
	}

	state = next_state;
 800177e:	4a20      	ldr	r2, [pc, #128]	; (8001800 <state_update+0x374>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	7013      	strb	r3, [r2, #0]
	if (state != AVOID_COLLISION) {
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <state_update+0x374>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b04      	cmp	r3, #4
 800178a:	d003      	beq.n	8001794 <state_update+0x308>
		prev_state = state;
 800178c:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <state_update+0x374>)
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <state_update+0x378>)
 8001792:	701a      	strb	r2, [r3, #0]
	// Testing arg begin
	//	state = SEARCH;

	// Testing arg end

	HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001794:	2032      	movs	r0, #50	; 0x32
 8001796:	f003 fd2c 	bl	80051f2 <HAL_NVIC_EnableIRQ>

	if (ir_on == 1) {
 800179a:	4b1b      	ldr	r3, [pc, #108]	; (8001808 <state_update+0x37c>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d105      	bne.n	80017ae <state_update+0x322>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017a2:	201d      	movs	r0, #29
 80017a4:	f003 fd25 	bl	80051f2 <HAL_NVIC_EnableIRQ>
		ir_on = 0;
 80017a8:	4b17      	ldr	r3, [pc, #92]	; (8001808 <state_update+0x37c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
	}

	if (speaker_on == 1) {
 80017ae:	4b17      	ldr	r3, [pc, #92]	; (800180c <state_update+0x380>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d115      	bne.n	80017e2 <state_update+0x356>
		__HAL_TIM_CLEAR_FLAG(&htim5, TIM_SR_UIF);
 80017b6:	4b16      	ldr	r3, [pc, #88]	; (8001810 <state_update+0x384>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f06f 0201 	mvn.w	r2, #1
 80017be:	611a      	str	r2, [r3, #16]
		TIM5->ARR = 100;
 80017c0:	4b14      	ldr	r3, [pc, #80]	; (8001814 <state_update+0x388>)
 80017c2:	2264      	movs	r2, #100	; 0x64
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM5->CNT = 0;
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <state_update+0x388>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7,  1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2180      	movs	r1, #128	; 0x80
 80017d0:	4811      	ldr	r0, [pc, #68]	; (8001818 <state_update+0x38c>)
 80017d2:	f003 fec9 	bl	8005568 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Start_IT(&htim5);
 80017d6:	480e      	ldr	r0, [pc, #56]	; (8001810 <state_update+0x384>)
 80017d8:	f007 fea6 	bl	8009528 <HAL_TIM_Base_Start_IT>
		speaker_on = 0;
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <state_update+0x380>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
	}

	if (ultrasonic_on == 1) {
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <state_update+0x390>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d105      	bne.n	80017f6 <state_update+0x36a>
		HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80017ea:	201b      	movs	r0, #27
 80017ec:	f003 fd01 	bl	80051f2 <HAL_NVIC_EnableIRQ>
		ultrasonic_on = 0;
 80017f0:	4b0a      	ldr	r3, [pc, #40]	; (800181c <state_update+0x390>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
	}

}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000232 	.word	0x20000232
 8001804:	20000233 	.word	0x20000233
 8001808:	2000023e 	.word	0x2000023e
 800180c:	2000023f 	.word	0x2000023f
 8001810:	200007b8 	.word	0x200007b8
 8001814:	40000c00 	.word	0x40000c00
 8001818:	48001000 	.word	0x48001000
 800181c:	20000240 	.word	0x20000240

08001820 <get_mode>:

uint8_t get_mode() { // TODO::: ADD IF WE ARE SEARCHING FOR HOME BASE
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
  int8_t count = getBlocks(true, 1, 0xff);
 8001826:	22ff      	movs	r2, #255	; 0xff
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f7ff fca0 	bl	8001170 <getBlocks>
 8001830:	4603      	mov	r3, r0
 8001832:	71fb      	strb	r3, [r7, #7]

  static int timecount = 0;
  if(count == 0) {
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <get_mode+0x20>
	  return 3;
 800183c:	2303      	movs	r3, #3
 800183e:	e081      	b.n	8001944 <get_mode+0x124>
  }
  if(count >= 1) {
 8001840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	dd7d      	ble.n	8001944 <get_mode+0x124>
	  uint16_t best_x = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	82fb      	strh	r3, [r7, #22]
	  uint32_t best_size = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	613b      	str	r3, [r7, #16]
	  uint16_t best_y = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	81fb      	strh	r3, [r7, #14]
	  for(int i = 0; i < count; ++i) {
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	e03f      	b.n	80018da <get_mode+0xba>
		  uint32_t temp_size = pixy.curr_blocks[i].m_width * pixy.curr_blocks[i].m_height;
 800185a:	4b3c      	ldr	r3, [pc, #240]	; (800194c <get_mode+0x12c>)
 800185c:	6959      	ldr	r1, [r3, #20]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	4613      	mov	r3, r2
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	1a9b      	subs	r3, r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	440b      	add	r3, r1
 800186a:	88db      	ldrh	r3, [r3, #6]
 800186c:	4618      	mov	r0, r3
 800186e:	4b37      	ldr	r3, [pc, #220]	; (800194c <get_mode+0x12c>)
 8001870:	6959      	ldr	r1, [r3, #20]
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	4613      	mov	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	440b      	add	r3, r1
 800187e:	891b      	ldrh	r3, [r3, #8]
 8001880:	fb00 f303 	mul.w	r3, r0, r3
 8001884:	603b      	str	r3, [r7, #0]
//		  printf("temp_x: %d, Temp_size: %d\n", pixy.curr_blocks[i].m_x, temp_size);
		  if(temp_size > best_size && pixy.curr_blocks[i].m_y > Y_FILTER ) {
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	429a      	cmp	r2, r3
 800188c:	d922      	bls.n	80018d4 <get_mode+0xb4>
 800188e:	4b2f      	ldr	r3, [pc, #188]	; (800194c <get_mode+0x12c>)
 8001890:	6959      	ldr	r1, [r3, #20]
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	4613      	mov	r3, r2
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	440b      	add	r3, r1
 800189e:	889a      	ldrh	r2, [r3, #4]
 80018a0:	2346      	movs	r3, #70	; 0x46
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d915      	bls.n	80018d4 <get_mode+0xb4>
			  best_size = temp_size;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	613b      	str	r3, [r7, #16]
			  best_x = pixy.curr_blocks[i].m_x;
 80018ac:	4b27      	ldr	r3, [pc, #156]	; (800194c <get_mode+0x12c>)
 80018ae:	6959      	ldr	r1, [r3, #20]
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	4613      	mov	r3, r2
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	1a9b      	subs	r3, r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	440b      	add	r3, r1
 80018bc:	885b      	ldrh	r3, [r3, #2]
 80018be:	82fb      	strh	r3, [r7, #22]
			  best_y = pixy.curr_blocks[i].m_y;
 80018c0:	4b22      	ldr	r3, [pc, #136]	; (800194c <get_mode+0x12c>)
 80018c2:	6959      	ldr	r1, [r3, #20]
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	4613      	mov	r3, r2
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	1a9b      	subs	r3, r3, r2
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	440b      	add	r3, r1
 80018d0:	889b      	ldrh	r3, [r3, #4]
 80018d2:	81fb      	strh	r3, [r7, #14]
	  for(int i = 0; i < count; ++i) {
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	3301      	adds	r3, #1
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbba      	blt.n	800185a <get_mode+0x3a>
		  }
	  }

	  if (best_size == 0) {
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <get_mode+0xce>
		  return 3;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e02a      	b.n	8001944 <get_mode+0x124>
	  }

	  timecount++;
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <get_mode+0x130>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	3301      	adds	r3, #1
 80018f4:	4a16      	ldr	r2, [pc, #88]	; (8001950 <get_mode+0x130>)
 80018f6:	6013      	str	r3, [r2, #0]
	  printf("%d--- Best_x: %d, Best_y: %d\n",timecount, best_x, best_y);
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <get_mode+0x130>)
 80018fa:	6819      	ldr	r1, [r3, #0]
 80018fc:	8afa      	ldrh	r2, [r7, #22]
 80018fe:	89fb      	ldrh	r3, [r7, #14]
 8001900:	4814      	ldr	r0, [pc, #80]	; (8001954 <get_mode+0x134>)
 8001902:	f00b f81d 	bl	800c940 <iprintf>

	  if(best_x < XL) {
 8001906:	2378      	movs	r3, #120	; 0x78
 8001908:	b29b      	uxth	r3, r3
 800190a:	8afa      	ldrh	r2, [r7, #22]
 800190c:	429a      	cmp	r2, r3
 800190e:	d201      	bcs.n	8001914 <get_mode+0xf4>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 1);
//		  printf("Best_y : %d \n", best_y);
		  return 1;
 8001910:	2301      	movs	r3, #1
 8001912:	e017      	b.n	8001944 <get_mode+0x124>
	  }
	  if(best_x < XR) {
 8001914:	2396      	movs	r3, #150	; 0x96
 8001916:	b29b      	uxth	r3, r3
 8001918:	8afa      	ldrh	r2, [r7, #22]
 800191a:	429a      	cmp	r2, r3
 800191c:	d20c      	bcs.n	8001938 <get_mode+0x118>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 0);
//		  printf("Best_y : %d \n", best_y);
		  if(best_y >= Y_COLLECT) {
 800191e:	23aa      	movs	r3, #170	; 0xaa
 8001920:	b29b      	uxth	r3, r3
 8001922:	89fa      	ldrh	r2, [r7, #14]
 8001924:	429a      	cmp	r2, r3
 8001926:	d305      	bcc.n	8001934 <get_mode+0x114>
			  printf("---------Collect\n");
 8001928:	480b      	ldr	r0, [pc, #44]	; (8001958 <get_mode+0x138>)
 800192a:	f00b f88f 	bl	800ca4c <puts>
			  ball_locked = 1;
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <get_mode+0x13c>)
 8001930:	2201      	movs	r2, #1
 8001932:	701a      	strb	r2, [r3, #0]
		  }
		  return 0;
 8001934:	2300      	movs	r3, #0
 8001936:	e005      	b.n	8001944 <get_mode+0x124>
	  }
	  if(best_x <= 315) {
 8001938:	8afb      	ldrh	r3, [r7, #22]
 800193a:	f5b3 7f9e 	cmp.w	r3, #316	; 0x13c
 800193e:	d201      	bcs.n	8001944 <get_mode+0x124>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 2);
//		  printf("Best_y : %d \n", best_y);
		  return 2;
 8001940:	2302      	movs	r3, #2
 8001942:	e7ff      	b.n	8001944 <get_mode+0x124>
	  }

  }
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	2000020c 	.word	0x2000020c
 8001950:	20000248 	.word	0x20000248
 8001954:	0800eac4 	.word	0x0800eac4
 8001958:	0800eae4 	.word	0x0800eae4
 800195c:	20000234 	.word	0x20000234

08001960 <return_mode>:

uint8_t return_mode() {
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
	int8_t count = getBlocks(true, 2, 0xff);
 8001966:	22ff      	movs	r2, #255	; 0xff
 8001968:	2102      	movs	r1, #2
 800196a:	2001      	movs	r0, #1
 800196c:	f7ff fc00 	bl	8001170 <getBlocks>
 8001970:	4603      	mov	r3, r0
 8001972:	72fb      	strb	r3, [r7, #11]

	if(count == 0) {
 8001974:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <return_mode+0x20>
		  return 3;
 800197c:	2303      	movs	r3, #3
 800197e:	e076      	b.n	8001a6e <return_mode+0x10e>
	  }
	if(count >= 1) {
 8001980:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001984:	2b00      	cmp	r3, #0
 8001986:	dd72      	ble.n	8001a6e <return_mode+0x10e>
		uint16_t best_x = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	82fb      	strh	r3, [r7, #22]
		uint32_t best_size = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	613b      	str	r3, [r7, #16]
		uint16_t best_y = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	813b      	strh	r3, [r7, #8]
		for(int i = 0; i < count; ++i) {
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	e03e      	b.n	8001a18 <return_mode+0xb8>
			uint32_t temp_size = pixy.curr_blocks[i].m_width * pixy.curr_blocks[i].m_height;
 800199a:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <return_mode+0x118>)
 800199c:	6959      	ldr	r1, [r3, #20]
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	4613      	mov	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	440b      	add	r3, r1
 80019aa:	88db      	ldrh	r3, [r3, #6]
 80019ac:	4618      	mov	r0, r3
 80019ae:	4b32      	ldr	r3, [pc, #200]	; (8001a78 <return_mode+0x118>)
 80019b0:	6959      	ldr	r1, [r3, #20]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4613      	mov	r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	440b      	add	r3, r1
 80019be:	891b      	ldrh	r3, [r3, #8]
 80019c0:	fb00 f303 	mul.w	r3, r0, r3
 80019c4:	607b      	str	r3, [r7, #4]
	//		printf("temp_x: %d, Temp_size: %d\n", pixy.curr_blocks[i].m_x, temp_size);
			if(temp_size > best_size) {
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d921      	bls.n	8001a12 <return_mode+0xb2>
				  best_size = temp_size;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	613b      	str	r3, [r7, #16]
				  best_x = pixy.curr_blocks[i].m_x;
 80019d2:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <return_mode+0x118>)
 80019d4:	6959      	ldr	r1, [r3, #20]
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4613      	mov	r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	440b      	add	r3, r1
 80019e2:	885b      	ldrh	r3, [r3, #2]
 80019e4:	82fb      	strh	r3, [r7, #22]
				  best_y = pixy.curr_blocks[i].m_y - (pixy.curr_blocks[i].m_height / 2);
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <return_mode+0x118>)
 80019e8:	6959      	ldr	r1, [r3, #20]
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4613      	mov	r3, r2
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	1a9b      	subs	r3, r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	440b      	add	r3, r1
 80019f6:	8899      	ldrh	r1, [r3, #4]
 80019f8:	4b1f      	ldr	r3, [pc, #124]	; (8001a78 <return_mode+0x118>)
 80019fa:	6958      	ldr	r0, [r3, #20]
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	4613      	mov	r3, r2
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	1a9b      	subs	r3, r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4403      	add	r3, r0
 8001a08:	891b      	ldrh	r3, [r3, #8]
 8001a0a:	085b      	lsrs	r3, r3, #1
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	1acb      	subs	r3, r1, r3
 8001a10:	813b      	strh	r3, [r7, #8]
		for(int i = 0; i < count; ++i) {
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3301      	adds	r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	dbbb      	blt.n	800199a <return_mode+0x3a>
			}
		}

		if(best_x < XL) {
 8001a22:	2378      	movs	r3, #120	; 0x78
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	8afa      	ldrh	r2, [r7, #22]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d201      	bcs.n	8001a30 <return_mode+0xd0>
	//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 1);
	//		  printf("Best_y : %d \n", best_y);
			  return 1;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e01e      	b.n	8001a6e <return_mode+0x10e>
		}
		if(best_x < XR) {
 8001a30:	2396      	movs	r3, #150	; 0x96
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	8afa      	ldrh	r2, [r7, #22]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d213      	bcs.n	8001a62 <return_mode+0x102>
	//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 0);
	//		  printf("Best_y : %d \n", best_y);
			  if(best_size >= SIZE) {
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	ee07 3a90 	vmov	s15, r3
 8001a40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a44:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001a7c <return_mode+0x11c>
 8001a48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a50:	db05      	blt.n	8001a5e <return_mode+0xfe>
				  printf("---------Return\n");
 8001a52:	480b      	ldr	r0, [pc, #44]	; (8001a80 <return_mode+0x120>)
 8001a54:	f00a fffa 	bl	800ca4c <puts>
				  station_arrived = 1;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <return_mode+0x124>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	701a      	strb	r2, [r3, #0]
			  }
			  return 0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e005      	b.n	8001a6e <return_mode+0x10e>
		}
		if(best_x <= 315) {
 8001a62:	8afb      	ldrh	r3, [r7, #22]
 8001a64:	f5b3 7f9e 	cmp.w	r3, #316	; 0x13c
 8001a68:	d201      	bcs.n	8001a6e <return_mode+0x10e>
		//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 2);
		//		  printf("Best_y : %d \n", best_y);
		  return 2;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	e7ff      	b.n	8001a6e <return_mode+0x10e>
		}
	}
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	2000020c 	.word	0x2000020c
 8001a7c:	473f07c0 	.word	0x473f07c0
 8001a80:	0800eaf8 	.word	0x0800eaf8
 8001a84:	20000238 	.word	0x20000238

08001a88 <execute>:


void execute() {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
	//default
	rotor_control(1);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f001 f9f2 	bl	8002e78 <rotor_control>
	motor_control(7);
 8001a94:	2007      	movs	r0, #7
 8001a96:	f001 f8ff 	bl	8002c98 <motor_control>
	//led
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa0:	485c      	ldr	r0, [pc, #368]	; (8001c14 <execute+0x18c>)
 8001aa2:	f003 fd61 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aac:	4859      	ldr	r0, [pc, #356]	; (8001c14 <execute+0x18c>)
 8001aae:	f003 fd5b 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ab8:	4856      	ldr	r0, [pc, #344]	; (8001c14 <execute+0x18c>)
 8001aba:	f003 fd55 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ac4:	4853      	ldr	r0, [pc, #332]	; (8001c14 <execute+0x18c>)
 8001ac6:	f003 fd4f 	bl	8005568 <HAL_GPIO_WritePin>

	switch (state) {
 8001aca:	4b53      	ldr	r3, [pc, #332]	; (8001c18 <execute+0x190>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b05      	cmp	r3, #5
 8001ad0:	f200 8090 	bhi.w	8001bf4 <execute+0x16c>
 8001ad4:	a201      	add	r2, pc, #4	; (adr r2, 8001adc <execute+0x54>)
 8001ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ada:	bf00      	nop
 8001adc:	08001af5 	.word	0x08001af5
 8001ae0:	08001b03 	.word	0x08001b03
 8001ae4:	08001b21 	.word	0x08001b21
 8001ae8:	08001b3b 	.word	0x08001b3b
 8001aec:	08001b71 	.word	0x08001b71
 8001af0:	08001bdf 	.word	0x08001bdf
	case INIT:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  1); // white led
 8001af4:	2201      	movs	r2, #1
 8001af6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001afa:	4846      	ldr	r0, [pc, #280]	; (8001c14 <execute+0x18c>)
 8001afc:	f003 fd34 	bl	8005568 <HAL_GPIO_WritePin>
		break;
 8001b00:	e084      	b.n	8001c0c <execute+0x184>
//			record[i] = record[i+1];
//		}

//		record[1] =  get_mode();

		uint8_t motor_mode = get_mode();
 8001b02:	f7ff fe8d 	bl	8001820 <get_mode>
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
//		uint8_t motor_mode = 1;

//		if (record[0] == record[1]) {
//			motor_mode = record[1];
//		}
		motor_control(motor_mode);
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f001 f8c3 	bl	8002c98 <motor_control>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  1); // blue led
 8001b12:	2201      	movs	r2, #1
 8001b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b18:	483e      	ldr	r0, [pc, #248]	; (8001c14 <execute+0x18c>)
 8001b1a:	f003 fd25 	bl	8005568 <HAL_GPIO_WritePin>

		break;
 8001b1e:	e075      	b.n	8001c0c <execute+0x184>
	}

	case COLLECT:

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1); // green led
 8001b20:	2201      	movs	r2, #1
 8001b22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b26:	483b      	ldr	r0, [pc, #236]	; (8001c14 <execute+0x18c>)
 8001b28:	f003 fd1e 	bl	8005568 <HAL_GPIO_WritePin>
		rotor_control(0);
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f001 f9a3 	bl	8002e78 <rotor_control>
		motor_control(6);
 8001b32:	2006      	movs	r0, #6
 8001b34:	f001 f8b0 	bl	8002c98 <motor_control>

		break;
 8001b38:	e068      	b.n	8001c0c <execute+0x184>
	case RETURN:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  1); // white led
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b40:	4834      	ldr	r0, [pc, #208]	; (8001c14 <execute+0x18c>)
 8001b42:	f003 fd11 	bl	8005568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  1); // blue led
 8001b46:	2201      	movs	r2, #1
 8001b48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b4c:	4831      	ldr	r0, [pc, #196]	; (8001c14 <execute+0x18c>)
 8001b4e:	f003 fd0b 	bl	8005568 <HAL_GPIO_WritePin>
		printf("Green Button pressed\n");
 8001b52:	4832      	ldr	r0, [pc, #200]	; (8001c1c <execute+0x194>)
 8001b54:	f00a ff7a 	bl	800ca4c <puts>
		return_motor_mode = return_mode();
 8001b58:	f7ff ff02 	bl	8001960 <return_mode>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b2f      	ldr	r3, [pc, #188]	; (8001c20 <execute+0x198>)
 8001b62:	701a      	strb	r2, [r3, #0]
		motor_control(return_motor_mode);
 8001b64:	4b2e      	ldr	r3, [pc, #184]	; (8001c20 <execute+0x198>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f001 f895 	bl	8002c98 <motor_control>
		break;
 8001b6e:	e04d      	b.n	8001c0c <execute+0x184>
	case AVOID_COLLISION:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1); // red led
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b76:	4827      	ldr	r0, [pc, #156]	; (8001c14 <execute+0x18c>)
 8001b78:	f003 fcf6 	bl	8005568 <HAL_GPIO_WritePin>

		if(avoid_mode == 0) {
 8001b7c:	4b29      	ldr	r3, [pc, #164]	; (8001c24 <execute+0x19c>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d106      	bne.n	8001b92 <execute+0x10a>
			rotor_control(0);
 8001b84:	2000      	movs	r0, #0
 8001b86:	f001 f977 	bl	8002e78 <rotor_control>
			motor_control(4);
 8001b8a:	2004      	movs	r0, #4
 8001b8c:	f001 f884 	bl	8002c98 <motor_control>
 8001b90:	e002      	b.n	8001b98 <execute+0x110>
		} else {
			motor_control(1);
 8001b92:	2001      	movs	r0, #1
 8001b94:	f001 f880 	bl	8002c98 <motor_control>
		}

		if (avoid_begin == 0) {
 8001b98:	4b23      	ldr	r3, [pc, #140]	; (8001c28 <execute+0x1a0>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d134      	bne.n	8001c0a <execute+0x182>
			__HAL_TIM_CLEAR_FLAG(&htim5, TIM_SR_UIF);
 8001ba0:	4b22      	ldr	r3, [pc, #136]	; (8001c2c <execute+0x1a4>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f06f 0201 	mvn.w	r2, #1
 8001ba8:	611a      	str	r2, [r3, #16]
			avoid_begin = 1;
 8001baa:	4b1f      	ldr	r3, [pc, #124]	; (8001c28 <execute+0x1a0>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	701a      	strb	r2, [r3, #0]
			if (avoid_mode == 0) {
 8001bb0:	4b1c      	ldr	r3, [pc, #112]	; (8001c24 <execute+0x19c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d104      	bne.n	8001bc2 <execute+0x13a>
				TIM5->ARR = 1000;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <execute+0x1a8>)
 8001bba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bbe:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bc0:	e003      	b.n	8001bca <execute+0x142>
			} else {
				TIM5->ARR = 4000;
 8001bc2:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <execute+0x1a8>)
 8001bc4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001bc8:	62da      	str	r2, [r3, #44]	; 0x2c
			}

			TIM5->CNT = 0;
 8001bca:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <execute+0x1a8>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	625a      	str	r2, [r3, #36]	; 0x24
			printf("Avoid_Collision: timer begin\n");
 8001bd0:	4818      	ldr	r0, [pc, #96]	; (8001c34 <execute+0x1ac>)
 8001bd2:	f00a ff3b 	bl	800ca4c <puts>
			HAL_TIM_Base_Start_IT(&htim5);
 8001bd6:	4815      	ldr	r0, [pc, #84]	; (8001c2c <execute+0x1a4>)
 8001bd8:	f007 fca6 	bl	8009528 <HAL_TIM_Base_Start_IT>
		}
		break;
 8001bdc:	e015      	b.n	8001c0a <execute+0x182>
	case SEARCH_TO_COLLECT : {
		rotor_control(0);
 8001bde:	2000      	movs	r0, #0
 8001be0:	f001 f94a 	bl	8002e78 <rotor_control>
		motor_control(5);
 8001be4:	2005      	movs	r0, #5
 8001be6:	f001 f857 	bl	8002c98 <motor_control>
		dumb_loop(20000);
 8001bea:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001bee:	f7ff fc2d 	bl	800144c <dumb_loop>
//		printf("ending search to collect\n");
		break;
 8001bf2:	e00b      	b.n	8001c0c <execute+0x184>
	}
	default :
		rotor_control(0);
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	f001 f93f 	bl	8002e78 <rotor_control>
		motor_control(7);
 8001bfa:	2007      	movs	r0, #7
 8001bfc:	f001 f84c 	bl	8002c98 <motor_control>
		dumb_loop(10000);
 8001c00:	f242 7010 	movw	r0, #10000	; 0x2710
 8001c04:	f7ff fc22 	bl	800144c <dumb_loop>
//		printf("ending search to collect\n");
		break;
 8001c08:	e000      	b.n	8001c0c <execute+0x184>
		break;
 8001c0a:	bf00      	nop
	}
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	48000800 	.word	0x48000800
 8001c18:	20000232 	.word	0x20000232
 8001c1c:	0800eb08 	.word	0x0800eb08
 8001c20:	20000000 	.word	0x20000000
 8001c24:	20000241 	.word	0x20000241
 8001c28:	2000023a 	.word	0x2000023a
 8001c2c:	200007b8 	.word	0x200007b8
 8001c30:	40000c00 	.word	0x40000c00
 8001c34:	0800eb20 	.word	0x0800eb20

08001c38 <delay_loop>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_loop(int time) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	 for(volatile int j = 0; j < time; ++j)
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	e00c      	b.n	8001c60 <delay_loop+0x28>
	  		  for (volatile int i = 0; i < 380; ++i) asm("");//1ms
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	e002      	b.n	8001c52 <delay_loop+0x1a>
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8001c58:	dbf8      	blt.n	8001c4c <delay_loop+0x14>
	 for(volatile int j = 0; j < time; ++j)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	dcee      	bgt.n	8001c46 <delay_loop+0xe>
}
 8001c68:	bf00      	nop
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c7c:	f002 f921 	bl	8003ec2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c80:	f000 f858 	bl	8001d34 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001c84:	f000 f8b8 	bl	8001df8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c88:	f000 fe90 	bl	80029ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c8c:	f000 f8e6 	bl	8001e5c <MX_ADC1_Init>
  MX_CAN1_Init();
 8001c90:	f000 f948 	bl	8001f24 <MX_CAN1_Init>
  MX_I2C1_SMBUS_Init();
 8001c94:	f000 f97a 	bl	8001f8c <MX_I2C1_SMBUS_Init>
  MX_I2C2_SMBUS_Init();
 8001c98:	f000 f9b2 	bl	8002000 <MX_I2C2_SMBUS_Init>
  MX_LPUART1_UART_Init();
 8001c9c:	f000 f9f2 	bl	8002084 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8001ca0:	f000 fa3c 	bl	800211c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001ca4:	f000 fa88 	bl	80021b8 <MX_USART3_UART_Init>
  MX_SAI2_Init();
 8001ca8:	f000 fad2 	bl	8002250 <MX_SAI2_Init>
  MX_SPI1_Init();
 8001cac:	f000 fb38 	bl	8002320 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001cb0:	f000 fb74 	bl	800239c <MX_SPI3_Init>
  MX_TIM1_Init();
 8001cb4:	f000 fbb0 	bl	8002418 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001cb8:	f000 fc24 	bl	8002504 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001cbc:	f000 fc9a 	bl	80025f4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001cc0:	f000 fd0a 	bl	80026d8 <MX_TIM4_Init>
  MX_TIM15_Init();
 8001cc4:	f000 fde6 	bl	8002894 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8001cc8:	f000 fe68 	bl	800299c <MX_USB_OTG_FS_USB_Init>
  MX_TIM5_Init();
 8001ccc:	f000 fd92 	bl	80027f4 <MX_TIM5_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4812      	ldr	r0, [pc, #72]	; (8001d1c <main+0xa4>)
 8001cd4:	f007 fd1e 	bl	8009714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001cd8:	2108      	movs	r1, #8
 8001cda:	4810      	ldr	r0, [pc, #64]	; (8001d1c <main+0xa4>)
 8001cdc:	f007 fd1a 	bl	8009714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001ce0:	210c      	movs	r1, #12
 8001ce2:	480e      	ldr	r0, [pc, #56]	; (8001d1c <main+0xa4>)
 8001ce4:	f007 fd16 	bl	8009714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001ce8:	2100      	movs	r1, #0
 8001cea:	480d      	ldr	r0, [pc, #52]	; (8001d20 <main+0xa8>)
 8001cec:	f007 fd12 	bl	8009714 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	480c      	ldr	r0, [pc, #48]	; (8001d24 <main+0xac>)
 8001cf4:	f007 fe76 	bl	80099e4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	480b      	ldr	r0, [pc, #44]	; (8001d28 <main+0xb0>)
 8001cfc:	f007 fe72 	bl	80099e4 <HAL_TIM_IC_Start_IT>

  extern Pixy2 pixy;
  pixy2_init(&hspi1, GPIOB, GPIO_PIN_2);
 8001d00:	2204      	movs	r2, #4
 8001d02:	490a      	ldr	r1, [pc, #40]	; (8001d2c <main+0xb4>)
 8001d04:	480a      	ldr	r0, [pc, #40]	; (8001d30 <main+0xb8>)
 8001d06:	f7ff fa9f 	bl	8001248 <pixy2_init>


  while (1)
  {
//	  printf("main\n");
	  state_update();
 8001d0a:	f7ff fbbf 	bl	800148c <state_update>
	  execute();
 8001d0e:	f7ff febb 	bl	8001a88 <execute>
	  delay_loop(2000); // 0.1ms
 8001d12:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d16:	f7ff ff8f 	bl	8001c38 <delay_loop>
  {
 8001d1a:	e7f6      	b.n	8001d0a <main+0x92>
 8001d1c:	2000076c 	.word	0x2000076c
 8001d20:	200006d4 	.word	0x200006d4
 8001d24:	20000688 	.word	0x20000688
 8001d28:	20000720 	.word	0x20000720
 8001d2c:	48000400 	.word	0x48000400
 8001d30:	200005c0 	.word	0x200005c0

08001d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b096      	sub	sp, #88	; 0x58
 8001d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	2244      	movs	r2, #68	; 0x44
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f00a f8aa 	bl	800be9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d48:	463b      	mov	r3, r7
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001d56:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d5a:	f003 fc71 	bl	8005640 <HAL_PWREx_ControlVoltageScaling>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001d64:	f000 ff92 	bl	8002c8c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001d68:	f003 fc3a 	bl	80055e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001d6c:	4b21      	ldr	r3, [pc, #132]	; (8001df4 <SystemClock_Config+0xc0>)
 8001d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d72:	4a20      	ldr	r2, [pc, #128]	; (8001df4 <SystemClock_Config+0xc0>)
 8001d74:	f023 0318 	bic.w	r3, r3, #24
 8001d78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001d7c:	2314      	movs	r3, #20
 8001d7e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d80:	2301      	movs	r3, #1
 8001d82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d84:	2301      	movs	r3, #1
 8001d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d8c:	2360      	movs	r3, #96	; 0x60
 8001d8e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d90:	2302      	movs	r3, #2
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d94:	2301      	movs	r3, #1
 8001d96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001d9c:	2310      	movs	r3, #16
 8001d9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001da0:	2302      	movs	r3, #2
 8001da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001da4:	2302      	movs	r3, #2
 8001da6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001da8:	2302      	movs	r3, #2
 8001daa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4618      	mov	r0, r3
 8001db2:	f003 fcf9 	bl	80057a8 <HAL_RCC_OscConfig>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001dbc:	f000 ff66 	bl	8002c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc0:	230f      	movs	r3, #15
 8001dc2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 f8ff 	bl	8005fdc <HAL_RCC_ClockConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001de4:	f000 ff52 	bl	8002c8c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001de8:	f005 fe08 	bl	80079fc <HAL_RCCEx_EnableMSIPLLMode>
}
 8001dec:	bf00      	nop
 8001dee:	3758      	adds	r7, #88	; 0x58
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000

08001df8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b0a6      	sub	sp, #152	; 0x98
 8001dfc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	2294      	movs	r2, #148	; 0x94
 8001e02:	2100      	movs	r1, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f00a f849 	bl	800be9c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_USB
 8001e0a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001e0e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001e14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001e18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001e1c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e20:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001e22:	2301      	movs	r3, #1
 8001e24:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001e26:	2301      	movs	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001e2a:	2318      	movs	r3, #24
 8001e2c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001e32:	2302      	movs	r3, #2
 8001e34:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001e36:	2302      	movs	r3, #2
 8001e38:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <PeriphCommonClock_Config+0x60>)
 8001e3c:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4618      	mov	r0, r3
 8001e42:	f004 fb89 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8001e4c:	f000 ff1e 	bl	8002c8c <Error_Handler>
  }
}
 8001e50:	bf00      	nop
 8001e52:	3798      	adds	r7, #152	; 0x98
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	01110000 	.word	0x01110000

08001e5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e62:	463b      	mov	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
 8001e70:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e72:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e74:	4a29      	ldr	r2, [pc, #164]	; (8001f1c <MX_ADC1_Init+0xc0>)
 8001e76:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e7e:	4b26      	ldr	r3, [pc, #152]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e8a:	4b23      	ldr	r3, [pc, #140]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e92:	2204      	movs	r2, #4
 8001e94:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e96:	4b20      	ldr	r3, [pc, #128]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ea8:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001eb0:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001eb6:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ebc:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001eca:	4b13      	ldr	r3, [pc, #76]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ed2:	4811      	ldr	r0, [pc, #68]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001ed4:	f002 fa2e 	bl	8004334 <HAL_ADC_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001ede:	f000 fed5 	bl	8002c8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <MX_ADC1_Init+0xc4>)
 8001ee4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ee6:	2306      	movs	r3, #6
 8001ee8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001eee:	237f      	movs	r3, #127	; 0x7f
 8001ef0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001efa:	463b      	mov	r3, r7
 8001efc:	4619      	mov	r1, r3
 8001efe:	4806      	ldr	r0, [pc, #24]	; (8001f18 <MX_ADC1_Init+0xbc>)
 8001f00:	f002 fb64 	bl	80045cc <HAL_ADC_ConfigChannel>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001f0a:	f000 febf 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	2000024c 	.word	0x2000024c
 8001f1c:	50040000 	.word	0x50040000
 8001f20:	04300002 	.word	0x04300002

08001f24 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f28:	4b16      	ldr	r3, [pc, #88]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f2a:	4a17      	ldr	r2, [pc, #92]	; (8001f88 <MX_CAN1_Init+0x64>)
 8001f2c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f30:	2210      	movs	r2, #16
 8001f32:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f3a:	4b12      	ldr	r3, [pc, #72]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001f40:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001f46:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001f58:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f64:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f70:	4804      	ldr	r0, [pc, #16]	; (8001f84 <MX_CAN1_Init+0x60>)
 8001f72:	f002 ff27 	bl	8004dc4 <HAL_CAN_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001f7c:	f000 fe86 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200002b4 	.word	0x200002b4
 8001f88:	40006400 	.word	0x40006400

08001f8c <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8001f90:	4b18      	ldr	r3, [pc, #96]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f92:	4a19      	ldr	r2, [pc, #100]	; (8001ff8 <MX_I2C1_SMBUS_Init+0x6c>)
 8001f94:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.Timing = 0x00707CBB;
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f98:	4a18      	ldr	r2, [pc, #96]	; (8001ffc <MX_I2C1_SMBUS_Init+0x70>)
 8001f9a:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8001f9c:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  hsmbus1.Init.OwnAddress1 = 2;
 8001fa2:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8001fa8:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8001fae:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8001fcc:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus1.Init.SMBusTimeout = 0x00008186;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fda:	f248 1286 	movw	r2, #33158	; 0x8186
 8001fde:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fe2:	f006 fa2d 	bl	8008440 <HAL_SMBUS_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_I2C1_SMBUS_Init+0x64>
  {
    Error_Handler();
 8001fec:	f000 fe4e 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200002dc 	.word	0x200002dc
 8001ff8:	40005400 	.word	0x40005400
 8001ffc:	00707cbb 	.word	0x00707cbb

08002000 <MX_I2C2_SMBUS_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_SMBUS_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8002004:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002006:	4a1d      	ldr	r2, [pc, #116]	; (800207c <MX_I2C2_SMBUS_Init+0x7c>)
 8002008:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x00707CBB;
 800200a:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 800200c:	4a1c      	ldr	r2, [pc, #112]	; (8002080 <MX_I2C2_SMBUS_Init+0x80>)
 800200e:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 8002016:	4b18      	ldr	r3, [pc, #96]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002018:	2202      	movs	r2, #2
 800201a:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 800201c:	4b16      	ldr	r3, [pc, #88]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 800201e:	2201      	movs	r2, #1
 8002020:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8002022:	4b15      	ldr	r3, [pc, #84]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 8002028:	4b13      	ldr	r3, [pc, #76]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 800202e:	4b12      	ldr	r3, [pc, #72]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002030:	2200      	movs	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8002034:	4b10      	ldr	r3, [pc, #64]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002036:	2200      	movs	r2, #0
 8002038:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 800203a:	4b0f      	ldr	r3, [pc, #60]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 800203c:	2200      	movs	r2, #0
 800203e:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8002040:	4b0d      	ldr	r3, [pc, #52]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002042:	2200      	movs	r2, #0
 8002044:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8002046:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002048:	2200      	movs	r2, #0
 800204a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus2.Init.SMBusTimeout = 0x00008186;
 800204c:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 800204e:	f248 1286 	movw	r2, #33158	; 0x8186
 8002052:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 8002054:	4808      	ldr	r0, [pc, #32]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002056:	f006 f9f3 	bl	8008440 <HAL_SMBUS_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 8002060:	f000 fe14 	bl	8002c8c <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus2) != HAL_OK)
 8002064:	4804      	ldr	r0, [pc, #16]	; (8002078 <MX_I2C2_SMBUS_Init+0x78>)
 8002066:	f006 faa3 	bl	80085b0 <HAL_SMBUS_EnableAlert_IT>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_I2C2_SMBUS_Init+0x74>
  {
    Error_Handler();
 8002070:	f000 fe0c 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	2000032c 	.word	0x2000032c
 800207c:	40005800 	.word	0x40005800
 8002080:	00707cbb 	.word	0x00707cbb

08002084 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002088:	4b22      	ldr	r3, [pc, #136]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 800208a:	4a23      	ldr	r2, [pc, #140]	; (8002118 <MX_LPUART1_UART_Init+0x94>)
 800208c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800208e:	4b21      	ldr	r3, [pc, #132]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 8002090:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002094:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002096:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800209c:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 800209e:	2200      	movs	r2, #0
 80020a0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80020a2:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80020a8:	4b1a      	ldr	r3, [pc, #104]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020aa:	220c      	movs	r2, #12
 80020ac:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ae:	4b19      	ldr	r3, [pc, #100]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020b4:	4b17      	ldr	r3, [pc, #92]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020ba:	4b16      	ldr	r3, [pc, #88]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020bc:	2200      	movs	r2, #0
 80020be:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020c0:	4b14      	ldr	r3, [pc, #80]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80020cc:	4811      	ldr	r0, [pc, #68]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020ce:	f009 f817 	bl	800b100 <HAL_UART_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80020d8:	f000 fdd8 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020dc:	2100      	movs	r1, #0
 80020de:	480d      	ldr	r0, [pc, #52]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020e0:	f009 fde0 	bl	800bca4 <HAL_UARTEx_SetTxFifoThreshold>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80020ea:	f000 fdcf 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ee:	2100      	movs	r1, #0
 80020f0:	4808      	ldr	r0, [pc, #32]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 80020f2:	f009 fe15 	bl	800bd20 <HAL_UARTEx_SetRxFifoThreshold>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020fc:	f000 fdc6 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002100:	4804      	ldr	r0, [pc, #16]	; (8002114 <MX_LPUART1_UART_Init+0x90>)
 8002102:	f009 fd96 	bl	800bc32 <HAL_UARTEx_DisableFifoMode>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800210c:	f000 fdbe 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	2000037c 	.word	0x2000037c
 8002118:	40008000 	.word	0x40008000

0800211c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002120:	4b23      	ldr	r3, [pc, #140]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002122:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <MX_USART2_UART_Init+0x98>)
 8002124:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002126:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002128:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800212c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800212e:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002134:	4b1e      	ldr	r3, [pc, #120]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002136:	2200      	movs	r2, #0
 8002138:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800213a:	4b1d      	ldr	r3, [pc, #116]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002140:	4b1b      	ldr	r3, [pc, #108]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002142:	220c      	movs	r2, #12
 8002144:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002146:	4b1a      	ldr	r3, [pc, #104]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002148:	f44f 7240 	mov.w	r2, #768	; 0x300
 800214c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800214e:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002150:	2200      	movs	r2, #0
 8002152:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002154:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002156:	2200      	movs	r2, #0
 8002158:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 800215c:	2200      	movs	r2, #0
 800215e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002162:	2200      	movs	r2, #0
 8002164:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002166:	4812      	ldr	r0, [pc, #72]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 8002168:	f008 ffca 	bl	800b100 <HAL_UART_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8002172:	f000 fd8b 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002176:	2100      	movs	r1, #0
 8002178:	480d      	ldr	r0, [pc, #52]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 800217a:	f009 fd93 	bl	800bca4 <HAL_UARTEx_SetTxFifoThreshold>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8002184:	f000 fd82 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002188:	2100      	movs	r1, #0
 800218a:	4809      	ldr	r0, [pc, #36]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 800218c:	f009 fdc8 	bl	800bd20 <HAL_UARTEx_SetRxFifoThreshold>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8002196:	f000 fd79 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800219a:	4805      	ldr	r0, [pc, #20]	; (80021b0 <MX_USART2_UART_Init+0x94>)
 800219c:	f009 fd49 	bl	800bc32 <HAL_UARTEx_DisableFifoMode>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80021a6:	f000 fd71 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	2000040c 	.word	0x2000040c
 80021b4:	40004400 	.word	0x40004400

080021b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021bc:	4b22      	ldr	r3, [pc, #136]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021be:	4a23      	ldr	r2, [pc, #140]	; (800224c <MX_USART3_UART_Init+0x94>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021c2:	4b21      	ldr	r3, [pc, #132]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b19      	ldr	r3, [pc, #100]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b17      	ldr	r3, [pc, #92]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	4b16      	ldr	r3, [pc, #88]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021f4:	4b14      	ldr	r3, [pc, #80]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021fa:	4b13      	ldr	r3, [pc, #76]	; (8002248 <MX_USART3_UART_Init+0x90>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002200:	4811      	ldr	r0, [pc, #68]	; (8002248 <MX_USART3_UART_Init+0x90>)
 8002202:	f008 ff7d 	bl	800b100 <HAL_UART_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800220c:	f000 fd3e 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002210:	2100      	movs	r1, #0
 8002212:	480d      	ldr	r0, [pc, #52]	; (8002248 <MX_USART3_UART_Init+0x90>)
 8002214:	f009 fd46 	bl	800bca4 <HAL_UARTEx_SetTxFifoThreshold>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800221e:	f000 fd35 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002222:	2100      	movs	r1, #0
 8002224:	4808      	ldr	r0, [pc, #32]	; (8002248 <MX_USART3_UART_Init+0x90>)
 8002226:	f009 fd7b 	bl	800bd20 <HAL_UARTEx_SetRxFifoThreshold>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002230:	f000 fd2c 	bl	8002c8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002234:	4804      	ldr	r0, [pc, #16]	; (8002248 <MX_USART3_UART_Init+0x90>)
 8002236:	f009 fcfc 	bl	800bc32 <HAL_UARTEx_DisableFifoMode>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002240:	f000 fd24 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	2000049c 	.word	0x2000049c
 800224c:	40004800 	.word	0x40004800

08002250 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8002254:	4b2f      	ldr	r3, [pc, #188]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002256:	4a30      	ldr	r2, [pc, #192]	; (8002318 <MX_SAI2_Init+0xc8>)
 8002258:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800225a:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <MX_SAI2_Init+0xc4>)
 800225c:	2200      	movs	r2, #0
 800225e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8002260:	4b2c      	ldr	r3, [pc, #176]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002262:	2200      	movs	r2, #0
 8002264:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8002266:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002268:	2240      	movs	r2, #64	; 0x40
 800226a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800226c:	4b29      	ldr	r3, [pc, #164]	; (8002314 <MX_SAI2_Init+0xc4>)
 800226e:	2200      	movs	r2, #0
 8002270:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002272:	4b28      	ldr	r3, [pc, #160]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002274:	2200      	movs	r2, #0
 8002276:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8002278:	4b26      	ldr	r3, [pc, #152]	; (8002314 <MX_SAI2_Init+0xc4>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800227e:	4b25      	ldr	r3, [pc, #148]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002286:	2200      	movs	r2, #0
 8002288:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800228a:	4b22      	ldr	r3, [pc, #136]	; (8002314 <MX_SAI2_Init+0xc4>)
 800228c:	2200      	movs	r2, #0
 800228e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002290:	4b20      	ldr	r3, [pc, #128]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002292:	2200      	movs	r2, #0
 8002294:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002296:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002298:	4a20      	ldr	r2, [pc, #128]	; (800231c <MX_SAI2_Init+0xcc>)
 800229a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800229c:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <MX_SAI2_Init+0xc4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80022a2:	4b1c      	ldr	r3, [pc, #112]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80022a8:	4b1a      	ldr	r3, [pc, #104]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80022ae:	4b19      	ldr	r3, [pc, #100]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 80022b4:	4b17      	ldr	r3, [pc, #92]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 80022bc:	4b15      	ldr	r3, [pc, #84]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022be:	2200      	movs	r2, #0
 80022c0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80022c2:	4b14      	ldr	r3, [pc, #80]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 80022ca:	4b12      	ldr	r3, [pc, #72]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022cc:	2208      	movs	r2, #8
 80022ce:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80022d0:	4b10      	ldr	r3, [pc, #64]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80022d6:	4b0f      	ldr	r3, [pc, #60]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80022dc:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022de:	2200      	movs	r2, #0
 80022e0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80022e2:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80022ee:	4b09      	ldr	r3, [pc, #36]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80022f4:	4b07      	ldr	r3, [pc, #28]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022f6:	2201      	movs	r2, #1
 80022f8:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80022fa:	4b06      	ldr	r3, [pc, #24]	; (8002314 <MX_SAI2_Init+0xc4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8002300:	4804      	ldr	r0, [pc, #16]	; (8002314 <MX_SAI2_Init+0xc4>)
 8002302:	f005 fe85 	bl	8008010 <HAL_SAI_Init>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 800230c:	f000 fcbe 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}
 8002314:	2000052c 	.word	0x2000052c
 8002318:	40015804 	.word	0x40015804
 800231c:	0002ee00 	.word	0x0002ee00

08002320 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002324:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <MX_SPI1_Init+0x74>)
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <MX_SPI1_Init+0x78>)
 8002328:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800232a:	4b1a      	ldr	r3, [pc, #104]	; (8002394 <MX_SPI1_Init+0x74>)
 800232c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002330:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002332:	4b18      	ldr	r3, [pc, #96]	; (8002394 <MX_SPI1_Init+0x74>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002338:	4b16      	ldr	r3, [pc, #88]	; (8002394 <MX_SPI1_Init+0x74>)
 800233a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800233e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002340:	4b14      	ldr	r3, [pc, #80]	; (8002394 <MX_SPI1_Init+0x74>)
 8002342:	2200      	movs	r2, #0
 8002344:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002346:	4b13      	ldr	r3, [pc, #76]	; (8002394 <MX_SPI1_Init+0x74>)
 8002348:	2200      	movs	r2, #0
 800234a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800234c:	4b11      	ldr	r3, [pc, #68]	; (8002394 <MX_SPI1_Init+0x74>)
 800234e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002352:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002354:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <MX_SPI1_Init+0x74>)
 8002356:	2218      	movs	r2, #24
 8002358:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800235a:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <MX_SPI1_Init+0x74>)
 800235c:	2200      	movs	r2, #0
 800235e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002360:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <MX_SPI1_Init+0x74>)
 8002362:	2200      	movs	r2, #0
 8002364:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <MX_SPI1_Init+0x74>)
 8002368:	2200      	movs	r2, #0
 800236a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <MX_SPI1_Init+0x74>)
 800236e:	2207      	movs	r2, #7
 8002370:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <MX_SPI1_Init+0x74>)
 8002374:	2200      	movs	r2, #0
 8002376:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <MX_SPI1_Init+0x74>)
 800237a:	2200      	movs	r2, #0
 800237c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800237e:	4805      	ldr	r0, [pc, #20]	; (8002394 <MX_SPI1_Init+0x74>)
 8002380:	f006 f969 	bl	8008656 <HAL_SPI_Init>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800238a:	f000 fc7f 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	200005c0 	.word	0x200005c0
 8002398:	40013000 	.word	0x40013000

0800239c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80023a0:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <MX_SPI3_Init+0x74>)
 80023a2:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <MX_SPI3_Init+0x78>)
 80023a4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	; (8002410 <MX_SPI3_Init+0x74>)
 80023a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023ac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <MX_SPI3_Init+0x74>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80023b4:	4b16      	ldr	r3, [pc, #88]	; (8002410 <MX_SPI3_Init+0x74>)
 80023b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80023ba:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023bc:	4b14      	ldr	r3, [pc, #80]	; (8002410 <MX_SPI3_Init+0x74>)
 80023be:	2200      	movs	r2, #0
 80023c0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023c2:	4b13      	ldr	r3, [pc, #76]	; (8002410 <MX_SPI3_Init+0x74>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_SPI3_Init+0x74>)
 80023ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023ce:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023d0:	4b0f      	ldr	r3, [pc, #60]	; (8002410 <MX_SPI3_Init+0x74>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <MX_SPI3_Init+0x74>)
 80023d8:	2200      	movs	r2, #0
 80023da:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_SPI3_Init+0x74>)
 80023de:	2200      	movs	r2, #0
 80023e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_SPI3_Init+0x74>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_SPI3_Init+0x74>)
 80023ea:	2207      	movs	r2, #7
 80023ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_SPI3_Init+0x74>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_SPI3_Init+0x74>)
 80023f6:	2208      	movs	r2, #8
 80023f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_SPI3_Init+0x74>)
 80023fc:	f006 f92b 	bl	8008656 <HAL_SPI_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002406:	f000 fc41 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000624 	.word	0x20000624
 8002414:	40003c00 	.word	0x40003c00

08002418 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08c      	sub	sp, #48	; 0x30
 800241c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800241e:	f107 0320 	add.w	r3, r7, #32
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	605a      	str	r2, [r3, #4]
 8002440:	609a      	str	r2, [r3, #8]
 8002442:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002444:	4b2d      	ldr	r3, [pc, #180]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002446:	4a2e      	ldr	r2, [pc, #184]	; (8002500 <MX_TIM1_Init+0xe8>)
 8002448:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 31;
 800244a:	4b2c      	ldr	r3, [pc, #176]	; (80024fc <MX_TIM1_Init+0xe4>)
 800244c:	221f      	movs	r2, #31
 800244e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002450:	4b2a      	ldr	r3, [pc, #168]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002456:	4b29      	ldr	r3, [pc, #164]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002458:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800245c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800245e:	4b27      	ldr	r3, [pc, #156]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002460:	2200      	movs	r2, #0
 8002462:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002464:	4b25      	ldr	r3, [pc, #148]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002466:	2200      	movs	r2, #0
 8002468:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800246a:	4b24      	ldr	r3, [pc, #144]	; (80024fc <MX_TIM1_Init+0xe4>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002470:	4822      	ldr	r0, [pc, #136]	; (80024fc <MX_TIM1_Init+0xe4>)
 8002472:	f007 f801 	bl	8009478 <HAL_TIM_Base_Init>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800247c:	f000 fc06 	bl	8002c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002484:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	4619      	mov	r1, r3
 800248c:	481b      	ldr	r0, [pc, #108]	; (80024fc <MX_TIM1_Init+0xe4>)
 800248e:	f007 fec3 	bl	800a218 <HAL_TIM_ConfigClockSource>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002498:	f000 fbf8 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800249c:	4817      	ldr	r0, [pc, #92]	; (80024fc <MX_TIM1_Init+0xe4>)
 800249e:	f007 fa3f 	bl	8009920 <HAL_TIM_IC_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80024a8:	f000 fbf0 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4619      	mov	r1, r3
 80024be:	480f      	ldr	r0, [pc, #60]	; (80024fc <MX_TIM1_Init+0xe4>)
 80024c0:	f008 fcfa 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80024ca:	f000 fbdf 	bl	8002c8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024d2:	2301      	movs	r3, #1
 80024d4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2200      	movs	r2, #0
 80024e2:	4619      	mov	r1, r3
 80024e4:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_TIM1_Init+0xe4>)
 80024e6:	f007 fce6 	bl	8009eb6 <HAL_TIM_IC_ConfigChannel>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80024f0:	f000 fbcc 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024f4:	bf00      	nop
 80024f6:	3730      	adds	r7, #48	; 0x30
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000688 	.word	0x20000688
 8002500:	40012c00 	.word	0x40012c00

08002504 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08e      	sub	sp, #56	; 0x38
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002518:	f107 031c 	add.w	r3, r7, #28
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002524:	463b      	mov	r3, r7
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	60da      	str	r2, [r3, #12]
 8002530:	611a      	str	r2, [r3, #16]
 8002532:	615a      	str	r2, [r3, #20]
 8002534:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002536:	4b2e      	ldr	r3, [pc, #184]	; (80025f0 <MX_TIM2_Init+0xec>)
 8002538:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800253c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 319;
 800253e:	4b2c      	ldr	r3, [pc, #176]	; (80025f0 <MX_TIM2_Init+0xec>)
 8002540:	f240 123f 	movw	r2, #319	; 0x13f
 8002544:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002546:	4b2a      	ldr	r3, [pc, #168]	; (80025f0 <MX_TIM2_Init+0xec>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000;
 800254c:	4b28      	ldr	r3, [pc, #160]	; (80025f0 <MX_TIM2_Init+0xec>)
 800254e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002552:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002554:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <MX_TIM2_Init+0xec>)
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800255a:	4b25      	ldr	r3, [pc, #148]	; (80025f0 <MX_TIM2_Init+0xec>)
 800255c:	2200      	movs	r2, #0
 800255e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002560:	4823      	ldr	r0, [pc, #140]	; (80025f0 <MX_TIM2_Init+0xec>)
 8002562:	f006 ff89 	bl	8009478 <HAL_TIM_Base_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800256c:	f000 fb8e 	bl	8002c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002570:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002574:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002576:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800257a:	4619      	mov	r1, r3
 800257c:	481c      	ldr	r0, [pc, #112]	; (80025f0 <MX_TIM2_Init+0xec>)
 800257e:	f007 fe4b 	bl	800a218 <HAL_TIM_ConfigClockSource>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002588:	f000 fb80 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800258c:	4818      	ldr	r0, [pc, #96]	; (80025f0 <MX_TIM2_Init+0xec>)
 800258e:	f007 f86a 	bl	8009666 <HAL_TIM_PWM_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002598:	f000 fb78 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025a4:	f107 031c 	add.w	r3, r7, #28
 80025a8:	4619      	mov	r1, r3
 80025aa:	4811      	ldr	r0, [pc, #68]	; (80025f0 <MX_TIM2_Init+0xec>)
 80025ac:	f008 fc84 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80025b6:	f000 fb69 	bl	8002c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ba:	2360      	movs	r3, #96	; 0x60
 80025bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 80025be:	2301      	movs	r3, #1
 80025c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ca:	463b      	mov	r3, r7
 80025cc:	2200      	movs	r2, #0
 80025ce:	4619      	mov	r1, r3
 80025d0:	4807      	ldr	r0, [pc, #28]	; (80025f0 <MX_TIM2_Init+0xec>)
 80025d2:	f007 fd0d 	bl	8009ff0 <HAL_TIM_PWM_ConfigChannel>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80025dc:	f000 fb56 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025e0:	4803      	ldr	r0, [pc, #12]	; (80025f0 <MX_TIM2_Init+0xec>)
 80025e2:	f001 f8dd 	bl	80037a0 <HAL_TIM_MspPostInit>

}
 80025e6:	bf00      	nop
 80025e8:	3738      	adds	r7, #56	; 0x38
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200006d4 	.word	0x200006d4

080025f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08c      	sub	sp, #48	; 0x30
 80025f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025fa:	f107 0320 	add.w	r3, r7, #32
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002620:	4b2b      	ldr	r3, [pc, #172]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002622:	4a2c      	ldr	r2, [pc, #176]	; (80026d4 <MX_TIM3_Init+0xe0>)
 8002624:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31999;
 8002626:	4b2a      	ldr	r3, [pc, #168]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002628:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800262c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262e:	4b28      	ldr	r3, [pc, #160]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8002634:	4b26      	ldr	r3, [pc, #152]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002636:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800263a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <MX_TIM3_Init+0xdc>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002642:	4b23      	ldr	r3, [pc, #140]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002648:	4821      	ldr	r0, [pc, #132]	; (80026d0 <MX_TIM3_Init+0xdc>)
 800264a:	f006 ff15 	bl	8009478 <HAL_TIM_Base_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002654:	f000 fb1a 	bl	8002c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002658:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800265c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800265e:	f107 0320 	add.w	r3, r7, #32
 8002662:	4619      	mov	r1, r3
 8002664:	481a      	ldr	r0, [pc, #104]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002666:	f007 fdd7 	bl	800a218 <HAL_TIM_ConfigClockSource>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002670:	f000 fb0c 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002674:	4816      	ldr	r0, [pc, #88]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002676:	f007 f953 	bl	8009920 <HAL_TIM_IC_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002680:	f000 fb04 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002688:	2300      	movs	r3, #0
 800268a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800268c:	f107 0314 	add.w	r3, r7, #20
 8002690:	4619      	mov	r1, r3
 8002692:	480f      	ldr	r0, [pc, #60]	; (80026d0 <MX_TIM3_Init+0xdc>)
 8002694:	f008 fc10 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800269e:	f000 faf5 	bl	8002c8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80026a2:	2302      	movs	r3, #2
 80026a4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80026a6:	2301      	movs	r3, #1
 80026a8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80026b2:	1d3b      	adds	r3, r7, #4
 80026b4:	2204      	movs	r2, #4
 80026b6:	4619      	mov	r1, r3
 80026b8:	4805      	ldr	r0, [pc, #20]	; (80026d0 <MX_TIM3_Init+0xdc>)
 80026ba:	f007 fbfc 	bl	8009eb6 <HAL_TIM_IC_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80026c4:	f000 fae2 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	3730      	adds	r7, #48	; 0x30
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000720 	.word	0x20000720
 80026d4:	40000400 	.word	0x40000400

080026d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08e      	sub	sp, #56	; 0x38
 80026dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f8:	463b      	mov	r3, r7
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800270a:	4b38      	ldr	r3, [pc, #224]	; (80027ec <MX_TIM4_Init+0x114>)
 800270c:	4a38      	ldr	r2, [pc, #224]	; (80027f0 <MX_TIM4_Init+0x118>)
 800270e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6399;
 8002710:	4b36      	ldr	r3, [pc, #216]	; (80027ec <MX_TIM4_Init+0x114>)
 8002712:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002716:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002718:	4b34      	ldr	r3, [pc, #208]	; (80027ec <MX_TIM4_Init+0x114>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 800271e:	4b33      	ldr	r3, [pc, #204]	; (80027ec <MX_TIM4_Init+0x114>)
 8002720:	2264      	movs	r2, #100	; 0x64
 8002722:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002724:	4b31      	ldr	r3, [pc, #196]	; (80027ec <MX_TIM4_Init+0x114>)
 8002726:	2200      	movs	r2, #0
 8002728:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272a:	4b30      	ldr	r3, [pc, #192]	; (80027ec <MX_TIM4_Init+0x114>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002730:	482e      	ldr	r0, [pc, #184]	; (80027ec <MX_TIM4_Init+0x114>)
 8002732:	f006 fea1 	bl	8009478 <HAL_TIM_Base_Init>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800273c:	f000 faa6 	bl	8002c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002744:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002746:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800274a:	4619      	mov	r1, r3
 800274c:	4827      	ldr	r0, [pc, #156]	; (80027ec <MX_TIM4_Init+0x114>)
 800274e:	f007 fd63 	bl	800a218 <HAL_TIM_ConfigClockSource>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002758:	f000 fa98 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800275c:	4823      	ldr	r0, [pc, #140]	; (80027ec <MX_TIM4_Init+0x114>)
 800275e:	f006 ff82 	bl	8009666 <HAL_TIM_PWM_Init>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002768:	f000 fa90 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002770:	2300      	movs	r3, #0
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002774:	f107 031c 	add.w	r3, r7, #28
 8002778:	4619      	mov	r1, r3
 800277a:	481c      	ldr	r0, [pc, #112]	; (80027ec <MX_TIM4_Init+0x114>)
 800277c:	f008 fb9c 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002786:	f000 fa81 	bl	8002c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800278a:	2360      	movs	r3, #96	; 0x60
 800278c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002792:	2300      	movs	r3, #0
 8002794:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800279a:	463b      	mov	r3, r7
 800279c:	2200      	movs	r2, #0
 800279e:	4619      	mov	r1, r3
 80027a0:	4812      	ldr	r0, [pc, #72]	; (80027ec <MX_TIM4_Init+0x114>)
 80027a2:	f007 fc25 	bl	8009ff0 <HAL_TIM_PWM_ConfigChannel>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80027ac:	f000 fa6e 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027b0:	463b      	mov	r3, r7
 80027b2:	2208      	movs	r2, #8
 80027b4:	4619      	mov	r1, r3
 80027b6:	480d      	ldr	r0, [pc, #52]	; (80027ec <MX_TIM4_Init+0x114>)
 80027b8:	f007 fc1a 	bl	8009ff0 <HAL_TIM_PWM_ConfigChannel>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80027c2:	f000 fa63 	bl	8002c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027c6:	463b      	mov	r3, r7
 80027c8:	220c      	movs	r2, #12
 80027ca:	4619      	mov	r1, r3
 80027cc:	4807      	ldr	r0, [pc, #28]	; (80027ec <MX_TIM4_Init+0x114>)
 80027ce:	f007 fc0f 	bl	8009ff0 <HAL_TIM_PWM_ConfigChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80027d8:	f000 fa58 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <MX_TIM4_Init+0x114>)
 80027de:	f000 ffdf 	bl	80037a0 <HAL_TIM_MspPostInit>

}
 80027e2:	bf00      	nop
 80027e4:	3738      	adds	r7, #56	; 0x38
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	2000076c 	.word	0x2000076c
 80027f0:	40000800 	.word	0x40000800

080027f4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
 8002810:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002812:	4b1e      	ldr	r3, [pc, #120]	; (800288c <MX_TIM5_Init+0x98>)
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <MX_TIM5_Init+0x9c>)
 8002816:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 31999;
 8002818:	4b1c      	ldr	r3, [pc, #112]	; (800288c <MX_TIM5_Init+0x98>)
 800281a:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800281e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002820:	4b1a      	ldr	r3, [pc, #104]	; (800288c <MX_TIM5_Init+0x98>)
 8002822:	2200      	movs	r2, #0
 8002824:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 5000;
 8002826:	4b19      	ldr	r3, [pc, #100]	; (800288c <MX_TIM5_Init+0x98>)
 8002828:	f241 3288 	movw	r2, #5000	; 0x1388
 800282c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <MX_TIM5_Init+0x98>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002834:	4b15      	ldr	r3, [pc, #84]	; (800288c <MX_TIM5_Init+0x98>)
 8002836:	2200      	movs	r2, #0
 8002838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800283a:	4814      	ldr	r0, [pc, #80]	; (800288c <MX_TIM5_Init+0x98>)
 800283c:	f006 fe1c 	bl	8009478 <HAL_TIM_Base_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8002846:	f000 fa21 	bl	8002c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800284a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002850:	f107 0310 	add.w	r3, r7, #16
 8002854:	4619      	mov	r1, r3
 8002856:	480d      	ldr	r0, [pc, #52]	; (800288c <MX_TIM5_Init+0x98>)
 8002858:	f007 fcde 	bl	800a218 <HAL_TIM_ConfigClockSource>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002862:	f000 fa13 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002866:	2300      	movs	r3, #0
 8002868:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800286e:	1d3b      	adds	r3, r7, #4
 8002870:	4619      	mov	r1, r3
 8002872:	4806      	ldr	r0, [pc, #24]	; (800288c <MX_TIM5_Init+0x98>)
 8002874:	f008 fb20 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800287e:	f000 fa05 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002882:	bf00      	nop
 8002884:	3720      	adds	r7, #32
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	200007b8 	.word	0x200007b8
 8002890:	40000c00 	.word	0x40000c00

08002894 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b096      	sub	sp, #88	; 0x58
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800289a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	605a      	str	r2, [r3, #4]
 80028a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	609a      	str	r2, [r3, #8]
 80028b2:	60da      	str	r2, [r3, #12]
 80028b4:	611a      	str	r2, [r3, #16]
 80028b6:	615a      	str	r2, [r3, #20]
 80028b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028ba:	1d3b      	adds	r3, r7, #4
 80028bc:	222c      	movs	r2, #44	; 0x2c
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f009 faeb 	bl	800be9c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80028c6:	4b33      	ldr	r3, [pc, #204]	; (8002994 <MX_TIM15_Init+0x100>)
 80028c8:	4a33      	ldr	r2, [pc, #204]	; (8002998 <MX_TIM15_Init+0x104>)
 80028ca:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80028cc:	4b31      	ldr	r3, [pc, #196]	; (8002994 <MX_TIM15_Init+0x100>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d2:	4b30      	ldr	r3, [pc, #192]	; (8002994 <MX_TIM15_Init+0x100>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80028d8:	4b2e      	ldr	r3, [pc, #184]	; (8002994 <MX_TIM15_Init+0x100>)
 80028da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028de:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028e0:	4b2c      	ldr	r3, [pc, #176]	; (8002994 <MX_TIM15_Init+0x100>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80028e6:	4b2b      	ldr	r3, [pc, #172]	; (8002994 <MX_TIM15_Init+0x100>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ec:	4b29      	ldr	r3, [pc, #164]	; (8002994 <MX_TIM15_Init+0x100>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80028f2:	4828      	ldr	r0, [pc, #160]	; (8002994 <MX_TIM15_Init+0x100>)
 80028f4:	f006 feb7 	bl	8009666 <HAL_TIM_PWM_Init>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80028fe:	f000 f9c5 	bl	8002c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002902:	2300      	movs	r3, #0
 8002904:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002906:	2300      	movs	r3, #0
 8002908:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800290a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800290e:	4619      	mov	r1, r3
 8002910:	4820      	ldr	r0, [pc, #128]	; (8002994 <MX_TIM15_Init+0x100>)
 8002912:	f008 fad1 	bl	800aeb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 800291c:	f000 f9b6 	bl	8002c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002920:	2360      	movs	r3, #96	; 0x60
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002924:	2300      	movs	r3, #0
 8002926:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002928:	2300      	movs	r3, #0
 800292a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800292c:	2300      	movs	r3, #0
 800292e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002930:	2300      	movs	r3, #0
 8002932:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002934:	2300      	movs	r3, #0
 8002936:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002938:	2300      	movs	r3, #0
 800293a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800293c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002940:	2200      	movs	r2, #0
 8002942:	4619      	mov	r1, r3
 8002944:	4813      	ldr	r0, [pc, #76]	; (8002994 <MX_TIM15_Init+0x100>)
 8002946:	f007 fb53 	bl	8009ff0 <HAL_TIM_PWM_ConfigChannel>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002950:	f000 f99c 	bl	8002c8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002954:	2300      	movs	r3, #0
 8002956:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800296c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800296e:	2300      	movs	r3, #0
 8002970:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	4619      	mov	r1, r3
 8002976:	4807      	ldr	r0, [pc, #28]	; (8002994 <MX_TIM15_Init+0x100>)
 8002978:	f008 fb26 	bl	800afc8 <HAL_TIMEx_ConfigBreakDeadTime>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002982:	f000 f983 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002986:	4803      	ldr	r0, [pc, #12]	; (8002994 <MX_TIM15_Init+0x100>)
 8002988:	f000 ff0a 	bl	80037a0 <HAL_TIM_MspPostInit>

}
 800298c:	bf00      	nop
 800298e:	3758      	adds	r7, #88	; 0x58
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000804 	.word	0x20000804
 8002998:	40014000 	.word	0x40014000

0800299c <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
	...

080029ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08e      	sub	sp, #56	; 0x38
 80029b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	605a      	str	r2, [r3, #4]
 80029bc:	609a      	str	r2, [r3, #8]
 80029be:	60da      	str	r2, [r3, #12]
 80029c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029c2:	4ba2      	ldr	r3, [pc, #648]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c6:	4aa1      	ldr	r2, [pc, #644]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029c8:	f043 0310 	orr.w	r3, r3, #16
 80029cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ce:	4b9f      	ldr	r3, [pc, #636]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	623b      	str	r3, [r7, #32]
 80029d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029da:	4b9c      	ldr	r3, [pc, #624]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029de:	4a9b      	ldr	r2, [pc, #620]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029e0:	f043 0304 	orr.w	r3, r3, #4
 80029e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029e6:	4b99      	ldr	r3, [pc, #612]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029f2:	4b96      	ldr	r3, [pc, #600]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f6:	4a95      	ldr	r2, [pc, #596]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 80029f8:	f043 0320 	orr.w	r3, r3, #32
 80029fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029fe:	4b93      	ldr	r3, [pc, #588]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a02:	f003 0320 	and.w	r3, r3, #32
 8002a06:	61bb      	str	r3, [r7, #24]
 8002a08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a0a:	4b90      	ldr	r3, [pc, #576]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0e:	4a8f      	ldr	r2, [pc, #572]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a16:	4b8d      	ldr	r3, [pc, #564]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a22:	4b8a      	ldr	r3, [pc, #552]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a26:	4a89      	ldr	r2, [pc, #548]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a2e:	4b87      	ldr	r3, [pc, #540]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	613b      	str	r3, [r7, #16]
 8002a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3a:	4b84      	ldr	r3, [pc, #528]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a3e:	4a83      	ldr	r2, [pc, #524]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a40:	f043 0302 	orr.w	r3, r3, #2
 8002a44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a46:	4b81      	ldr	r3, [pc, #516]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a52:	4b7e      	ldr	r3, [pc, #504]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a56:	4a7d      	ldr	r2, [pc, #500]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a5e:	4b7b      	ldr	r3, [pc, #492]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a6a:	4b78      	ldr	r3, [pc, #480]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6e:	4a77      	ldr	r2, [pc, #476]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a70:	f043 0308 	orr.w	r3, r3, #8
 8002a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a76:	4b75      	ldr	r3, [pc, #468]	; (8002c4c <MX_GPIO_Init+0x2a0>)
 8002a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7a:	f003 0308 	and.w	r3, r3, #8
 8002a7e:	607b      	str	r3, [r7, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002a82:	f002 fe81 	bl	8005788 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002a86:	2200      	movs	r2, #0
 8002a88:	f44f 5146 	mov.w	r1, #12672	; 0x3180
 8002a8c:	4870      	ldr	r0, [pc, #448]	; (8002c50 <MX_GPIO_Init+0x2a4>)
 8002a8e:	f002 fd6b 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002a92:	2200      	movs	r2, #0
 8002a94:	2104      	movs	r1, #4
 8002a96:	486f      	ldr	r0, [pc, #444]	; (8002c54 <MX_GPIO_Init+0x2a8>)
 8002a98:	f002 fd66 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	217f      	movs	r1, #127	; 0x7f
 8002aa0:	486d      	ldr	r0, [pc, #436]	; (8002c58 <MX_GPIO_Init+0x2ac>)
 8002aa2:	f002 fd61 	bl	8005568 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2180      	movs	r1, #128	; 0x80
 8002aaa:	486c      	ldr	r0, [pc, #432]	; (8002c5c <MX_GPIO_Init+0x2b0>)
 8002aac:	f002 fd5c 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8002ab6:	486a      	ldr	r0, [pc, #424]	; (8002c60 <MX_GPIO_Init+0x2b4>)
 8002ab8:	f002 fd56 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002abc:	230c      	movs	r3, #12
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002acc:	230d      	movs	r3, #13
 8002ace:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4861      	ldr	r0, [pc, #388]	; (8002c5c <MX_GPIO_Init+0x2b0>)
 8002ad8:	f002 fbb4 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002adc:	2320      	movs	r3, #32
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ae0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aee:	4619      	mov	r1, r3
 8002af0:	485a      	ldr	r0, [pc, #360]	; (8002c5c <MX_GPIO_Init+0x2b0>)
 8002af2:	f002 fba7 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF8 PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13;
 8002af6:	f44f 5346 	mov.w	r3, #12672	; 0x3180
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002afc:	2301      	movs	r3, #1
 8002afe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b04:	2300      	movs	r3, #0
 8002b06:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4850      	ldr	r0, [pc, #320]	; (8002c50 <MX_GPIO_Init+0x2a4>)
 8002b10:	f002 fb98 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b14:	2308      	movs	r3, #8
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b18:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b26:	4619      	mov	r1, r3
 8002b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2c:	f002 fb8a 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b30:	2304      	movs	r3, #4
 8002b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b34:	2301      	movs	r3, #1
 8002b36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b44:	4619      	mov	r1, r3
 8002b46:	4843      	ldr	r0, [pc, #268]	; (8002c54 <MX_GPIO_Init+0x2a8>)
 8002b48:	f002 fb7c 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002b4c:	237f      	movs	r3, #127	; 0x7f
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b50:	2301      	movs	r3, #1
 8002b52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b60:	4619      	mov	r1, r3
 8002b62:	483d      	ldr	r0, [pc, #244]	; (8002c58 <MX_GPIO_Init+0x2ac>)
 8002b64:	f002 fb6e 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b68:	2380      	movs	r3, #128	; 0x80
 8002b6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b74:	2300      	movs	r3, #0
 8002b76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4837      	ldr	r0, [pc, #220]	; (8002c5c <MX_GPIO_Init+0x2b0>)
 8002b80:	f002 fb60 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002b84:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b92:	2300      	movs	r3, #0
 8002b94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4830      	ldr	r0, [pc, #192]	; (8002c60 <MX_GPIO_Init+0x2b4>)
 8002b9e:	f002 fb51 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002ba2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002bb4:	230a      	movs	r3, #10
 8002bb6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bc2:	f002 fb3f 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bde:	f002 fb31 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be8:	2302      	movs	r3, #2
 8002bea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bf4:	230c      	movs	r3, #12
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4818      	ldr	r0, [pc, #96]	; (8002c60 <MX_GPIO_Init+0x2b4>)
 8002c00:	f002 fb20 	bl	8005244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c04:	2304      	movs	r3, #4
 8002c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c10:	2303      	movs	r3, #3
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002c14:	230c      	movs	r3, #12
 8002c16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4811      	ldr	r0, [pc, #68]	; (8002c64 <MX_GPIO_Init+0x2b8>)
 8002c20:	f002 fb10 	bl	8005244 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002c24:	2200      	movs	r2, #0
 8002c26:	2100      	movs	r1, #0
 8002c28:	2009      	movs	r0, #9
 8002c2a:	f002 fac6 	bl	80051ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002c2e:	2009      	movs	r0, #9
 8002c30:	f002 fadf 	bl	80051f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002c34:	2200      	movs	r2, #0
 8002c36:	2100      	movs	r1, #0
 8002c38:	2017      	movs	r0, #23
 8002c3a:	f002 fabe 	bl	80051ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c3e:	2017      	movs	r0, #23
 8002c40:	f002 fad7 	bl	80051f2 <HAL_NVIC_EnableIRQ>

}
 8002c44:	bf00      	nop
 8002c46:	3738      	adds	r7, #56	; 0x38
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	48001400 	.word	0x48001400
 8002c54:	48000400 	.word	0x48000400
 8002c58:	48001800 	.word	0x48001800
 8002c5c:	48001000 	.word	0x48001000
 8002c60:	48000800 	.word	0x48000800
 8002c64:	48000c00 	.word	0x48000c00

08002c68 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002c70:	1d39      	adds	r1, r7, #4
 8002c72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c76:	2201      	movs	r2, #1
 8002c78:	4803      	ldr	r0, [pc, #12]	; (8002c88 <__io_putchar+0x20>)
 8002c7a:	f008 fa91 	bl	800b1a0 <HAL_UART_Transmit>
  return ch;
 8002c7e:	687b      	ldr	r3, [r7, #4]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	2000037c 	.word	0x2000037c

08002c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c90:	b672      	cpsid	i
}
 8002c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <Error_Handler+0x8>
	...

08002c98 <motor_control>:
 *  Created on: Mar 12, 2023
 *      Author: ericding
 */
#include "motor_control.h"

void motor_control (uint8_t mode) {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
	static uint8_t rmotor_pwm_val = 20;
	static uint8_t lmotor_h_bridge_in1 = 1;
	static uint8_t lmotor_h_bridge_in2 = 0;
	static uint8_t rmotor_h_bridge_in3 = 1;
	static uint8_t rmotor_h_bridge_in4 = 0;
	switch(mode) {
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	2b06      	cmp	r3, #6
 8002ca6:	f200 8096 	bhi.w	8002dd6 <motor_control+0x13e>
 8002caa:	a201      	add	r2, pc, #4	; (adr r2, 8002cb0 <motor_control+0x18>)
 8002cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb0:	08002ccd 	.word	0x08002ccd
 8002cb4:	08002cf3 	.word	0x08002cf3
 8002cb8:	08002d19 	.word	0x08002d19
 8002cbc:	08002d3f 	.word	0x08002d3f
 8002cc0:	08002d65 	.word	0x08002d65
 8002cc4:	08002d8b 	.word	0x08002d8b
 8002cc8:	08002db1 	.word	0x08002db1
		case 0 :
			lmotor_pwm_val = 40;
 8002ccc:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <motor_control+0x1c0>)
 8002cce:	2228      	movs	r2, #40	; 0x28
 8002cd0:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002cd2:	4b62      	ldr	r3, [pc, #392]	; (8002e5c <motor_control+0x1c4>)
 8002cd4:	2228      	movs	r2, #40	; 0x28
 8002cd6:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002cd8:	4b61      	ldr	r3, [pc, #388]	; (8002e60 <motor_control+0x1c8>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002cde:	4b61      	ldr	r3, [pc, #388]	; (8002e64 <motor_control+0x1cc>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002ce4:	4b60      	ldr	r3, [pc, #384]	; (8002e68 <motor_control+0x1d0>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002cea:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <motor_control+0x1d4>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
			break;
 8002cf0:	e084      	b.n	8002dfc <motor_control+0x164>
		case 1:
			lmotor_pwm_val = 80;
 8002cf2:	4b59      	ldr	r3, [pc, #356]	; (8002e58 <motor_control+0x1c0>)
 8002cf4:	2250      	movs	r2, #80	; 0x50
 8002cf6:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002cf8:	4b58      	ldr	r3, [pc, #352]	; (8002e5c <motor_control+0x1c4>)
 8002cfa:	2250      	movs	r2, #80	; 0x50
 8002cfc:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002cfe:	4b58      	ldr	r3, [pc, #352]	; (8002e60 <motor_control+0x1c8>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d04:	4b57      	ldr	r3, [pc, #348]	; (8002e64 <motor_control+0x1cc>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002d0a:	4b57      	ldr	r3, [pc, #348]	; (8002e68 <motor_control+0x1d0>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002d10:	4b56      	ldr	r3, [pc, #344]	; (8002e6c <motor_control+0x1d4>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
			break;
 8002d16:	e071      	b.n	8002dfc <motor_control+0x164>
		case 2:
			lmotor_pwm_val = 80;
 8002d18:	4b4f      	ldr	r3, [pc, #316]	; (8002e58 <motor_control+0x1c0>)
 8002d1a:	2250      	movs	r2, #80	; 0x50
 8002d1c:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002d1e:	4b4f      	ldr	r3, [pc, #316]	; (8002e5c <motor_control+0x1c4>)
 8002d20:	2250      	movs	r2, #80	; 0x50
 8002d22:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002d24:	4b4e      	ldr	r3, [pc, #312]	; (8002e60 <motor_control+0x1c8>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002d2a:	4b4e      	ldr	r3, [pc, #312]	; (8002e64 <motor_control+0x1cc>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <motor_control+0x1d0>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002d36:	4b4d      	ldr	r3, [pc, #308]	; (8002e6c <motor_control+0x1d4>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	701a      	strb	r2, [r3, #0]
			break;
 8002d3c:	e05e      	b.n	8002dfc <motor_control+0x164>
		case 3:
			lmotor_pwm_val = 80;
 8002d3e:	4b46      	ldr	r3, [pc, #280]	; (8002e58 <motor_control+0x1c0>)
 8002d40:	2250      	movs	r2, #80	; 0x50
 8002d42:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002d44:	4b45      	ldr	r3, [pc, #276]	; (8002e5c <motor_control+0x1c4>)
 8002d46:	2250      	movs	r2, #80	; 0x50
 8002d48:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d4a:	4b45      	ldr	r3, [pc, #276]	; (8002e60 <motor_control+0x1c8>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d50:	4b44      	ldr	r3, [pc, #272]	; (8002e64 <motor_control+0x1cc>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002d56:	4b44      	ldr	r3, [pc, #272]	; (8002e68 <motor_control+0x1d0>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002d5c:	4b43      	ldr	r3, [pc, #268]	; (8002e6c <motor_control+0x1d4>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
			break;
 8002d62:	e04b      	b.n	8002dfc <motor_control+0x164>
		case 4:
			lmotor_pwm_val = 40;
 8002d64:	4b3c      	ldr	r3, [pc, #240]	; (8002e58 <motor_control+0x1c0>)
 8002d66:	2228      	movs	r2, #40	; 0x28
 8002d68:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002d6a:	4b3c      	ldr	r3, [pc, #240]	; (8002e5c <motor_control+0x1c4>)
 8002d6c:	2228      	movs	r2, #40	; 0x28
 8002d6e:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d70:	4b3b      	ldr	r3, [pc, #236]	; (8002e60 <motor_control+0x1c8>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d76:	4b3b      	ldr	r3, [pc, #236]	; (8002e64 <motor_control+0x1cc>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002d7c:	4b3a      	ldr	r3, [pc, #232]	; (8002e68 <motor_control+0x1d0>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002d82:	4b3a      	ldr	r3, [pc, #232]	; (8002e6c <motor_control+0x1d4>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	701a      	strb	r2, [r3, #0]
			break;
 8002d88:	e038      	b.n	8002dfc <motor_control+0x164>
		case 5:
			lmotor_pwm_val = 20;
 8002d8a:	4b33      	ldr	r3, [pc, #204]	; (8002e58 <motor_control+0x1c0>)
 8002d8c:	2214      	movs	r2, #20
 8002d8e:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 20;
 8002d90:	4b32      	ldr	r3, [pc, #200]	; (8002e5c <motor_control+0x1c4>)
 8002d92:	2214      	movs	r2, #20
 8002d94:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d96:	4b32      	ldr	r3, [pc, #200]	; (8002e60 <motor_control+0x1c8>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d9c:	4b31      	ldr	r3, [pc, #196]	; (8002e64 <motor_control+0x1cc>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002da2:	4b31      	ldr	r3, [pc, #196]	; (8002e68 <motor_control+0x1d0>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002da8:	4b30      	ldr	r3, [pc, #192]	; (8002e6c <motor_control+0x1d4>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
			break;
 8002dae:	e025      	b.n	8002dfc <motor_control+0x164>
		case 6:
			lmotor_pwm_val = 40;
 8002db0:	4b29      	ldr	r3, [pc, #164]	; (8002e58 <motor_control+0x1c0>)
 8002db2:	2228      	movs	r2, #40	; 0x28
 8002db4:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002db6:	4b29      	ldr	r3, [pc, #164]	; (8002e5c <motor_control+0x1c4>)
 8002db8:	2228      	movs	r2, #40	; 0x28
 8002dba:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002dbc:	4b28      	ldr	r3, [pc, #160]	; (8002e60 <motor_control+0x1c8>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002dc2:	4b28      	ldr	r3, [pc, #160]	; (8002e64 <motor_control+0x1cc>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002dc8:	4b27      	ldr	r3, [pc, #156]	; (8002e68 <motor_control+0x1d0>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002dce:	4b27      	ldr	r3, [pc, #156]	; (8002e6c <motor_control+0x1d4>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
			break;
 8002dd4:	e012      	b.n	8002dfc <motor_control+0x164>
		default:
			lmotor_pwm_val = 0;
 8002dd6:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <motor_control+0x1c0>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 0;
 8002ddc:	4b1f      	ldr	r3, [pc, #124]	; (8002e5c <motor_control+0x1c4>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002de2:	4b1f      	ldr	r3, [pc, #124]	; (8002e60 <motor_control+0x1c8>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002de8:	4b1e      	ldr	r3, [pc, #120]	; (8002e64 <motor_control+0x1cc>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002dee:	4b1e      	ldr	r3, [pc, #120]	; (8002e68 <motor_control+0x1d0>)
 8002df0:	2201      	movs	r2, #1
 8002df2:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002df4:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <motor_control+0x1d4>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	701a      	strb	r2, [r3, #0]
			break;
 8002dfa:	bf00      	nop
	}

	htim4.Instance->CCR3 = lmotor_pwm_val; // PD14 to EnA
 8002dfc:	4b16      	ldr	r3, [pc, #88]	; (8002e58 <motor_control+0x1c0>)
 8002dfe:	781a      	ldrb	r2, [r3, #0]
 8002e00:	4b1b      	ldr	r3, [pc, #108]	; (8002e70 <motor_control+0x1d8>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	63da      	str	r2, [r3, #60]	; 0x3c
	htim4.Instance->CCR4 = rmotor_pwm_val; // PD15 to EnB
 8002e06:	4b15      	ldr	r3, [pc, #84]	; (8002e5c <motor_control+0x1c4>)
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	4b19      	ldr	r3, [pc, #100]	; (8002e70 <motor_control+0x1d8>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,  lmotor_h_bridge_in1);
 8002e10:	4b13      	ldr	r3, [pc, #76]	; (8002e60 <motor_control+0x1c8>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	2180      	movs	r1, #128	; 0x80
 8002e18:	4816      	ldr	r0, [pc, #88]	; (8002e74 <motor_control+0x1dc>)
 8002e1a:	f002 fba5 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,  lmotor_h_bridge_in2);
 8002e1e:	4b11      	ldr	r3, [pc, #68]	; (8002e64 <motor_control+0x1cc>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e28:	4812      	ldr	r0, [pc, #72]	; (8002e74 <motor_control+0x1dc>)
 8002e2a:	f002 fb9d 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12,  rmotor_h_bridge_in3);
 8002e2e:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <motor_control+0x1d0>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e38:	480e      	ldr	r0, [pc, #56]	; (8002e74 <motor_control+0x1dc>)
 8002e3a:	f002 fb95 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13,  rmotor_h_bridge_in4);
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <motor_control+0x1d4>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e48:	480a      	ldr	r0, [pc, #40]	; (8002e74 <motor_control+0x1dc>)
 8002e4a:	f002 fb8d 	bl	8005568 <HAL_GPIO_WritePin>
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	20000001 	.word	0x20000001
 8002e5c:	20000002 	.word	0x20000002
 8002e60:	20000003 	.word	0x20000003
 8002e64:	20000850 	.word	0x20000850
 8002e68:	20000004 	.word	0x20000004
 8002e6c:	20000851 	.word	0x20000851
 8002e70:	2000076c 	.word	0x2000076c
 8002e74:	48001400 	.word	0x48001400

08002e78 <rotor_control>:
 */

#include "rotor_control.h"


void rotor_control (uint8_t mode) {
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	71fb      	strb	r3, [r7, #7]
	// mode 0 turn, mode 1 stop
	static uint8_t motor_pwm_val = 0; // 0 - 99 throttle control
	static uint8_t motor_h_bridge_in1 = 1;
	static uint8_t motor_h_bridge_in2 = 0;

	switch(mode) {
 8002e82:	79fb      	ldrb	r3, [r7, #7]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d109      	bne.n	8002e9c <rotor_control+0x24>
		case 0 :
			motor_pwm_val = 60;
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <rotor_control+0x68>)
 8002e8a:	223c      	movs	r2, #60	; 0x3c
 8002e8c:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <rotor_control+0x6c>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8002e94:	4b14      	ldr	r3, [pc, #80]	; (8002ee8 <rotor_control+0x70>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	701a      	strb	r2, [r3, #0]
			break;
 8002e9a:	e009      	b.n	8002eb0 <rotor_control+0x38>
		default:
			motor_pwm_val = 0;
 8002e9c:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <rotor_control+0x68>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8002ea2:	4b10      	ldr	r3, [pc, #64]	; (8002ee4 <rotor_control+0x6c>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8002ea8:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <rotor_control+0x70>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
			break;
 8002eae:	bf00      	nop
	}

	htim4.Instance->CCR1 = motor_pwm_val; // PD13
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <rotor_control+0x68>)
 8002eb2:	781a      	ldrb	r2, [r3, #0]
 8002eb4:	4b0d      	ldr	r3, [pc, #52]	; (8002eec <rotor_control+0x74>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0,  motor_h_bridge_in1);
 8002eba:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <rotor_control+0x6c>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	480b      	ldr	r0, [pc, #44]	; (8002ef0 <rotor_control+0x78>)
 8002ec4:	f002 fb50 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,  motor_h_bridge_in2);
 8002ec8:	4b07      	ldr	r3, [pc, #28]	; (8002ee8 <rotor_control+0x70>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	2102      	movs	r1, #2
 8002ed0:	4807      	ldr	r0, [pc, #28]	; (8002ef0 <rotor_control+0x78>)
 8002ed2:	f002 fb49 	bl	8005568 <HAL_GPIO_WritePin>
}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000852 	.word	0x20000852
 8002ee4:	20000005 	.word	0x20000005
 8002ee8:	20000853 	.word	0x20000853
 8002eec:	2000076c 	.word	0x2000076c
 8002ef0:	48001800 	.word	0x48001800

08002ef4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002efa:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <HAL_MspInit+0x44>)
 8002efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002efe:	4a0e      	ldr	r2, [pc, #56]	; (8002f38 <HAL_MspInit+0x44>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	6613      	str	r3, [r2, #96]	; 0x60
 8002f06:	4b0c      	ldr	r3, [pc, #48]	; (8002f38 <HAL_MspInit+0x44>)
 8002f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	607b      	str	r3, [r7, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_MspInit+0x44>)
 8002f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f16:	4a08      	ldr	r2, [pc, #32]	; (8002f38 <HAL_MspInit+0x44>)
 8002f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f1c:	6593      	str	r3, [r2, #88]	; 0x58
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_MspInit+0x44>)
 8002f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40021000 	.word	0x40021000

08002f3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08c      	sub	sp, #48	; 0x30
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f44:	f107 031c 	add.w	r3, r7, #28
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a2d      	ldr	r2, [pc, #180]	; (8003010 <HAL_ADC_MspInit+0xd4>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d154      	bne.n	8003008 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002f5e:	4b2d      	ldr	r3, [pc, #180]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f62:	4a2c      	ldr	r2, [pc, #176]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f72:	61bb      	str	r3, [r7, #24]
 8002f74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f76:	4b27      	ldr	r3, [pc, #156]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7a:	4a26      	ldr	r2, [pc, #152]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
 8002f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f82:	4b24      	ldr	r3, [pc, #144]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	4b21      	ldr	r3, [pc, #132]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f92:	4a20      	ldr	r2, [pc, #128]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f9a:	4b1e      	ldr	r3, [pc, #120]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa6:	4b1b      	ldr	r3, [pc, #108]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002faa:	4a1a      	ldr	r2, [pc, #104]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002fac:	f043 0302 	orr.w	r3, r3, #2
 8002fb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fb2:	4b18      	ldr	r3, [pc, #96]	; (8003014 <HAL_ADC_MspInit+0xd8>)
 8002fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002fbe:	233f      	movs	r3, #63	; 0x3f
 8002fc0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002fc2:	230b      	movs	r3, #11
 8002fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fca:	f107 031c 	add.w	r3, r7, #28
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4811      	ldr	r0, [pc, #68]	; (8003018 <HAL_ADC_MspInit+0xdc>)
 8002fd2:	f002 f937 	bl	8005244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002fda:	230b      	movs	r3, #11
 8002fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fe2:	f107 031c 	add.w	r3, r7, #28
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fec:	f002 f92a 	bl	8005244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002ff4:	230b      	movs	r3, #11
 8002ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffc:	f107 031c 	add.w	r3, r7, #28
 8003000:	4619      	mov	r1, r3
 8003002:	4806      	ldr	r0, [pc, #24]	; (800301c <HAL_ADC_MspInit+0xe0>)
 8003004:	f002 f91e 	bl	8005244 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003008:	bf00      	nop
 800300a:	3730      	adds	r7, #48	; 0x30
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	50040000 	.word	0x50040000
 8003014:	40021000 	.word	0x40021000
 8003018:	48000800 	.word	0x48000800
 800301c:	48000400 	.word	0x48000400

08003020 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b08a      	sub	sp, #40	; 0x28
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	f107 0314 	add.w	r3, r7, #20
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	605a      	str	r2, [r3, #4]
 8003032:	609a      	str	r2, [r3, #8]
 8003034:	60da      	str	r2, [r3, #12]
 8003036:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a17      	ldr	r2, [pc, #92]	; (800309c <HAL_CAN_MspInit+0x7c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d127      	bne.n	8003092 <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003042:	4b17      	ldr	r3, [pc, #92]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	4a16      	ldr	r2, [pc, #88]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 8003048:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800304c:	6593      	str	r3, [r2, #88]	; 0x58
 800304e:	4b14      	ldr	r3, [pc, #80]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003056:	613b      	str	r3, [r7, #16]
 8003058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800305a:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 800305c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305e:	4a10      	ldr	r2, [pc, #64]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 8003060:	f043 0308 	orr.w	r3, r3, #8
 8003064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003066:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <HAL_CAN_MspInit+0x80>)
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003072:	2303      	movs	r3, #3
 8003074:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003076:	2302      	movs	r3, #2
 8003078:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800307e:	2303      	movs	r3, #3
 8003080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003082:	2309      	movs	r3, #9
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003086:	f107 0314 	add.w	r3, r7, #20
 800308a:	4619      	mov	r1, r3
 800308c:	4805      	ldr	r0, [pc, #20]	; (80030a4 <HAL_CAN_MspInit+0x84>)
 800308e:	f002 f8d9 	bl	8005244 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003092:	bf00      	nop
 8003094:	3728      	adds	r7, #40	; 0x28
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40006400 	.word	0x40006400
 80030a0:	40021000 	.word	0x40021000
 80030a4:	48000c00 	.word	0x48000c00

080030a8 <HAL_SMBUS_MspInit>:
* This function configures the hardware resources used in this example
* @param hsmbus: SMBUS handle pointer
* @retval None
*/
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b0b0      	sub	sp, #192	; 0xc0
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	609a      	str	r2, [r3, #8]
 80030bc:	60da      	str	r2, [r3, #12]
 80030be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030c0:	f107 0318 	add.w	r3, r7, #24
 80030c4:	2294      	movs	r2, #148	; 0x94
 80030c6:	2100      	movs	r1, #0
 80030c8:	4618      	mov	r0, r3
 80030ca:	f008 fee7 	bl	800be9c <memset>
  if(hsmbus->Instance==I2C1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a42      	ldr	r2, [pc, #264]	; (80031dc <HAL_SMBUS_MspInit+0x134>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d13c      	bne.n	8003152 <HAL_SMBUS_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030d8:	2340      	movs	r3, #64	; 0x40
 80030da:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030dc:	2300      	movs	r3, #0
 80030de:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030e0:	f107 0318 	add.w	r3, r7, #24
 80030e4:	4618      	mov	r0, r3
 80030e6:	f003 fa37 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_SMBUS_MspInit+0x4c>
    {
      Error_Handler();
 80030f0:	f7ff fdcc 	bl	8002c8c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030f4:	4b3a      	ldr	r3, [pc, #232]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 80030f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f8:	4a39      	ldr	r2, [pc, #228]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 80030fa:	f043 0302 	orr.w	r3, r3, #2
 80030fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003100:	4b37      	ldr	r3, [pc, #220]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 8003102:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	617b      	str	r3, [r7, #20]
 800310a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800310c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003110:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003114:	2312      	movs	r3, #18
 8003116:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800311a:	2301      	movs	r3, #1
 800311c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003120:	2303      	movs	r3, #3
 8003122:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003126:	2304      	movs	r3, #4
 8003128:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800312c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003130:	4619      	mov	r1, r3
 8003132:	482c      	ldr	r0, [pc, #176]	; (80031e4 <HAL_SMBUS_MspInit+0x13c>)
 8003134:	f002 f886 	bl	8005244 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003138:	4b29      	ldr	r3, [pc, #164]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	4a28      	ldr	r2, [pc, #160]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 800313e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003142:	6593      	str	r3, [r2, #88]	; 0x58
 8003144:	4b26      	ldr	r3, [pc, #152]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 8003146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003148:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003150:	e03f      	b.n	80031d2 <HAL_SMBUS_MspInit+0x12a>
  else if(hsmbus->Instance==I2C2)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a24      	ldr	r2, [pc, #144]	; (80031e8 <HAL_SMBUS_MspInit+0x140>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d13a      	bne.n	80031d2 <HAL_SMBUS_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800315c:	2380      	movs	r3, #128	; 0x80
 800315e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003160:	2300      	movs	r3, #0
 8003162:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003164:	f107 0318 	add.w	r3, r7, #24
 8003168:	4618      	mov	r0, r3
 800316a:	f003 f9f5 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_SMBUS_MspInit+0xd0>
      Error_Handler();
 8003174:	f7ff fd8a 	bl	8002c8c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003178:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 800317a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317c:	4a18      	ldr	r2, [pc, #96]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 800317e:	f043 0320 	orr.w	r3, r3, #32
 8003182:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003184:	4b16      	ldr	r3, [pc, #88]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 8003186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003188:	f003 0320 	and.w	r3, r3, #32
 800318c:	60fb      	str	r3, [r7, #12]
 800318e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003190:	2307      	movs	r3, #7
 8003192:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003196:	2312      	movs	r3, #18
 8003198:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800319c:	2301      	movs	r3, #1
 800319e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031a2:	2303      	movs	r3, #3
 80031a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80031a8:	2304      	movs	r3, #4
 80031aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80031ae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80031b2:	4619      	mov	r1, r3
 80031b4:	480d      	ldr	r0, [pc, #52]	; (80031ec <HAL_SMBUS_MspInit+0x144>)
 80031b6:	f002 f845 	bl	8005244 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 80031bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031be:	4a08      	ldr	r2, [pc, #32]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 80031c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031c4:	6593      	str	r3, [r2, #88]	; 0x58
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_SMBUS_MspInit+0x138>)
 80031c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
}
 80031d2:	bf00      	nop
 80031d4:	37c0      	adds	r7, #192	; 0xc0
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40005400 	.word	0x40005400
 80031e0:	40021000 	.word	0x40021000
 80031e4:	48000400 	.word	0x48000400
 80031e8:	40005800 	.word	0x40005800
 80031ec:	48001400 	.word	0x48001400

080031f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b0b2      	sub	sp, #200	; 0xc8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003208:	f107 0320 	add.w	r3, r7, #32
 800320c:	2294      	movs	r2, #148	; 0x94
 800320e:	2100      	movs	r1, #0
 8003210:	4618      	mov	r0, r3
 8003212:	f008 fe43 	bl	800be9c <memset>
  if(huart->Instance==LPUART1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a64      	ldr	r2, [pc, #400]	; (80033ac <HAL_UART_MspInit+0x1bc>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d13e      	bne.n	800329e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003220:	2320      	movs	r3, #32
 8003222:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003224:	2300      	movs	r3, #0
 8003226:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003228:	f107 0320 	add.w	r3, r7, #32
 800322c:	4618      	mov	r0, r3
 800322e:	f003 f993 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003238:	f7ff fd28 	bl	8002c8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800323c:	4b5c      	ldr	r3, [pc, #368]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 800323e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003240:	4a5b      	ldr	r2, [pc, #364]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003248:	4b59      	ldr	r3, [pc, #356]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 800324a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003254:	4b56      	ldr	r3, [pc, #344]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003258:	4a55      	ldr	r2, [pc, #340]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 800325a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800325e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003260:	4b53      	ldr	r3, [pc, #332]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003268:	61bb      	str	r3, [r7, #24]
 800326a:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 800326c:	f002 fa8c 	bl	8005788 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003270:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003274:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003278:	2302      	movs	r3, #2
 800327a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327e:	2300      	movs	r3, #0
 8003280:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003284:	2303      	movs	r3, #3
 8003286:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800328a:	2308      	movs	r3, #8
 800328c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003290:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003294:	4619      	mov	r1, r3
 8003296:	4847      	ldr	r0, [pc, #284]	; (80033b4 <HAL_UART_MspInit+0x1c4>)
 8003298:	f001 ffd4 	bl	8005244 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800329c:	e081      	b.n	80033a2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a45      	ldr	r2, [pc, #276]	; (80033b8 <HAL_UART_MspInit+0x1c8>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d13b      	bne.n	8003320 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80032a8:	2302      	movs	r3, #2
 80032aa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80032ac:	2300      	movs	r3, #0
 80032ae:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032b0:	f107 0320 	add.w	r3, r7, #32
 80032b4:	4618      	mov	r0, r3
 80032b6:	f003 f94f 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80032c0:	f7ff fce4 	bl	8002c8c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80032c4:	4b3a      	ldr	r3, [pc, #232]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	4a39      	ldr	r2, [pc, #228]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032ce:	6593      	str	r3, [r2, #88]	; 0x58
 80032d0:	4b37      	ldr	r3, [pc, #220]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e0:	4a33      	ldr	r2, [pc, #204]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032e2:	f043 0308 	orr.w	r3, r3, #8
 80032e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032e8:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 80032ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80032f4:	2378      	movs	r3, #120	; 0x78
 80032f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fa:	2302      	movs	r3, #2
 80032fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003306:	2303      	movs	r3, #3
 8003308:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800330c:	2307      	movs	r3, #7
 800330e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003312:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003316:	4619      	mov	r1, r3
 8003318:	4828      	ldr	r0, [pc, #160]	; (80033bc <HAL_UART_MspInit+0x1cc>)
 800331a:	f001 ff93 	bl	8005244 <HAL_GPIO_Init>
}
 800331e:	e040      	b.n	80033a2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a26      	ldr	r2, [pc, #152]	; (80033c0 <HAL_UART_MspInit+0x1d0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d13b      	bne.n	80033a2 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800332a:	2304      	movs	r3, #4
 800332c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800332e:	2300      	movs	r3, #0
 8003330:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003332:	f107 0320 	add.w	r3, r7, #32
 8003336:	4618      	mov	r0, r3
 8003338:	f003 f90e 	bl	8006558 <HAL_RCCEx_PeriphCLKConfig>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_UART_MspInit+0x156>
      Error_Handler();
 8003342:	f7ff fca3 	bl	8002c8c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003346:	4b1a      	ldr	r3, [pc, #104]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334a:	4a19      	ldr	r2, [pc, #100]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 800334c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003350:	6593      	str	r3, [r2, #88]	; 0x58
 8003352:	4b17      	ldr	r3, [pc, #92]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003356:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800335e:	4b14      	ldr	r3, [pc, #80]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003362:	4a13      	ldr	r2, [pc, #76]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 8003364:	f043 0308 	orr.w	r3, r3, #8
 8003368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800336a:	4b11      	ldr	r3, [pc, #68]	; (80033b0 <HAL_UART_MspInit+0x1c0>)
 800336c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003376:	f44f 7340 	mov.w	r3, #768	; 0x300
 800337a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337e:	2302      	movs	r3, #2
 8003380:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003384:	2300      	movs	r3, #0
 8003386:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800338a:	2303      	movs	r3, #3
 800338c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003390:	2307      	movs	r3, #7
 8003392:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003396:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800339a:	4619      	mov	r1, r3
 800339c:	4807      	ldr	r0, [pc, #28]	; (80033bc <HAL_UART_MspInit+0x1cc>)
 800339e:	f001 ff51 	bl	8005244 <HAL_GPIO_Init>
}
 80033a2:	bf00      	nop
 80033a4:	37c8      	adds	r7, #200	; 0xc8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	40008000 	.word	0x40008000
 80033b0:	40021000 	.word	0x40021000
 80033b4:	48001800 	.word	0x48001800
 80033b8:	40004400 	.word	0x40004400
 80033bc:	48000c00 	.word	0x48000c00
 80033c0:	40004800 	.word	0x40004800

080033c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08c      	sub	sp, #48	; 0x30
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033cc:	f107 031c 	add.w	r3, r7, #28
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]
 80033da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a2e      	ldr	r2, [pc, #184]	; (800349c <HAL_SPI_MspInit+0xd8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d129      	bne.n	800343a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033e6:	4b2e      	ldr	r3, [pc, #184]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 80033e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ea:	4a2d      	ldr	r2, [pc, #180]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 80033ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033f0:	6613      	str	r3, [r2, #96]	; 0x60
 80033f2:	4b2b      	ldr	r3, [pc, #172]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 80033f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033fa:	61bb      	str	r3, [r7, #24]
 80033fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033fe:	4b28      	ldr	r3, [pc, #160]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 8003400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003402:	4a27      	ldr	r2, [pc, #156]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800340a:	4b25      	ldr	r3, [pc, #148]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 800340c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	617b      	str	r3, [r7, #20]
 8003414:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003416:	23f0      	movs	r3, #240	; 0xf0
 8003418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341a:	2302      	movs	r3, #2
 800341c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341e:	2300      	movs	r3, #0
 8003420:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003422:	2303      	movs	r3, #3
 8003424:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003426:	2305      	movs	r3, #5
 8003428:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800342a:	f107 031c 	add.w	r3, r7, #28
 800342e:	4619      	mov	r1, r3
 8003430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003434:	f001 ff06 	bl	8005244 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003438:	e02c      	b.n	8003494 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a19      	ldr	r2, [pc, #100]	; (80034a4 <HAL_SPI_MspInit+0xe0>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d127      	bne.n	8003494 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003444:	4b16      	ldr	r3, [pc, #88]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 8003446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003448:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 800344a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800344e:	6593      	str	r3, [r2, #88]	; 0x58
 8003450:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800345c:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 800345e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003460:	4a0f      	ldr	r2, [pc, #60]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 8003462:	f043 0302 	orr.w	r3, r3, #2
 8003466:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003468:	4b0d      	ldr	r3, [pc, #52]	; (80034a0 <HAL_SPI_MspInit+0xdc>)
 800346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003474:	2338      	movs	r3, #56	; 0x38
 8003476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347c:	2300      	movs	r3, #0
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003480:	2303      	movs	r3, #3
 8003482:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003484:	2306      	movs	r3, #6
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003488:	f107 031c 	add.w	r3, r7, #28
 800348c:	4619      	mov	r1, r3
 800348e:	4806      	ldr	r0, [pc, #24]	; (80034a8 <HAL_SPI_MspInit+0xe4>)
 8003490:	f001 fed8 	bl	8005244 <HAL_GPIO_Init>
}
 8003494:	bf00      	nop
 8003496:	3730      	adds	r7, #48	; 0x30
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40013000 	.word	0x40013000
 80034a0:	40021000 	.word	0x40021000
 80034a4:	40003c00 	.word	0x40003c00
 80034a8:	48000400 	.word	0x48000400

080034ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b092      	sub	sp, #72	; 0x48
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a9e      	ldr	r2, [pc, #632]	; (8003744 <HAL_TIM_Base_MspInit+0x298>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d15b      	bne.n	8003586 <HAL_TIM_Base_MspInit+0xda>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ce:	4b9e      	ldr	r3, [pc, #632]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d2:	4a9d      	ldr	r2, [pc, #628]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034d8:	6613      	str	r3, [r2, #96]	; 0x60
 80034da:	4b9b      	ldr	r3, [pc, #620]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034e2:	633b      	str	r3, [r7, #48]	; 0x30
 80034e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034e6:	4b98      	ldr	r3, [pc, #608]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ea:	4a97      	ldr	r2, [pc, #604]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034ec:	f043 0310 	orr.w	r3, r3, #16
 80034f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034f2:	4b95      	ldr	r3, [pc, #596]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80034f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f6:	f003 0310 	and.w	r3, r3, #16
 80034fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80034fe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003502:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350c:	2300      	movs	r3, #0
 800350e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003510:	2301      	movs	r3, #1
 8003512:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003514:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003518:	4619      	mov	r1, r3
 800351a:	488c      	ldr	r0, [pc, #560]	; (800374c <HAL_TIM_Base_MspInit+0x2a0>)
 800351c:	f001 fe92 	bl	8005244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003520:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003524:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003526:	2302      	movs	r3, #2
 8003528:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800352a:	2301      	movs	r3, #1
 800352c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800352e:	2300      	movs	r3, #0
 8003530:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003532:	2301      	movs	r3, #1
 8003534:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003536:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800353a:	4619      	mov	r1, r3
 800353c:	4883      	ldr	r0, [pc, #524]	; (800374c <HAL_TIM_Base_MspInit+0x2a0>)
 800353e:	f001 fe81 	bl	8005244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003542:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003546:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003548:	2302      	movs	r3, #2
 800354a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354c:	2300      	movs	r3, #0
 800354e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003550:	2300      	movs	r3, #0
 8003552:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8003554:	2303      	movs	r3, #3
 8003556:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003558:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800355c:	4619      	mov	r1, r3
 800355e:	487b      	ldr	r0, [pc, #492]	; (800374c <HAL_TIM_Base_MspInit+0x2a0>)
 8003560:	f001 fe70 	bl	8005244 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003564:	2200      	movs	r2, #0
 8003566:	2100      	movs	r1, #0
 8003568:	201b      	movs	r0, #27
 800356a:	f001 fe26 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800356e:	201b      	movs	r0, #27
 8003570:	f001 fe3f 	bl	80051f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8003574:	2200      	movs	r2, #0
 8003576:	2101      	movs	r1, #1
 8003578:	201b      	movs	r0, #27
 800357a:	f001 fe1e 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 800357e:	201b      	movs	r0, #27
 8003580:	f001 fe45 	bl	800520e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(TIM5_IRQn);

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003584:	e0d9      	b.n	800373a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM2)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800358e:	d147      	bne.n	8003620 <HAL_TIM_Base_MspInit+0x174>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003590:	4b6d      	ldr	r3, [pc, #436]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003594:	4a6c      	ldr	r2, [pc, #432]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	6593      	str	r3, [r2, #88]	; 0x58
 800359c:	4b6a      	ldr	r3, [pc, #424]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 800359e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80035a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035a8:	4b67      	ldr	r3, [pc, #412]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ac:	4a66      	ldr	r2, [pc, #408]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035ae:	f043 0302 	orr.w	r3, r3, #2
 80035b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035b4:	4b64      	ldr	r3, [pc, #400]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	627b      	str	r3, [r7, #36]	; 0x24
 80035be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c0:	4b61      	ldr	r3, [pc, #388]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c4:	4a60      	ldr	r2, [pc, #384]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035cc:	4b5e      	ldr	r3, [pc, #376]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80035ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	623b      	str	r3, [r7, #32]
 80035d6:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80035d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035de:	2302      	movs	r3, #2
 80035e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e6:	2300      	movs	r3, #0
 80035e8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035ea:	2301      	movs	r3, #1
 80035ec:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80035f2:	4619      	mov	r1, r3
 80035f4:	4856      	ldr	r0, [pc, #344]	; (8003750 <HAL_TIM_Base_MspInit+0x2a4>)
 80035f6:	f001 fe25 	bl	8005244 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80035fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035fe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003604:	2300      	movs	r3, #0
 8003606:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003608:	2300      	movs	r3, #0
 800360a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800360c:	2302      	movs	r3, #2
 800360e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003610:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003614:	4619      	mov	r1, r3
 8003616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800361a:	f001 fe13 	bl	8005244 <HAL_GPIO_Init>
}
 800361e:	e08c      	b.n	800373a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM3)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a4b      	ldr	r2, [pc, #300]	; (8003754 <HAL_TIM_Base_MspInit+0x2a8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d138      	bne.n	800369c <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800362a:	4b47      	ldr	r3, [pc, #284]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 800362c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362e:	4a46      	ldr	r2, [pc, #280]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003630:	f043 0302 	orr.w	r3, r3, #2
 8003634:	6593      	str	r3, [r2, #88]	; 0x58
 8003636:	4b44      	ldr	r3, [pc, #272]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	61fb      	str	r3, [r7, #28]
 8003640:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003642:	4b41      	ldr	r3, [pc, #260]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003646:	4a40      	ldr	r2, [pc, #256]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003648:	f043 0310 	orr.w	r3, r3, #16
 800364c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800364e:	4b3e      	ldr	r3, [pc, #248]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	61bb      	str	r3, [r7, #24]
 8003658:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800365a:	2310      	movs	r3, #16
 800365c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365e:	2302      	movs	r3, #2
 8003660:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003662:	2301      	movs	r3, #1
 8003664:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003666:	2300      	movs	r3, #0
 8003668:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800366a:	2302      	movs	r3, #2
 800366c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800366e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003672:	4619      	mov	r1, r3
 8003674:	4835      	ldr	r0, [pc, #212]	; (800374c <HAL_TIM_Base_MspInit+0x2a0>)
 8003676:	f001 fde5 	bl	8005244 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800367a:	2200      	movs	r2, #0
 800367c:	2100      	movs	r1, #0
 800367e:	201d      	movs	r0, #29
 8003680:	f001 fd9b 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003684:	201d      	movs	r0, #29
 8003686:	f001 fdb4 	bl	80051f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800368a:	2200      	movs	r2, #0
 800368c:	2105      	movs	r1, #5
 800368e:	201d      	movs	r0, #29
 8003690:	f001 fd93 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8003694:	201d      	movs	r0, #29
 8003696:	f001 fdba 	bl	800520e <HAL_NVIC_DisableIRQ>
}
 800369a:	e04e      	b.n	800373a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM4)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a2d      	ldr	r2, [pc, #180]	; (8003758 <HAL_TIM_Base_MspInit+0x2ac>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d128      	bne.n	80036f8 <HAL_TIM_Base_MspInit+0x24c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036a6:	4b28      	ldr	r3, [pc, #160]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036aa:	4a27      	ldr	r2, [pc, #156]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036ac:	f043 0304 	orr.w	r3, r3, #4
 80036b0:	6593      	str	r3, [r2, #88]	; 0x58
 80036b2:	4b25      	ldr	r3, [pc, #148]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036be:	4b22      	ldr	r3, [pc, #136]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c2:	4a21      	ldr	r2, [pc, #132]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036c4:	f043 0310 	orr.w	r3, r3, #16
 80036c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036ca:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 80036cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ce:	f003 0310 	and.w	r3, r3, #16
 80036d2:	613b      	str	r3, [r7, #16]
 80036d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036d6:	2301      	movs	r3, #1
 80036d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036da:	2302      	movs	r3, #2
 80036dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036de:	2300      	movs	r3, #0
 80036e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e2:	2300      	movs	r3, #0
 80036e4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80036e6:	2302      	movs	r3, #2
 80036e8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80036ee:	4619      	mov	r1, r3
 80036f0:	4816      	ldr	r0, [pc, #88]	; (800374c <HAL_TIM_Base_MspInit+0x2a0>)
 80036f2:	f001 fda7 	bl	8005244 <HAL_GPIO_Init>
}
 80036f6:	e020      	b.n	800373a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM5)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a17      	ldr	r2, [pc, #92]	; (800375c <HAL_TIM_Base_MspInit+0x2b0>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d11b      	bne.n	800373a <HAL_TIM_Base_MspInit+0x28e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003702:	4b11      	ldr	r3, [pc, #68]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003706:	4a10      	ldr	r2, [pc, #64]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003708:	f043 0308 	orr.w	r3, r3, #8
 800370c:	6593      	str	r3, [r2, #88]	; 0x58
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <HAL_TIM_Base_MspInit+0x29c>)
 8003710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800371a:	2200      	movs	r2, #0
 800371c:	2100      	movs	r1, #0
 800371e:	2032      	movs	r0, #50	; 0x32
 8003720:	f001 fd4b 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003724:	2032      	movs	r0, #50	; 0x32
 8003726:	f001 fd64 	bl	80051f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 800372a:	2200      	movs	r2, #0
 800372c:	2106      	movs	r1, #6
 800372e:	201d      	movs	r0, #29
 8003730:	f001 fd43 	bl	80051ba <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM5_IRQn);
 8003734:	2032      	movs	r0, #50	; 0x32
 8003736:	f001 fd6a 	bl	800520e <HAL_NVIC_DisableIRQ>
}
 800373a:	bf00      	nop
 800373c:	3748      	adds	r7, #72	; 0x48
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40012c00 	.word	0x40012c00
 8003748:	40021000 	.word	0x40021000
 800374c:	48001000 	.word	0x48001000
 8003750:	48000400 	.word	0x48000400
 8003754:	40000400 	.word	0x40000400
 8003758:	40000800 	.word	0x40000800
 800375c:	40000c00 	.word	0x40000c00

08003760 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a0a      	ldr	r2, [pc, #40]	; (8003798 <HAL_TIM_PWM_MspInit+0x38>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d10b      	bne.n	800378a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003772:	4b0a      	ldr	r3, [pc, #40]	; (800379c <HAL_TIM_PWM_MspInit+0x3c>)
 8003774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003776:	4a09      	ldr	r2, [pc, #36]	; (800379c <HAL_TIM_PWM_MspInit+0x3c>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800377c:	6613      	str	r3, [r2, #96]	; 0x60
 800377e:	4b07      	ldr	r3, [pc, #28]	; (800379c <HAL_TIM_PWM_MspInit+0x3c>)
 8003780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800378a:	bf00      	nop
 800378c:	3714      	adds	r7, #20
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40014000 	.word	0x40014000
 800379c:	40021000 	.word	0x40021000

080037a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08c      	sub	sp, #48	; 0x30
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a8:	f107 031c 	add.w	r3, r7, #28
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	60da      	str	r2, [r3, #12]
 80037b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a54      	ldr	r2, [pc, #336]	; (8003910 <HAL_TIM_MspPostInit+0x170>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d11d      	bne.n	80037fe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80037c2:	4b54      	ldr	r3, [pc, #336]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80037c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c6:	4a53      	ldr	r2, [pc, #332]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80037c8:	f043 0310 	orr.w	r3, r3, #16
 80037cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037ce:	4b51      	ldr	r3, [pc, #324]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80037d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	61bb      	str	r3, [r7, #24]
 80037d8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE10     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 80037da:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 80037de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e0:	2302      	movs	r3, #2
 80037e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e4:	2300      	movs	r3, #0
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e8:	2300      	movs	r3, #0
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037ec:	2301      	movs	r3, #1
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037f0:	f107 031c 	add.w	r3, r7, #28
 80037f4:	4619      	mov	r1, r3
 80037f6:	4848      	ldr	r0, [pc, #288]	; (8003918 <HAL_TIM_MspPostInit+0x178>)
 80037f8:	f001 fd24 	bl	8005244 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80037fc:	e083      	b.n	8003906 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM2)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003806:	d11d      	bne.n	8003844 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003808:	4b42      	ldr	r3, [pc, #264]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 800380a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800380c:	4a41      	ldr	r2, [pc, #260]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 800380e:	f043 0301 	orr.w	r3, r3, #1
 8003812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003814:	4b3f      	ldr	r3, [pc, #252]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 8003816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003820:	2301      	movs	r3, #1
 8003822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003824:	2302      	movs	r3, #2
 8003826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003828:	2300      	movs	r3, #0
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382c:	2300      	movs	r3, #0
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003830:	2301      	movs	r3, #1
 8003832:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003834:	f107 031c 	add.w	r3, r7, #28
 8003838:	4619      	mov	r1, r3
 800383a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800383e:	f001 fd01 	bl	8005244 <HAL_GPIO_Init>
}
 8003842:	e060      	b.n	8003906 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM4)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a34      	ldr	r2, [pc, #208]	; (800391c <HAL_TIM_MspPostInit+0x17c>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d139      	bne.n	80038c2 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800384e:	4b31      	ldr	r3, [pc, #196]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 8003850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003852:	4a30      	ldr	r2, [pc, #192]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 8003854:	f043 0308 	orr.w	r3, r3, #8
 8003858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800385a:	4b2e      	ldr	r3, [pc, #184]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 800385c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	613b      	str	r3, [r7, #16]
 8003864:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003866:	4b2b      	ldr	r3, [pc, #172]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 8003868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386a:	4a2a      	ldr	r2, [pc, #168]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 800386c:	f043 0302 	orr.w	r3, r3, #2
 8003870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003872:	4b28      	ldr	r3, [pc, #160]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 8003874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800387e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2302      	movs	r3, #2
 8003886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388c:	2300      	movs	r3, #0
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003890:	2302      	movs	r3, #2
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	4619      	mov	r1, r3
 800389a:	4821      	ldr	r0, [pc, #132]	; (8003920 <HAL_TIM_MspPostInit+0x180>)
 800389c:	f001 fcd2 	bl	8005244 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80038a0:	2340      	movs	r3, #64	; 0x40
 80038a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a4:	2302      	movs	r3, #2
 80038a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a8:	2300      	movs	r3, #0
 80038aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ac:	2300      	movs	r3, #0
 80038ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80038b0:	2302      	movs	r3, #2
 80038b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b4:	f107 031c 	add.w	r3, r7, #28
 80038b8:	4619      	mov	r1, r3
 80038ba:	481a      	ldr	r0, [pc, #104]	; (8003924 <HAL_TIM_MspPostInit+0x184>)
 80038bc:	f001 fcc2 	bl	8005244 <HAL_GPIO_Init>
}
 80038c0:	e021      	b.n	8003906 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM15)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a18      	ldr	r2, [pc, #96]	; (8003928 <HAL_TIM_MspPostInit+0x188>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d11c      	bne.n	8003906 <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038cc:	4b11      	ldr	r3, [pc, #68]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80038ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d0:	4a10      	ldr	r2, [pc, #64]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80038d2:	f043 0302 	orr.w	r3, r3, #2
 80038d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038d8:	4b0e      	ldr	r3, [pc, #56]	; (8003914 <HAL_TIM_MspPostInit+0x174>)
 80038da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	60bb      	str	r3, [r7, #8]
 80038e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80038e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ea:	2302      	movs	r3, #2
 80038ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038f2:	2300      	movs	r3, #0
 80038f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80038f6:	230e      	movs	r3, #14
 80038f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038fa:	f107 031c 	add.w	r3, r7, #28
 80038fe:	4619      	mov	r1, r3
 8003900:	4808      	ldr	r0, [pc, #32]	; (8003924 <HAL_TIM_MspPostInit+0x184>)
 8003902:	f001 fc9f 	bl	8005244 <HAL_GPIO_Init>
}
 8003906:	bf00      	nop
 8003908:	3730      	adds	r7, #48	; 0x30
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40012c00 	.word	0x40012c00
 8003914:	40021000 	.word	0x40021000
 8003918:	48001000 	.word	0x48001000
 800391c:	40000800 	.word	0x40000800
 8003920:	48000c00 	.word	0x48000c00
 8003924:	48000400 	.word	0x48000400
 8003928:	40014000 	.word	0x40014000

0800392c <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b088      	sub	sp, #32
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <HAL_SAI_MspInit+0x88>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d135      	bne.n	80039aa <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800393e:	4b1e      	ldr	r3, [pc, #120]	; (80039b8 <HAL_SAI_MspInit+0x8c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10b      	bne.n	800395e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003946:	4b1d      	ldr	r3, [pc, #116]	; (80039bc <HAL_SAI_MspInit+0x90>)
 8003948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394a:	4a1c      	ldr	r2, [pc, #112]	; (80039bc <HAL_SAI_MspInit+0x90>)
 800394c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003950:	6613      	str	r3, [r2, #96]	; 0x60
 8003952:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <HAL_SAI_MspInit+0x90>)
 8003954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003956:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 800395e:	4b16      	ldr	r3, [pc, #88]	; (80039b8 <HAL_SAI_MspInit+0x8c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3301      	adds	r3, #1
 8003964:	4a14      	ldr	r2, [pc, #80]	; (80039b8 <HAL_SAI_MspInit+0x8c>)
 8003966:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003968:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800396c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396e:	2302      	movs	r3, #2
 8003970:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800397a:	230d      	movs	r3, #13
 800397c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	4619      	mov	r1, r3
 8003984:	480e      	ldr	r0, [pc, #56]	; (80039c0 <HAL_SAI_MspInit+0x94>)
 8003986:	f001 fc5d 	bl	8005244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800398a:	2340      	movs	r3, #64	; 0x40
 800398c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398e:	2302      	movs	r3, #2
 8003990:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800399a:	230d      	movs	r3, #13
 800399c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800399e:	f107 030c 	add.w	r3, r7, #12
 80039a2:	4619      	mov	r1, r3
 80039a4:	4807      	ldr	r0, [pc, #28]	; (80039c4 <HAL_SAI_MspInit+0x98>)
 80039a6:	f001 fc4d 	bl	8005244 <HAL_GPIO_Init>

    }
}
 80039aa:	bf00      	nop
 80039ac:	3720      	adds	r7, #32
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40015804 	.word	0x40015804
 80039b8:	20000854 	.word	0x20000854
 80039bc:	40021000 	.word	0x40021000
 80039c0:	48000400 	.word	0x48000400
 80039c4:	48000800 	.word	0x48000800

080039c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80039cc:	e7fe      	b.n	80039cc <NMI_Handler+0x4>

080039ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039ce:	b480      	push	{r7}
 80039d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039d2:	e7fe      	b.n	80039d2 <HardFault_Handler+0x4>

080039d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039d8:	e7fe      	b.n	80039d8 <MemManage_Handler+0x4>

080039da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039da:	b480      	push	{r7}
 80039dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039de:	e7fe      	b.n	80039de <BusFault_Handler+0x4>

080039e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039e4:	e7fe      	b.n	80039e4 <UsageFault_Handler+0x4>

080039e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039e6:	b480      	push	{r7}
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039ea:	bf00      	nop
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039f8:	bf00      	nop
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a02:	b480      	push	{r7}
 8003a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a06:	bf00      	nop
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a14:	f000 faaa 	bl	8003f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a18:	bf00      	nop
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	reset = 1;
 8003a20:	4b03      	ldr	r3, [pc, #12]	; (8003a30 <EXTI3_IRQHandler+0x14>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003a26:	2008      	movs	r0, #8
 8003a28:	f001 fdb6 	bl	8005598 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003a2c:	bf00      	nop
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	2000023c 	.word	0x2000023c

08003a34 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	on_off = 1;
 8003a38:	4b03      	ldr	r3, [pc, #12]	; (8003a48 <EXTI9_5_IRQHandler+0x14>)
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003a3e:	2020      	movs	r0, #32
 8003a40:	f001 fdaa 	bl	8005598 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a44:	bf00      	nop
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	2000023b 	.word	0x2000023b

08003a4c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b088      	sub	sp, #32
 8003a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	static uint8_t mode = 0;

	extern enum State state;
	const float threshod = 16.0;
 8003a52:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8003a56:	60fb      	str	r3, [r7, #12]

	static float record[3] = {100.0, 100.0, 100.0};

	if (mode == 0) {
 8003a58:	4b4a      	ldr	r3, [pc, #296]	; (8003b84 <TIM1_CC_IRQHandler+0x138>)
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d112      	bne.n	8003a86 <TIM1_CC_IRQHandler+0x3a>
		// rising edge
		TIM1->CNT = 0;
 8003a60:	4b49      	ldr	r3, [pc, #292]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	625a      	str	r2, [r3, #36]	; 0x24
		TIM1->CCER |= (0b1 << 1);
 8003a66:	4b48      	ldr	r3, [pc, #288]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	4a47      	ldr	r2, [pc, #284]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a6c:	f043 0302 	orr.w	r3, r3, #2
 8003a70:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~(0b1 << 3);
 8003a72:	4b45      	ldr	r3, [pc, #276]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	4a44      	ldr	r2, [pc, #272]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a78:	f023 0308 	bic.w	r3, r3, #8
 8003a7c:	6213      	str	r3, [r2, #32]
		mode = 1;
 8003a7e:	4b41      	ldr	r3, [pc, #260]	; (8003b84 <TIM1_CC_IRQHandler+0x138>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	e076      	b.n	8003b74 <TIM1_CC_IRQHandler+0x128>
	} else {
		// falling edge
		uint16_t local_count = TIM1->CNT;
 8003a86:	4b40      	ldr	r3, [pc, #256]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	817b      	strh	r3, [r7, #10]
		float distance = (float)local_count * 1.0 / 144;
 8003a8c:	897b      	ldrh	r3, [r7, #10]
 8003a8e:	ee07 3a90 	vmov	s15, r3
 8003a92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a96:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003b8c <TIM1_CC_IRQHandler+0x140>
 8003a9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a9e:	edc7 7a01 	vstr	s15, [r7, #4]

		for (int i = 0; i < 2; i++) {
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61fb      	str	r3, [r7, #28]
 8003aa6:	e00d      	b.n	8003ac4 <TIM1_CC_IRQHandler+0x78>
			record[i] = record[i+1];
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	4a38      	ldr	r2, [pc, #224]	; (8003b90 <TIM1_CC_IRQHandler+0x144>)
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	4936      	ldr	r1, [pc, #216]	; (8003b90 <TIM1_CC_IRQHandler+0x144>)
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	ddee      	ble.n	8003aa8 <TIM1_CC_IRQHandler+0x5c>
		}

		record[2] = distance;
 8003aca:	4a31      	ldr	r2, [pc, #196]	; (8003b90 <TIM1_CC_IRQHandler+0x144>)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6093      	str	r3, [r2, #8]

		printf("Distance: %f\n", distance);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7fc fd51 	bl	8000578 <__aeabi_f2d>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	482e      	ldr	r0, [pc, #184]	; (8003b94 <TIM1_CC_IRQHandler+0x148>)
 8003adc:	f008 ff30 	bl	800c940 <iprintf>

		float sum = 0.0;
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	61bb      	str	r3, [r7, #24]

		for (int i = 0; i < 3; i++) {
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
 8003aea:	e00e      	b.n	8003b0a <TIM1_CC_IRQHandler+0xbe>
			sum += record[i];
 8003aec:	4a28      	ldr	r2, [pc, #160]	; (8003b90 <TIM1_CC_IRQHandler+0x144>)
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	edd3 7a00 	vldr	s15, [r3]
 8003af8:	ed97 7a06 	vldr	s14, [r7, #24]
 8003afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b00:	edc7 7a06 	vstr	s15, [r7, #24]
		for (int i = 0; i < 3; i++) {
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	3301      	adds	r3, #1
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	dded      	ble.n	8003aec <TIM1_CC_IRQHandler+0xa0>
		}

		float result = sum / 3.0;
 8003b10:	ed97 7a06 	vldr	s14, [r7, #24]
 8003b14:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8003b18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b1c:	edc7 7a00 	vstr	s15, [r7]

		if (result < threshod) {
 8003b20:	ed97 7a00 	vldr	s14, [r7]
 8003b24:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b30:	d511      	bpl.n	8003b56 <TIM1_CC_IRQHandler+0x10a>
			for (int i = 0; i < 3; i++) {
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	e008      	b.n	8003b4a <TIM1_CC_IRQHandler+0xfe>
				record[i] = 100.0;
 8003b38:	4a15      	ldr	r2, [pc, #84]	; (8003b90 <TIM1_CC_IRQHandler+0x144>)
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	4a15      	ldr	r2, [pc, #84]	; (8003b98 <TIM1_CC_IRQHandler+0x14c>)
 8003b42:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < 3; i++) {
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	3301      	adds	r3, #1
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	ddf3      	ble.n	8003b38 <TIM1_CC_IRQHandler+0xec>
			}

			state = AVOID_COLLISION;
 8003b50:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <TIM1_CC_IRQHandler+0x150>)
 8003b52:	2204      	movs	r2, #4
 8003b54:	701a      	strb	r2, [r3, #0]
		}

		TIM1->CCER &= ~(0b1 << 1);
 8003b56:	4b0c      	ldr	r3, [pc, #48]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	4a0b      	ldr	r2, [pc, #44]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003b5c:	f023 0302 	bic.w	r3, r3, #2
 8003b60:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~(0b1 << 3);
 8003b62:	4b09      	ldr	r3, [pc, #36]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	4a08      	ldr	r2, [pc, #32]	; (8003b88 <TIM1_CC_IRQHandler+0x13c>)
 8003b68:	f023 0308 	bic.w	r3, r3, #8
 8003b6c:	6213      	str	r3, [r2, #32]
		mode = 0;
 8003b6e:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <TIM1_CC_IRQHandler+0x138>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b74:	480a      	ldr	r0, [pc, #40]	; (8003ba0 <TIM1_CC_IRQHandler+0x154>)
 8003b76:	f006 f87f 	bl	8009c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	3720      	adds	r7, #32
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000858 	.word	0x20000858
 8003b88:	40012c00 	.word	0x40012c00
 8003b8c:	43100000 	.word	0x43100000
 8003b90:	20000008 	.word	0x20000008
 8003b94:	0800eb40 	.word	0x0800eb40
 8003b98:	42c80000 	.word	0x42c80000
 8003b9c:	20000232 	.word	0x20000232
 8003ba0:	20000688 	.word	0x20000688

08003ba4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	const uint32_t THRESHOLD = 20;
 8003baa:	2314      	movs	r3, #20
 8003bac:	607b      	str	r3, [r7, #4]
	extern uint32_t count;

	static uint8_t mode = 0;


	if (mode == 0) {
 8003bae:	4b29      	ldr	r3, [pc, #164]	; (8003c54 <TIM3_IRQHandler+0xb0>)
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d115      	bne.n	8003be2 <TIM3_IRQHandler+0x3e>
		// falling edge
		printf("Entering Falling Edge\n");
 8003bb6:	4828      	ldr	r0, [pc, #160]	; (8003c58 <TIM3_IRQHandler+0xb4>)
 8003bb8:	f008 ff48 	bl	800ca4c <puts>
		TIM3->CNT = 0;
 8003bbc:	4b27      	ldr	r3, [pc, #156]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->CCER &= ~(0b1 << 5);
 8003bc2:	4b26      	ldr	r3, [pc, #152]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	4a25      	ldr	r2, [pc, #148]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bc8:	f023 0320 	bic.w	r3, r3, #32
 8003bcc:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 8003bce:	4b23      	ldr	r3, [pc, #140]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4a22      	ldr	r2, [pc, #136]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bd8:	6213      	str	r3, [r2, #32]
		mode = 1;
 8003bda:	4b1e      	ldr	r3, [pc, #120]	; (8003c54 <TIM3_IRQHandler+0xb0>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	e030      	b.n	8003c44 <TIM3_IRQHandler+0xa0>
	} else {
		// rising edge;
		TIM3->CCER |= (0b1 << 5);
 8003be2:	4b1e      	ldr	r3, [pc, #120]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	4a1d      	ldr	r2, [pc, #116]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003be8:	f043 0320 	orr.w	r3, r3, #32
 8003bec:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 8003bee:	4b1b      	ldr	r3, [pc, #108]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	4a1a      	ldr	r2, [pc, #104]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003bf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bf8:	6213      	str	r3, [r2, #32]
		mode = 0;
 8003bfa:	4b16      	ldr	r3, [pc, #88]	; (8003c54 <TIM3_IRQHandler+0xb0>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
		uint32_t local_count = TIM3->CNT;
 8003c00:	4b16      	ldr	r3, [pc, #88]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	603b      	str	r3, [r7, #0]
		TIM3->CNT = 0;
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <TIM3_IRQHandler+0xb8>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	625a      	str	r2, [r3, #36]	; 0x24
		if(first_rotor == 1) {
 8003c0c:	4b14      	ldr	r3, [pc, #80]	; (8003c60 <TIM3_IRQHandler+0xbc>)
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d106      	bne.n	8003c22 <TIM3_IRQHandler+0x7e>
			printf("IGNORED FIRST ROTOR SPIN!!!!!!!!!!!!!!!\n");
 8003c14:	4813      	ldr	r0, [pc, #76]	; (8003c64 <TIM3_IRQHandler+0xc0>)
 8003c16:	f008 ff19 	bl	800ca4c <puts>
			first_rotor = 0;
 8003c1a:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <TIM3_IRQHandler+0xbc>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	e00c      	b.n	8003c3c <TIM3_IRQHandler+0x98>
		}
		else if (local_count > THRESHOLD) {
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d908      	bls.n	8003c3c <TIM3_IRQHandler+0x98>
			ball_collected = 1;
 8003c2a:	4b0f      	ldr	r3, [pc, #60]	; (8003c68 <TIM3_IRQHandler+0xc4>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	701a      	strb	r2, [r3, #0]
			ball_count++;
 8003c30:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <TIM3_IRQHandler+0xc8>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	3301      	adds	r3, #1
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	4b0c      	ldr	r3, [pc, #48]	; (8003c6c <TIM3_IRQHandler+0xc8>)
 8003c3a:	701a      	strb	r2, [r3, #0]
		}
		printf("IR interrupt: Local_count %d\n", local_count);
 8003c3c:	6839      	ldr	r1, [r7, #0]
 8003c3e:	480c      	ldr	r0, [pc, #48]	; (8003c70 <TIM3_IRQHandler+0xcc>)
 8003c40:	f008 fe7e 	bl	800c940 <iprintf>
//		printf("IR interrupt: Exit rising edge trigger\n");
	}


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c44:	480b      	ldr	r0, [pc, #44]	; (8003c74 <TIM3_IRQHandler+0xd0>)
 8003c46:	f006 f817 	bl	8009c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000859 	.word	0x20000859
 8003c58:	0800eb50 	.word	0x0800eb50
 8003c5c:	40000400 	.word	0x40000400
 8003c60:	2000023d 	.word	0x2000023d
 8003c64:	0800eb68 	.word	0x0800eb68
 8003c68:	20000237 	.word	0x20000237
 8003c6c:	20000236 	.word	0x20000236
 8003c70:	0800eb90 	.word	0x0800eb90
 8003c74:	20000720 	.word	0x20000720

08003c78 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern enum State state;
	if (state == AVOID_COLLISION) {
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <TIM5_IRQHandler+0x34>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d105      	bne.n	8003c90 <TIM5_IRQHandler+0x18>
		extern uint8_t avoid_finished;
		avoid_finished = 1;
 8003c84:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <TIM5_IRQHandler+0x38>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	701a      	strb	r2, [r3, #0]

		printf("Avoid_Collision: Timer 5 seconds\n");
 8003c8a:	480a      	ldr	r0, [pc, #40]	; (8003cb4 <TIM5_IRQHandler+0x3c>)
 8003c8c:	f008 fede 	bl	800ca4c <puts>
	}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7,  0);
 8003c90:	2200      	movs	r2, #0
 8003c92:	2180      	movs	r1, #128	; 0x80
 8003c94:	4808      	ldr	r0, [pc, #32]	; (8003cb8 <TIM5_IRQHandler+0x40>)
 8003c96:	f001 fc67 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim5);
 8003c9a:	4808      	ldr	r0, [pc, #32]	; (8003cbc <TIM5_IRQHandler+0x44>)
 8003c9c:	f005 fcb4 	bl	8009608 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003ca0:	4806      	ldr	r0, [pc, #24]	; (8003cbc <TIM5_IRQHandler+0x44>)
 8003ca2:	f005 ffe9 	bl	8009c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003ca6:	bf00      	nop
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	20000232 	.word	0x20000232
 8003cb0:	20000239 	.word	0x20000239
 8003cb4:	0800ebb0 	.word	0x0800ebb0
 8003cb8:	48001000 	.word	0x48001000
 8003cbc:	200007b8 	.word	0x200007b8

08003cc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
	return 1;
 8003cc4:	2301      	movs	r3, #1
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <_kill>:

int _kill(int pid, int sig)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003cda:	f008 f8ad 	bl	800be38 <__errno>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2216      	movs	r2, #22
 8003ce2:	601a      	str	r2, [r3, #0]
	return -1;
 8003ce4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <_exit>:

void _exit (int status)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003cf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7ff ffe7 	bl	8003cd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d02:	e7fe      	b.n	8003d02 <_exit+0x12>

08003d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d10:	2300      	movs	r3, #0
 8003d12:	617b      	str	r3, [r7, #20]
 8003d14:	e00a      	b.n	8003d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d16:	f3af 8000 	nop.w
 8003d1a:	4601      	mov	r1, r0
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	1c5a      	adds	r2, r3, #1
 8003d20:	60ba      	str	r2, [r7, #8]
 8003d22:	b2ca      	uxtb	r2, r1
 8003d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	dbf0      	blt.n	8003d16 <_read+0x12>
	}

return len;
 8003d34:	687b      	ldr	r3, [r7, #4]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b086      	sub	sp, #24
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	e009      	b.n	8003d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	60ba      	str	r2, [r7, #8]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fe ff85 	bl	8002c68 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	3301      	adds	r3, #1
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	dbf1      	blt.n	8003d50 <_write+0x12>
	}
	return len;
 8003d6c:	687b      	ldr	r3, [r7, #4]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3718      	adds	r7, #24
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <_close>:

int _close(int file)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8003d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d9e:	605a      	str	r2, [r3, #4]
	return 0;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr

08003dae <_isatty>:

int _isatty(int file)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
	return 1;
 8003db6:	2301      	movs	r3, #1
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
	return 0;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
	...

08003de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003de8:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <_sbrk+0x5c>)
 8003dea:	4b15      	ldr	r3, [pc, #84]	; (8003e40 <_sbrk+0x60>)
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003df4:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <_sbrk+0x64>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d102      	bne.n	8003e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dfc:	4b11      	ldr	r3, [pc, #68]	; (8003e44 <_sbrk+0x64>)
 8003dfe:	4a12      	ldr	r2, [pc, #72]	; (8003e48 <_sbrk+0x68>)
 8003e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <_sbrk+0x64>)
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4413      	add	r3, r2
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d207      	bcs.n	8003e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e10:	f008 f812 	bl	800be38 <__errno>
 8003e14:	4603      	mov	r3, r0
 8003e16:	220c      	movs	r2, #12
 8003e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003e1e:	e009      	b.n	8003e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e20:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <_sbrk+0x64>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e26:	4b07      	ldr	r3, [pc, #28]	; (8003e44 <_sbrk+0x64>)
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	4a05      	ldr	r2, [pc, #20]	; (8003e44 <_sbrk+0x64>)
 8003e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e32:	68fb      	ldr	r3, [r7, #12]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	200a0000 	.word	0x200a0000
 8003e40:	00000400 	.word	0x00000400
 8003e44:	2000085c 	.word	0x2000085c
 8003e48:	20000878 	.word	0x20000878

08003e4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e50:	4b06      	ldr	r3, [pc, #24]	; (8003e6c <SystemInit+0x20>)
 8003e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e56:	4a05      	ldr	r2, [pc, #20]	; (8003e6c <SystemInit+0x20>)
 8003e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003e60:	bf00      	nop
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ea8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e74:	f7ff ffea 	bl	8003e4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e78:	480c      	ldr	r0, [pc, #48]	; (8003eac <LoopForever+0x6>)
  ldr r1, =_edata
 8003e7a:	490d      	ldr	r1, [pc, #52]	; (8003eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e7c:	4a0d      	ldr	r2, [pc, #52]	; (8003eb4 <LoopForever+0xe>)
  movs r3, #0
 8003e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e80:	e002      	b.n	8003e88 <LoopCopyDataInit>

08003e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e86:	3304      	adds	r3, #4

08003e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e8c:	d3f9      	bcc.n	8003e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	; (8003eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e90:	4c0a      	ldr	r4, [pc, #40]	; (8003ebc <LoopForever+0x16>)
  movs r3, #0
 8003e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e94:	e001      	b.n	8003e9a <LoopFillZerobss>

08003e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e98:	3204      	adds	r2, #4

08003e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e9c:	d3fb      	bcc.n	8003e96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e9e:	f007 ffd1 	bl	800be44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ea2:	f7fd fee9 	bl	8001c78 <main>

08003ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ea6:	e7fe      	b.n	8003ea6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003ea8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eb0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003eb4:	0800f02c 	.word	0x0800f02c
  ldr r2, =_sbss
 8003eb8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003ebc:	20000874 	.word	0x20000874

08003ec0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ec0:	e7fe      	b.n	8003ec0 <ADC1_IRQHandler>

08003ec2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b082      	sub	sp, #8
 8003ec6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ecc:	2003      	movs	r0, #3
 8003ece:	f001 f969 	bl	80051a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f000 f80e 	bl	8003ef4 <HAL_InitTick>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	71fb      	strb	r3, [r7, #7]
 8003ee2:	e001      	b.n	8003ee8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ee4:	f7ff f806 	bl	8002ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003f00:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <HAL_InitTick+0x6c>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d023      	beq.n	8003f50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003f08:	4b16      	ldr	r3, [pc, #88]	; (8003f64 <HAL_InitTick+0x70>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <HAL_InitTick+0x6c>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	4619      	mov	r1, r3
 8003f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f001 f983 	bl	800522a <HAL_SYSTICK_Config>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10f      	bne.n	8003f4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b0f      	cmp	r3, #15
 8003f2e:	d809      	bhi.n	8003f44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f30:	2200      	movs	r2, #0
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f38:	f001 f93f 	bl	80051ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f3c:	4a0a      	ldr	r2, [pc, #40]	; (8003f68 <HAL_InitTick+0x74>)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	e007      	b.n	8003f54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]
 8003f48:	e004      	b.n	8003f54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
 8003f4e:	e001      	b.n	8003f54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	2000001c 	.word	0x2000001c
 8003f64:	20000014 	.word	0x20000014
 8003f68:	20000018 	.word	0x20000018

08003f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f70:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <HAL_IncTick+0x20>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <HAL_IncTick+0x24>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	4a04      	ldr	r2, [pc, #16]	; (8003f90 <HAL_IncTick+0x24>)
 8003f7e:	6013      	str	r3, [r2, #0]
}
 8003f80:	bf00      	nop
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	2000001c 	.word	0x2000001c
 8003f90:	20000860 	.word	0x20000860

08003f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return uwTick;
 8003f98:	4b03      	ldr	r3, [pc, #12]	; (8003fa8 <HAL_GetTick+0x14>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000860 	.word	0x20000860

08003fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fb4:	f7ff ffee 	bl	8003f94 <HAL_GetTick>
 8003fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fc4:	d005      	beq.n	8003fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <HAL_Delay+0x44>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fd2:	bf00      	nop
 8003fd4:	f7ff ffde 	bl	8003f94 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d8f7      	bhi.n	8003fd4 <HAL_Delay+0x28>
  {
  }
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	2000001c 	.word	0x2000001c

08003ff4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	609a      	str	r2, [r3, #8]
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	609a      	str	r2, [r3, #8]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
 8004068:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	3360      	adds	r3, #96	; 0x60
 800406e:	461a      	mov	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <LL_ADC_SetOffset+0x44>)
 800407e:	4013      	ands	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	4313      	orrs	r3, r2
 800408c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004094:	bf00      	nop
 8004096:	371c      	adds	r7, #28
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr
 80040a0:	03fff000 	.word	0x03fff000

080040a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	3360      	adds	r3, #96	; 0x60
 80040b2:	461a      	mov	r2, r3
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	3360      	adds	r3, #96	; 0x60
 80040e0:	461a      	mov	r2, r3
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	431a      	orrs	r2, r3
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80040fa:	bf00      	nop
 80040fc:	371c      	adds	r7, #28
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004106:	b480      	push	{r7}
 8004108:	b083      	sub	sp, #12
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
 800410e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	615a      	str	r2, [r3, #20]
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3330      	adds	r3, #48	; 0x30
 800413c:	461a      	mov	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	0a1b      	lsrs	r3, r3, #8
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	4413      	add	r3, r2
 800414a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f003 031f 	and.w	r3, r3, #31
 8004156:	211f      	movs	r1, #31
 8004158:	fa01 f303 	lsl.w	r3, r1, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	401a      	ands	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	0e9b      	lsrs	r3, r3, #26
 8004164:	f003 011f 	and.w	r1, r3, #31
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	fa01 f303 	lsl.w	r3, r1, r3
 8004172:	431a      	orrs	r2, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004178:	bf00      	nop
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3314      	adds	r3, #20
 8004194:	461a      	mov	r2, r3
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	0e5b      	lsrs	r3, r3, #25
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	4413      	add	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	0d1b      	lsrs	r3, r3, #20
 80041ac:	f003 031f 	and.w	r3, r3, #31
 80041b0:	2107      	movs	r1, #7
 80041b2:	fa01 f303 	lsl.w	r3, r1, r3
 80041b6:	43db      	mvns	r3, r3
 80041b8:	401a      	ands	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	0d1b      	lsrs	r3, r3, #20
 80041be:	f003 031f 	and.w	r3, r3, #31
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	fa01 f303 	lsl.w	r3, r1, r3
 80041c8:	431a      	orrs	r2, r3
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
	...

080041dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f4:	43db      	mvns	r3, r3
 80041f6:	401a      	ands	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f003 0318 	and.w	r3, r3, #24
 80041fe:	4908      	ldr	r1, [pc, #32]	; (8004220 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004200:	40d9      	lsrs	r1, r3
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	400b      	ands	r3, r1
 8004206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420a:	431a      	orrs	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004212:	bf00      	nop
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	0007ffff 	.word	0x0007ffff

08004224 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004234:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6093      	str	r3, [r2, #8]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800425c:	d101      	bne.n	8004262 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004280:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004284:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042ac:	d101      	bne.n	80042b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <LL_ADC_IsEnabled+0x18>
 80042d4:	2301      	movs	r3, #1
 80042d6:	e000      	b.n	80042da <LL_ADC_IsEnabled+0x1a>
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	370c      	adds	r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b083      	sub	sp, #12
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d101      	bne.n	80042fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f003 0308 	and.w	r3, r3, #8
 800431c:	2b08      	cmp	r3, #8
 800431e:	d101      	bne.n	8004324 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004320:	2301      	movs	r3, #1
 8004322:	e000      	b.n	8004326 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800433c:	2300      	movs	r3, #0
 800433e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004340:	2300      	movs	r3, #0
 8004342:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e12f      	b.n	80045ae <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004358:	2b00      	cmp	r3, #0
 800435a:	d109      	bne.n	8004370 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7fe fded 	bl	8002f3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff ff67 	bl	8004248 <LL_ADC_IsDeepPowerDownEnabled>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d004      	beq.n	800438a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff ff4d 	bl	8004224 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff ff82 	bl	8004298 <LL_ADC_IsInternalRegulatorEnabled>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d115      	bne.n	80043c6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff ff66 	bl	8004270 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043a4:	4b84      	ldr	r3, [pc, #528]	; (80045b8 <HAL_ADC_Init+0x284>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	4a84      	ldr	r2, [pc, #528]	; (80045bc <HAL_ADC_Init+0x288>)
 80043ac:	fba2 2303 	umull	r2, r3, r2, r3
 80043b0:	099b      	lsrs	r3, r3, #6
 80043b2:	3301      	adds	r3, #1
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80043b8:	e002      	b.n	80043c0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	3b01      	subs	r3, #1
 80043be:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1f9      	bne.n	80043ba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff ff64 	bl	8004298 <LL_ADC_IsInternalRegulatorEnabled>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10d      	bne.n	80043f2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043da:	f043 0210 	orr.w	r2, r3, #16
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e6:	f043 0201 	orr.w	r2, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff ff75 	bl	80042e6 <LL_ADC_REG_IsConversionOngoing>
 80043fc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	f040 80c8 	bne.w	800459c <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f040 80c4 	bne.w	800459c <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004418:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800441c:	f043 0202 	orr.w	r2, r3, #2
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff ff49 	bl	80042c0 <LL_ADC_IsEnabled>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10b      	bne.n	800444c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004434:	4862      	ldr	r0, [pc, #392]	; (80045c0 <HAL_ADC_Init+0x28c>)
 8004436:	f7ff ff43 	bl	80042c0 <LL_ADC_IsEnabled>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d105      	bne.n	800444c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	4619      	mov	r1, r3
 8004446:	485f      	ldr	r0, [pc, #380]	; (80045c4 <HAL_ADC_Init+0x290>)
 8004448:	f7ff fdd4 	bl	8003ff4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	7e5b      	ldrb	r3, [r3, #25]
 8004450:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004456:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800445c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004462:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800446a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800446c:	4313      	orrs	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d106      	bne.n	8004488 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	3b01      	subs	r3, #1
 8004480:	045b      	lsls	r3, r3, #17
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	4313      	orrs	r3, r2
 8004486:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800448c:	2b00      	cmp	r3, #0
 800448e:	d009      	beq.n	80044a4 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004494:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68da      	ldr	r2, [r3, #12]
 80044aa:	4b47      	ldr	r3, [pc, #284]	; (80045c8 <HAL_ADC_Init+0x294>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6812      	ldr	r2, [r2, #0]
 80044b2:	69b9      	ldr	r1, [r7, #24]
 80044b4:	430b      	orrs	r3, r1
 80044b6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ff12 	bl	80042e6 <LL_ADC_REG_IsConversionOngoing>
 80044c2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff ff1f 	bl	800430c <LL_ADC_INJ_IsConversionOngoing>
 80044ce:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d140      	bne.n	8004558 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d13d      	bne.n	8004558 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	7e1b      	ldrb	r3, [r3, #24]
 80044e4:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044e6:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044ee:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044f0:	4313      	orrs	r3, r2
 80044f2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044fe:	f023 0306 	bic.w	r3, r3, #6
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	6812      	ldr	r2, [r2, #0]
 8004506:	69b9      	ldr	r1, [r7, #24]
 8004508:	430b      	orrs	r3, r1
 800450a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004512:	2b01      	cmp	r3, #1
 8004514:	d118      	bne.n	8004548 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004520:	f023 0304 	bic.w	r3, r3, #4
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800452c:	4311      	orrs	r1, r2
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004532:	4311      	orrs	r1, r2
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004538:	430a      	orrs	r2, r1
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	611a      	str	r2, [r3, #16]
 8004546:	e007      	b.n	8004558 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0201 	bic.w	r2, r2, #1
 8004556:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d10c      	bne.n	800457a <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	f023 010f 	bic.w	r1, r3, #15
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	1e5a      	subs	r2, r3, #1
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	631a      	str	r2, [r3, #48]	; 0x30
 8004578:	e007      	b.n	800458a <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 020f 	bic.w	r2, r2, #15
 8004588:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458e:	f023 0303 	bic.w	r3, r3, #3
 8004592:	f043 0201 	orr.w	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	659a      	str	r2, [r3, #88]	; 0x58
 800459a:	e007      	b.n	80045ac <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a0:	f043 0210 	orr.w	r2, r3, #16
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80045ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3720      	adds	r7, #32
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20000014 	.word	0x20000014
 80045bc:	053e2d63 	.word	0x053e2d63
 80045c0:	50040000 	.word	0x50040000
 80045c4:	50040300 	.word	0x50040300
 80045c8:	fff0c007 	.word	0xfff0c007

080045cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b0b6      	sub	sp, #216	; 0xd8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80045dc:	2300      	movs	r3, #0
 80045de:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_ADC_ConfigChannel+0x22>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e3d5      	b.n	8004d9a <HAL_ADC_ConfigChannel+0x7ce>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff fe73 	bl	80042e6 <LL_ADC_REG_IsConversionOngoing>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	f040 83ba 	bne.w	8004d7c <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b05      	cmp	r3, #5
 800460e:	d824      	bhi.n	800465a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	3b02      	subs	r3, #2
 8004616:	2b03      	cmp	r3, #3
 8004618:	d81b      	bhi.n	8004652 <HAL_ADC_ConfigChannel+0x86>
 800461a:	a201      	add	r2, pc, #4	; (adr r2, 8004620 <HAL_ADC_ConfigChannel+0x54>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	08004631 	.word	0x08004631
 8004624:	08004639 	.word	0x08004639
 8004628:	08004641 	.word	0x08004641
 800462c:	08004649 	.word	0x08004649
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	220c      	movs	r2, #12
 8004634:	605a      	str	r2, [r3, #4]
          break;
 8004636:	e011      	b.n	800465c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	2212      	movs	r2, #18
 800463c:	605a      	str	r2, [r3, #4]
          break;
 800463e:	e00d      	b.n	800465c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2218      	movs	r2, #24
 8004644:	605a      	str	r2, [r3, #4]
          break;
 8004646:	e009      	b.n	800465c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800464e:	605a      	str	r2, [r3, #4]
          break;
 8004650:	e004      	b.n	800465c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2206      	movs	r2, #6
 8004656:	605a      	str	r2, [r3, #4]
          break;
 8004658:	e000      	b.n	800465c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800465a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6818      	ldr	r0, [r3, #0]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	6859      	ldr	r1, [r3, #4]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	461a      	mov	r2, r3
 800466a:	f7ff fd5f 	bl	800412c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f7ff fe37 	bl	80042e6 <LL_ADC_REG_IsConversionOngoing>
 8004678:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fe43 	bl	800430c <LL_ADC_INJ_IsConversionOngoing>
 8004686:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800468a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800468e:	2b00      	cmp	r3, #0
 8004690:	f040 81c1 	bne.w	8004a16 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004694:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004698:	2b00      	cmp	r3, #0
 800469a:	f040 81bc 	bne.w	8004a16 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046a6:	d10f      	bne.n	80046c8 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2200      	movs	r2, #0
 80046b2:	4619      	mov	r1, r3
 80046b4:	f7ff fd66 	bl	8004184 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff fd20 	bl	8004106 <LL_ADC_SetSamplingTimeCommonConfig>
 80046c6:	e00e      	b.n	80046e6 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	6819      	ldr	r1, [r3, #0]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	461a      	mov	r2, r3
 80046d6:	f7ff fd55 	bl	8004184 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2100      	movs	r1, #0
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7ff fd10 	bl	8004106 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	695a      	ldr	r2, [r3, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	08db      	lsrs	r3, r3, #3
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	2b04      	cmp	r3, #4
 8004706:	d00a      	beq.n	800471e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	6919      	ldr	r1, [r3, #16]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004718:	f7ff fca0 	bl	800405c <LL_ADC_SetOffset>
 800471c:	e17b      	b.n	8004a16 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2100      	movs	r1, #0
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff fcbd 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 800472a:	4603      	mov	r3, r0
 800472c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10a      	bne.n	800474a <HAL_ADC_ConfigChannel+0x17e>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2100      	movs	r1, #0
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff fcb2 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004740:	4603      	mov	r3, r0
 8004742:	0e9b      	lsrs	r3, r3, #26
 8004744:	f003 021f 	and.w	r2, r3, #31
 8004748:	e01e      	b.n	8004788 <HAL_ADC_ConfigChannel+0x1bc>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2100      	movs	r1, #0
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff fca7 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004756:	4603      	mov	r3, r0
 8004758:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004760:	fa93 f3a3 	rbit	r3, r3
 8004764:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004768:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800476c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004770:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8004778:	2320      	movs	r3, #32
 800477a:	e004      	b.n	8004786 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 800477c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004790:	2b00      	cmp	r3, #0
 8004792:	d105      	bne.n	80047a0 <HAL_ADC_ConfigChannel+0x1d4>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	0e9b      	lsrs	r3, r3, #26
 800479a:	f003 031f 	and.w	r3, r3, #31
 800479e:	e018      	b.n	80047d2 <HAL_ADC_ConfigChannel+0x206>
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80047ac:	fa93 f3a3 	rbit	r3, r3
 80047b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80047b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80047bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80047c4:	2320      	movs	r3, #32
 80047c6:	e004      	b.n	80047d2 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80047c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80047cc:	fab3 f383 	clz	r3, r3
 80047d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d106      	bne.n	80047e4 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2200      	movs	r2, #0
 80047dc:	2100      	movs	r1, #0
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fc76 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2101      	movs	r1, #1
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fc5a 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x244>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2101      	movs	r1, #1
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff fc4f 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004806:	4603      	mov	r3, r0
 8004808:	0e9b      	lsrs	r3, r3, #26
 800480a:	f003 021f 	and.w	r2, r3, #31
 800480e:	e01e      	b.n	800484e <HAL_ADC_ConfigChannel+0x282>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2101      	movs	r1, #1
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff fc44 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 800481c:	4603      	mov	r3, r0
 800481e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004822:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004826:	fa93 f3a3 	rbit	r3, r3
 800482a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800482e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004832:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004836:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800483e:	2320      	movs	r3, #32
 8004840:	e004      	b.n	800484c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8004842:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004846:	fab3 f383 	clz	r3, r3
 800484a:	b2db      	uxtb	r3, r3
 800484c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004856:	2b00      	cmp	r3, #0
 8004858:	d105      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x29a>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	0e9b      	lsrs	r3, r3, #26
 8004860:	f003 031f 	and.w	r3, r3, #31
 8004864:	e018      	b.n	8004898 <HAL_ADC_ConfigChannel+0x2cc>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004872:	fa93 f3a3 	rbit	r3, r3
 8004876:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800487a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800487e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004882:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800488a:	2320      	movs	r3, #32
 800488c:	e004      	b.n	8004898 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800488e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004892:	fab3 f383 	clz	r3, r3
 8004896:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004898:	429a      	cmp	r2, r3
 800489a:	d106      	bne.n	80048aa <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2200      	movs	r2, #0
 80048a2:	2101      	movs	r1, #1
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff fc13 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2102      	movs	r1, #2
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7ff fbf7 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80048b6:	4603      	mov	r3, r0
 80048b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10a      	bne.n	80048d6 <HAL_ADC_ConfigChannel+0x30a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2102      	movs	r1, #2
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff fbec 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80048cc:	4603      	mov	r3, r0
 80048ce:	0e9b      	lsrs	r3, r3, #26
 80048d0:	f003 021f 	and.w	r2, r3, #31
 80048d4:	e01e      	b.n	8004914 <HAL_ADC_ConfigChannel+0x348>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2102      	movs	r1, #2
 80048dc:	4618      	mov	r0, r3
 80048de:	f7ff fbe1 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048ec:	fa93 f3a3 	rbit	r3, r3
 80048f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80048f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80048fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004900:	2b00      	cmp	r3, #0
 8004902:	d101      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8004904:	2320      	movs	r3, #32
 8004906:	e004      	b.n	8004912 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8004908:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800490c:	fab3 f383 	clz	r3, r3
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800491c:	2b00      	cmp	r3, #0
 800491e:	d105      	bne.n	800492c <HAL_ADC_ConfigChannel+0x360>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	0e9b      	lsrs	r3, r3, #26
 8004926:	f003 031f 	and.w	r3, r3, #31
 800492a:	e016      	b.n	800495a <HAL_ADC_ConfigChannel+0x38e>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004934:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004938:	fa93 f3a3 	rbit	r3, r3
 800493c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800493e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004940:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004944:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800494c:	2320      	movs	r3, #32
 800494e:	e004      	b.n	800495a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8004950:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004954:	fab3 f383 	clz	r3, r3
 8004958:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800495a:	429a      	cmp	r2, r3
 800495c:	d106      	bne.n	800496c <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2200      	movs	r2, #0
 8004964:	2102      	movs	r1, #2
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff fbb2 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2103      	movs	r1, #3
 8004972:	4618      	mov	r0, r3
 8004974:	f7ff fb96 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004978:	4603      	mov	r3, r0
 800497a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10a      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x3cc>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2103      	movs	r1, #3
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff fb8b 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 800498e:	4603      	mov	r3, r0
 8004990:	0e9b      	lsrs	r3, r3, #26
 8004992:	f003 021f 	and.w	r2, r3, #31
 8004996:	e017      	b.n	80049c8 <HAL_ADC_ConfigChannel+0x3fc>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2103      	movs	r1, #3
 800499e:	4618      	mov	r0, r3
 80049a0:	f7ff fb80 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80049a4:	4603      	mov	r3, r0
 80049a6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049aa:	fa93 f3a3 	rbit	r3, r3
 80049ae:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80049b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049b2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80049b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80049ba:	2320      	movs	r3, #32
 80049bc:	e003      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80049be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049c0:	fab3 f383 	clz	r3, r3
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d105      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x414>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	0e9b      	lsrs	r3, r3, #26
 80049da:	f003 031f 	and.w	r3, r3, #31
 80049de:	e011      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x438>
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049e8:	fa93 f3a3 	rbit	r3, r3
 80049ec:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80049ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80049f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80049f8:	2320      	movs	r3, #32
 80049fa:	e003      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80049fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fe:	fab3 f383 	clz	r3, r3
 8004a02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d106      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	2103      	movs	r1, #3
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff fb5d 	bl	80040d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff fc50 	bl	80042c0 <LL_ADC_IsEnabled>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f040 8140 	bne.w	8004ca8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6818      	ldr	r0, [r3, #0]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	461a      	mov	r2, r3
 8004a36:	f7ff fbd1 	bl	80041dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	4a8f      	ldr	r2, [pc, #572]	; (8004c7c <HAL_ADC_ConfigChannel+0x6b0>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	f040 8131 	bne.w	8004ca8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10b      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x4a2>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	0e9b      	lsrs	r3, r3, #26
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	2b09      	cmp	r3, #9
 8004a64:	bf94      	ite	ls
 8004a66:	2301      	movls	r3, #1
 8004a68:	2300      	movhi	r3, #0
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	e019      	b.n	8004aa2 <HAL_ADC_ConfigChannel+0x4d6>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a76:	fa93 f3a3 	rbit	r3, r3
 8004a7a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004a7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a7e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004a80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8004a86:	2320      	movs	r3, #32
 8004a88:	e003      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004a8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a8c:	fab3 f383 	clz	r3, r3
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	3301      	adds	r3, #1
 8004a94:	f003 031f 	and.w	r3, r3, #31
 8004a98:	2b09      	cmp	r3, #9
 8004a9a:	bf94      	ite	ls
 8004a9c:	2301      	movls	r3, #1
 8004a9e:	2300      	movhi	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d079      	beq.n	8004b9a <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d107      	bne.n	8004ac2 <HAL_ADC_ConfigChannel+0x4f6>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	0e9b      	lsrs	r3, r3, #26
 8004ab8:	3301      	adds	r3, #1
 8004aba:	069b      	lsls	r3, r3, #26
 8004abc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ac0:	e015      	b.n	8004aee <HAL_ADC_ConfigChannel+0x522>
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aca:	fa93 f3a3 	rbit	r3, r3
 8004ace:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004ad4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8004ada:	2320      	movs	r3, #32
 8004adc:	e003      	b.n	8004ae6 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8004ade:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ae0:	fab3 f383 	clz	r3, r3
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	069b      	lsls	r3, r3, #26
 8004aea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d109      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x542>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	0e9b      	lsrs	r3, r3, #26
 8004b00:	3301      	adds	r3, #1
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	2101      	movs	r1, #1
 8004b08:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0c:	e017      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x572>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b16:	fa93 f3a3 	rbit	r3, r3
 8004b1a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b1e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004b20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8004b26:	2320      	movs	r3, #32
 8004b28:	e003      	b.n	8004b32 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8004b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	3301      	adds	r3, #1
 8004b34:	f003 031f 	and.w	r3, r3, #31
 8004b38:	2101      	movs	r1, #1
 8004b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3e:	ea42 0103 	orr.w	r1, r2, r3
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10a      	bne.n	8004b64 <HAL_ADC_ConfigChannel+0x598>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	0e9b      	lsrs	r3, r3, #26
 8004b54:	3301      	adds	r3, #1
 8004b56:	f003 021f 	and.w	r2, r3, #31
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	051b      	lsls	r3, r3, #20
 8004b62:	e018      	b.n	8004b96 <HAL_ADC_ConfigChannel+0x5ca>
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6c:	fa93 f3a3 	rbit	r3, r3
 8004b70:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8004b7c:	2320      	movs	r3, #32
 8004b7e:	e003      	b.n	8004b88 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8004b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b82:	fab3 f383 	clz	r3, r3
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	3301      	adds	r3, #1
 8004b8a:	f003 021f 	and.w	r2, r3, #31
 8004b8e:	4613      	mov	r3, r2
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	4413      	add	r3, r2
 8004b94:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b96:	430b      	orrs	r3, r1
 8004b98:	e081      	b.n	8004c9e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d107      	bne.n	8004bb6 <HAL_ADC_ConfigChannel+0x5ea>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	0e9b      	lsrs	r3, r3, #26
 8004bac:	3301      	adds	r3, #1
 8004bae:	069b      	lsls	r3, r3, #26
 8004bb0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bb4:	e015      	b.n	8004be2 <HAL_ADC_ConfigChannel+0x616>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	fa93 f3a3 	rbit	r3, r3
 8004bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8004bce:	2320      	movs	r3, #32
 8004bd0:	e003      	b.n	8004bda <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8004bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd4:	fab3 f383 	clz	r3, r3
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	3301      	adds	r3, #1
 8004bdc:	069b      	lsls	r3, r3, #26
 8004bde:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d109      	bne.n	8004c02 <HAL_ADC_ConfigChannel+0x636>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	0e9b      	lsrs	r3, r3, #26
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	f003 031f 	and.w	r3, r3, #31
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004c00:	e017      	b.n	8004c32 <HAL_ADC_ConfigChannel+0x666>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	61fb      	str	r3, [r7, #28]
  return result;
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8004c1a:	2320      	movs	r3, #32
 8004c1c:	e003      	b.n	8004c26 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c20:	fab3 f383 	clz	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	3301      	adds	r3, #1
 8004c28:	f003 031f 	and.w	r3, r3, #31
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c32:	ea42 0103 	orr.w	r1, r2, r3
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10d      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x692>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	0e9b      	lsrs	r3, r3, #26
 8004c48:	3301      	adds	r3, #1
 8004c4a:	f003 021f 	and.w	r2, r3, #31
 8004c4e:	4613      	mov	r3, r2
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	4413      	add	r3, r2
 8004c54:	3b1e      	subs	r3, #30
 8004c56:	051b      	lsls	r3, r3, #20
 8004c58:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c5c:	e01e      	b.n	8004c9c <HAL_ADC_ConfigChannel+0x6d0>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	fa93 f3a3 	rbit	r3, r3
 8004c6a:	613b      	str	r3, [r7, #16]
  return result;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d104      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004c76:	2320      	movs	r3, #32
 8004c78:	e006      	b.n	8004c88 <HAL_ADC_ConfigChannel+0x6bc>
 8004c7a:	bf00      	nop
 8004c7c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	fab3 f383 	clz	r3, r3
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	3301      	adds	r3, #1
 8004c8a:	f003 021f 	and.w	r2, r3, #31
 8004c8e:	4613      	mov	r3, r2
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	4413      	add	r3, r2
 8004c94:	3b1e      	subs	r3, #30
 8004c96:	051b      	lsls	r3, r3, #20
 8004c98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c9c:	430b      	orrs	r3, r1
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	6892      	ldr	r2, [r2, #8]
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f7ff fa6e 	bl	8004184 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	4b3d      	ldr	r3, [pc, #244]	; (8004da4 <HAL_ADC_ConfigChannel+0x7d8>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d06c      	beq.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cb4:	483c      	ldr	r0, [pc, #240]	; (8004da8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004cb6:	f7ff f9c3 	bl	8004040 <LL_ADC_GetCommonPathInternalCh>
 8004cba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a3a      	ldr	r2, [pc, #232]	; (8004dac <HAL_ADC_ConfigChannel+0x7e0>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d127      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004cc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ccc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d121      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a35      	ldr	r2, [pc, #212]	; (8004db0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d157      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004cde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ce2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	482f      	ldr	r0, [pc, #188]	; (8004da8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004cea:	f7ff f996 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cee:	4b31      	ldr	r3, [pc, #196]	; (8004db4 <HAL_ADC_ConfigChannel+0x7e8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	099b      	lsrs	r3, r3, #6
 8004cf4:	4a30      	ldr	r2, [pc, #192]	; (8004db8 <HAL_ADC_ConfigChannel+0x7ec>)
 8004cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfa:	099b      	lsrs	r3, r3, #6
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	4613      	mov	r3, r2
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d08:	e002      	b.n	8004d10 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1f9      	bne.n	8004d0a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d16:	e03a      	b.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a27      	ldr	r2, [pc, #156]	; (8004dbc <HAL_ADC_ConfigChannel+0x7f0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d113      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x77e>
 8004d22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10d      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1f      	ldr	r2, [pc, #124]	; (8004db0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d12a      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d40:	4619      	mov	r1, r3
 8004d42:	4819      	ldr	r0, [pc, #100]	; (8004da8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d44:	f7ff f969 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d48:	e021      	b.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a1c      	ldr	r2, [pc, #112]	; (8004dc0 <HAL_ADC_ConfigChannel+0x7f4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d11c      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d116      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a12      	ldr	r2, [pc, #72]	; (8004db0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d111      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d72:	4619      	mov	r1, r3
 8004d74:	480c      	ldr	r0, [pc, #48]	; (8004da8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d76:	f7ff f950 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
 8004d7a:	e008      	b.n	8004d8e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d80:	f043 0220 	orr.w	r2, r3, #32
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8004d96:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	37d8      	adds	r7, #216	; 0xd8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	80080000 	.word	0x80080000
 8004da8:	50040300 	.word	0x50040300
 8004dac:	c7520000 	.word	0xc7520000
 8004db0:	50040000 	.word	0x50040000
 8004db4:	20000014 	.word	0x20000014
 8004db8:	053e2d63 	.word	0x053e2d63
 8004dbc:	cb840000 	.word	0xcb840000
 8004dc0:	80000001 	.word	0x80000001

08004dc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e0ed      	b.n	8004fb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d102      	bne.n	8004de8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f7fe f91c 	bl	8003020 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004df8:	f7ff f8cc 	bl	8003f94 <HAL_GetTick>
 8004dfc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004dfe:	e012      	b.n	8004e26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004e00:	f7ff f8c8 	bl	8003f94 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b0a      	cmp	r3, #10
 8004e0c:	d90b      	bls.n	8004e26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2205      	movs	r2, #5
 8004e1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e0c5      	b.n	8004fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d0e5      	beq.n	8004e00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0202 	bic.w	r2, r2, #2
 8004e42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e44:	f7ff f8a6 	bl	8003f94 <HAL_GetTick>
 8004e48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004e4a:	e012      	b.n	8004e72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004e4c:	f7ff f8a2 	bl	8003f94 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b0a      	cmp	r3, #10
 8004e58:	d90b      	bls.n	8004e72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2205      	movs	r2, #5
 8004e6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e09f      	b.n	8004fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1e5      	bne.n	8004e4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	7e1b      	ldrb	r3, [r3, #24]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d108      	bne.n	8004e9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	e007      	b.n	8004eaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ea8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	7e5b      	ldrb	r3, [r3, #25]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d108      	bne.n	8004ec4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	e007      	b.n	8004ed4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	7e9b      	ldrb	r3, [r3, #26]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d108      	bne.n	8004eee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0220 	orr.w	r2, r2, #32
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	e007      	b.n	8004efe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 0220 	bic.w	r2, r2, #32
 8004efc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	7edb      	ldrb	r3, [r3, #27]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d108      	bne.n	8004f18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0210 	bic.w	r2, r2, #16
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	e007      	b.n	8004f28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0210 	orr.w	r2, r2, #16
 8004f26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	7f1b      	ldrb	r3, [r3, #28]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d108      	bne.n	8004f42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0208 	orr.w	r2, r2, #8
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	e007      	b.n	8004f52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0208 	bic.w	r2, r2, #8
 8004f50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	7f5b      	ldrb	r3, [r3, #29]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d108      	bne.n	8004f6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f042 0204 	orr.w	r2, r2, #4
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	e007      	b.n	8004f7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0204 	bic.w	r2, r2, #4
 8004f7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	431a      	orrs	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	ea42 0103 	orr.w	r1, r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	1e5a      	subs	r2, r3, #1
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fcc:	4b0c      	ldr	r3, [pc, #48]	; (8005000 <__NVIC_SetPriorityGrouping+0x44>)
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fd8:	4013      	ands	r3, r2
 8004fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fe4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fee:	4a04      	ldr	r2, [pc, #16]	; (8005000 <__NVIC_SetPriorityGrouping+0x44>)
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	60d3      	str	r3, [r2, #12]
}
 8004ff4:	bf00      	nop
 8004ff6:	3714      	adds	r7, #20
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	e000ed00 	.word	0xe000ed00

08005004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005008:	4b04      	ldr	r3, [pc, #16]	; (800501c <__NVIC_GetPriorityGrouping+0x18>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	0a1b      	lsrs	r3, r3, #8
 800500e:	f003 0307 	and.w	r3, r3, #7
}
 8005012:	4618      	mov	r0, r3
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	e000ed00 	.word	0xe000ed00

08005020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	4603      	mov	r3, r0
 8005028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800502a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800502e:	2b00      	cmp	r3, #0
 8005030:	db0b      	blt.n	800504a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	f003 021f 	and.w	r2, r3, #31
 8005038:	4907      	ldr	r1, [pc, #28]	; (8005058 <__NVIC_EnableIRQ+0x38>)
 800503a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	2001      	movs	r0, #1
 8005042:	fa00 f202 	lsl.w	r2, r0, r2
 8005046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	e000e100 	.word	0xe000e100

0800505c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800506a:	2b00      	cmp	r3, #0
 800506c:	db12      	blt.n	8005094 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	f003 021f 	and.w	r2, r3, #31
 8005074:	490a      	ldr	r1, [pc, #40]	; (80050a0 <__NVIC_DisableIRQ+0x44>)
 8005076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	2001      	movs	r0, #1
 800507e:	fa00 f202 	lsl.w	r2, r0, r2
 8005082:	3320      	adds	r3, #32
 8005084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005088:	f3bf 8f4f 	dsb	sy
}
 800508c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800508e:	f3bf 8f6f 	isb	sy
}
 8005092:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005094:	bf00      	nop
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr
 80050a0:	e000e100 	.word	0xe000e100

080050a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	4603      	mov	r3, r0
 80050ac:	6039      	str	r1, [r7, #0]
 80050ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	db0a      	blt.n	80050ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	490c      	ldr	r1, [pc, #48]	; (80050f0 <__NVIC_SetPriority+0x4c>)
 80050be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c2:	0112      	lsls	r2, r2, #4
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	440b      	add	r3, r1
 80050c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050cc:	e00a      	b.n	80050e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	4908      	ldr	r1, [pc, #32]	; (80050f4 <__NVIC_SetPriority+0x50>)
 80050d4:	79fb      	ldrb	r3, [r7, #7]
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	3b04      	subs	r3, #4
 80050dc:	0112      	lsls	r2, r2, #4
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	440b      	add	r3, r1
 80050e2:	761a      	strb	r2, [r3, #24]
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	e000e100 	.word	0xe000e100
 80050f4:	e000ed00 	.word	0xe000ed00

080050f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b089      	sub	sp, #36	; 0x24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f1c3 0307 	rsb	r3, r3, #7
 8005112:	2b04      	cmp	r3, #4
 8005114:	bf28      	it	cs
 8005116:	2304      	movcs	r3, #4
 8005118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	3304      	adds	r3, #4
 800511e:	2b06      	cmp	r3, #6
 8005120:	d902      	bls.n	8005128 <NVIC_EncodePriority+0x30>
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	3b03      	subs	r3, #3
 8005126:	e000      	b.n	800512a <NVIC_EncodePriority+0x32>
 8005128:	2300      	movs	r3, #0
 800512a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800512c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	43da      	mvns	r2, r3
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	401a      	ands	r2, r3
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005140:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	fa01 f303 	lsl.w	r3, r1, r3
 800514a:	43d9      	mvns	r1, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005150:	4313      	orrs	r3, r2
         );
}
 8005152:	4618      	mov	r0, r3
 8005154:	3724      	adds	r7, #36	; 0x24
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3b01      	subs	r3, #1
 800516c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005170:	d301      	bcc.n	8005176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005172:	2301      	movs	r3, #1
 8005174:	e00f      	b.n	8005196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005176:	4a0a      	ldr	r2, [pc, #40]	; (80051a0 <SysTick_Config+0x40>)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3b01      	subs	r3, #1
 800517c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800517e:	210f      	movs	r1, #15
 8005180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005184:	f7ff ff8e 	bl	80050a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005188:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <SysTick_Config+0x40>)
 800518a:	2200      	movs	r2, #0
 800518c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800518e:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <SysTick_Config+0x40>)
 8005190:	2207      	movs	r2, #7
 8005192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3708      	adds	r7, #8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	e000e010 	.word	0xe000e010

080051a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff ff05 	bl	8004fbc <__NVIC_SetPriorityGrouping>
}
 80051b2:	bf00      	nop
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b086      	sub	sp, #24
 80051be:	af00      	add	r7, sp, #0
 80051c0:	4603      	mov	r3, r0
 80051c2:	60b9      	str	r1, [r7, #8]
 80051c4:	607a      	str	r2, [r7, #4]
 80051c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051cc:	f7ff ff1a 	bl	8005004 <__NVIC_GetPriorityGrouping>
 80051d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	6978      	ldr	r0, [r7, #20]
 80051d8:	f7ff ff8e 	bl	80050f8 <NVIC_EncodePriority>
 80051dc:	4602      	mov	r2, r0
 80051de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051e2:	4611      	mov	r1, r2
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff ff5d 	bl	80050a4 <__NVIC_SetPriority>
}
 80051ea:	bf00      	nop
 80051ec:	3718      	adds	r7, #24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b082      	sub	sp, #8
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	4603      	mov	r3, r0
 80051fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005200:	4618      	mov	r0, r3
 8005202:	f7ff ff0d 	bl	8005020 <__NVIC_EnableIRQ>
}
 8005206:	bf00      	nop
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b082      	sub	sp, #8
 8005212:	af00      	add	r7, sp, #0
 8005214:	4603      	mov	r3, r0
 8005216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff ff1d 	bl	800505c <__NVIC_DisableIRQ>
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7ff ff94 	bl	8005160 <SysTick_Config>
 8005238:	4603      	mov	r3, r0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
	...

08005244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800524e:	2300      	movs	r3, #0
 8005250:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005252:	e166      	b.n	8005522 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	2101      	movs	r1, #1
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	fa01 f303 	lsl.w	r3, r1, r3
 8005260:	4013      	ands	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 8158 	beq.w	800551c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	2b01      	cmp	r3, #1
 8005276:	d005      	beq.n	8005284 <HAL_GPIO_Init+0x40>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f003 0303 	and.w	r3, r3, #3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d130      	bne.n	80052e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	2203      	movs	r2, #3
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	43db      	mvns	r3, r3
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4013      	ands	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	005b      	lsls	r3, r3, #1
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052ba:	2201      	movs	r2, #1
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	fa02 f303 	lsl.w	r3, r2, r3
 80052c2:	43db      	mvns	r3, r3
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	4013      	ands	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	f003 0201 	and.w	r2, r3, #1
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	4313      	orrs	r3, r2
 80052de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f003 0303 	and.w	r3, r3, #3
 80052ee:	2b03      	cmp	r3, #3
 80052f0:	d017      	beq.n	8005322 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	2203      	movs	r2, #3
 80052fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005302:	43db      	mvns	r3, r3
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4013      	ands	r3, r2
 8005308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	fa02 f303 	lsl.w	r3, r2, r3
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d123      	bne.n	8005376 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	08da      	lsrs	r2, r3, #3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	3208      	adds	r2, #8
 8005336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800533a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f003 0307 	and.w	r3, r3, #7
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	220f      	movs	r2, #15
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	43db      	mvns	r3, r3
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4013      	ands	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	691a      	ldr	r2, [r3, #16]
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	fa02 f303 	lsl.w	r3, r2, r3
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	08da      	lsrs	r2, r3, #3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3208      	adds	r2, #8
 8005370:	6939      	ldr	r1, [r7, #16]
 8005372:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	2203      	movs	r2, #3
 8005382:	fa02 f303 	lsl.w	r3, r2, r3
 8005386:	43db      	mvns	r3, r3
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	4013      	ands	r3, r2
 800538c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f003 0203 	and.w	r2, r3, #3
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	005b      	lsls	r3, r3, #1
 800539a:	fa02 f303 	lsl.w	r3, r2, r3
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80b2 	beq.w	800551c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053b8:	4b61      	ldr	r3, [pc, #388]	; (8005540 <HAL_GPIO_Init+0x2fc>)
 80053ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053bc:	4a60      	ldr	r2, [pc, #384]	; (8005540 <HAL_GPIO_Init+0x2fc>)
 80053be:	f043 0301 	orr.w	r3, r3, #1
 80053c2:	6613      	str	r3, [r2, #96]	; 0x60
 80053c4:	4b5e      	ldr	r3, [pc, #376]	; (8005540 <HAL_GPIO_Init+0x2fc>)
 80053c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	60bb      	str	r3, [r7, #8]
 80053ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053d0:	4a5c      	ldr	r2, [pc, #368]	; (8005544 <HAL_GPIO_Init+0x300>)
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	089b      	lsrs	r3, r3, #2
 80053d6:	3302      	adds	r3, #2
 80053d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f003 0303 	and.w	r3, r3, #3
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	220f      	movs	r2, #15
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	43db      	mvns	r3, r3
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4013      	ands	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80053fa:	d02b      	beq.n	8005454 <HAL_GPIO_Init+0x210>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a52      	ldr	r2, [pc, #328]	; (8005548 <HAL_GPIO_Init+0x304>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d025      	beq.n	8005450 <HAL_GPIO_Init+0x20c>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a51      	ldr	r2, [pc, #324]	; (800554c <HAL_GPIO_Init+0x308>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d01f      	beq.n	800544c <HAL_GPIO_Init+0x208>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a50      	ldr	r2, [pc, #320]	; (8005550 <HAL_GPIO_Init+0x30c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d019      	beq.n	8005448 <HAL_GPIO_Init+0x204>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a4f      	ldr	r2, [pc, #316]	; (8005554 <HAL_GPIO_Init+0x310>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d013      	beq.n	8005444 <HAL_GPIO_Init+0x200>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a4e      	ldr	r2, [pc, #312]	; (8005558 <HAL_GPIO_Init+0x314>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00d      	beq.n	8005440 <HAL_GPIO_Init+0x1fc>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a4d      	ldr	r2, [pc, #308]	; (800555c <HAL_GPIO_Init+0x318>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d007      	beq.n	800543c <HAL_GPIO_Init+0x1f8>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a4c      	ldr	r2, [pc, #304]	; (8005560 <HAL_GPIO_Init+0x31c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d101      	bne.n	8005438 <HAL_GPIO_Init+0x1f4>
 8005434:	2307      	movs	r3, #7
 8005436:	e00e      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005438:	2308      	movs	r3, #8
 800543a:	e00c      	b.n	8005456 <HAL_GPIO_Init+0x212>
 800543c:	2306      	movs	r3, #6
 800543e:	e00a      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005440:	2305      	movs	r3, #5
 8005442:	e008      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005444:	2304      	movs	r3, #4
 8005446:	e006      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005448:	2303      	movs	r3, #3
 800544a:	e004      	b.n	8005456 <HAL_GPIO_Init+0x212>
 800544c:	2302      	movs	r3, #2
 800544e:	e002      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <HAL_GPIO_Init+0x212>
 8005454:	2300      	movs	r3, #0
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	f002 0203 	and.w	r2, r2, #3
 800545c:	0092      	lsls	r2, r2, #2
 800545e:	4093      	lsls	r3, r2
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005466:	4937      	ldr	r1, [pc, #220]	; (8005544 <HAL_GPIO_Init+0x300>)
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	089b      	lsrs	r3, r3, #2
 800546c:	3302      	adds	r3, #2
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005474:	4b3b      	ldr	r3, [pc, #236]	; (8005564 <HAL_GPIO_Init+0x320>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	43db      	mvns	r3, r3
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	4013      	ands	r3, r2
 8005482:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005498:	4a32      	ldr	r2, [pc, #200]	; (8005564 <HAL_GPIO_Init+0x320>)
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800549e:	4b31      	ldr	r3, [pc, #196]	; (8005564 <HAL_GPIO_Init+0x320>)
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	43db      	mvns	r3, r3
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	4013      	ands	r3, r2
 80054ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	4313      	orrs	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054c2:	4a28      	ldr	r2, [pc, #160]	; (8005564 <HAL_GPIO_Init+0x320>)
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80054c8:	4b26      	ldr	r3, [pc, #152]	; (8005564 <HAL_GPIO_Init+0x320>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	43db      	mvns	r3, r3
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	4013      	ands	r3, r2
 80054d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d003      	beq.n	80054ec <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054ec:	4a1d      	ldr	r2, [pc, #116]	; (8005564 <HAL_GPIO_Init+0x320>)
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80054f2:	4b1c      	ldr	r3, [pc, #112]	; (8005564 <HAL_GPIO_Init+0x320>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	43db      	mvns	r3, r3
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	4013      	ands	r3, r2
 8005500:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005516:	4a13      	ldr	r2, [pc, #76]	; (8005564 <HAL_GPIO_Init+0x320>)
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	3301      	adds	r3, #1
 8005520:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	fa22 f303 	lsr.w	r3, r2, r3
 800552c:	2b00      	cmp	r3, #0
 800552e:	f47f ae91 	bne.w	8005254 <HAL_GPIO_Init+0x10>
  }
}
 8005532:	bf00      	nop
 8005534:	bf00      	nop
 8005536:	371c      	adds	r7, #28
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr
 8005540:	40021000 	.word	0x40021000
 8005544:	40010000 	.word	0x40010000
 8005548:	48000400 	.word	0x48000400
 800554c:	48000800 	.word	0x48000800
 8005550:	48000c00 	.word	0x48000c00
 8005554:	48001000 	.word	0x48001000
 8005558:	48001400 	.word	0x48001400
 800555c:	48001800 	.word	0x48001800
 8005560:	48001c00 	.word	0x48001c00
 8005564:	40010400 	.word	0x40010400

08005568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	807b      	strh	r3, [r7, #2]
 8005574:	4613      	mov	r3, r2
 8005576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005578:	787b      	ldrb	r3, [r7, #1]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800557e:	887a      	ldrh	r2, [r7, #2]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005584:	e002      	b.n	800558c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005586:	887a      	ldrh	r2, [r7, #2]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	4603      	mov	r3, r0
 80055a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055a2:	4b08      	ldr	r3, [pc, #32]	; (80055c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055a4:	695a      	ldr	r2, [r3, #20]
 80055a6:	88fb      	ldrh	r3, [r7, #6]
 80055a8:	4013      	ands	r3, r2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d006      	beq.n	80055bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055ae:	4a05      	ldr	r2, [pc, #20]	; (80055c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055b0:	88fb      	ldrh	r3, [r7, #6]
 80055b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055b4:	88fb      	ldrh	r3, [r7, #6]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 f806 	bl	80055c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80055bc:	bf00      	nop
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40010400 	.word	0x40010400

080055c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80055d2:	bf00      	nop
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
	...

080055e0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055e0:	b480      	push	{r7}
 80055e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a04      	ldr	r2, [pc, #16]	; (80055fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ee:	6013      	str	r3, [r2, #0]
}
 80055f0:	bf00      	nop
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40007000 	.word	0x40007000

08005600 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005604:	4b0d      	ldr	r3, [pc, #52]	; (800563c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800560c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005610:	d102      	bne.n	8005618 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005616:	e00b      	b.n	8005630 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005618:	4b08      	ldr	r3, [pc, #32]	; (800563c <HAL_PWREx_GetVoltageRange+0x3c>)
 800561a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800561e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005626:	d102      	bne.n	800562e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005628:	f44f 7300 	mov.w	r3, #512	; 0x200
 800562c:	e000      	b.n	8005630 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800562e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005630:	4618      	mov	r0, r3
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	40007000 	.word	0x40007000

08005640 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d141      	bne.n	80056d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800564e:	4b4b      	ldr	r3, [pc, #300]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005656:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800565a:	d131      	bne.n	80056c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800565c:	4b47      	ldr	r3, [pc, #284]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800565e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005662:	4a46      	ldr	r2, [pc, #280]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005668:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800566c:	4b43      	ldr	r3, [pc, #268]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005674:	4a41      	ldr	r2, [pc, #260]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800567a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800567c:	4b40      	ldr	r3, [pc, #256]	; (8005780 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2232      	movs	r2, #50	; 0x32
 8005682:	fb02 f303 	mul.w	r3, r2, r3
 8005686:	4a3f      	ldr	r2, [pc, #252]	; (8005784 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005688:	fba2 2303 	umull	r2, r3, r2, r3
 800568c:	0c9b      	lsrs	r3, r3, #18
 800568e:	3301      	adds	r3, #1
 8005690:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005692:	e002      	b.n	800569a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3b01      	subs	r3, #1
 8005698:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800569a:	4b38      	ldr	r3, [pc, #224]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056a6:	d102      	bne.n	80056ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f2      	bne.n	8005694 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056ae:	4b33      	ldr	r3, [pc, #204]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056ba:	d158      	bne.n	800576e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e057      	b.n	8005770 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056c0:	4b2e      	ldr	r3, [pc, #184]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056c6:	4a2d      	ldr	r2, [pc, #180]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80056d0:	e04d      	b.n	800576e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056d8:	d141      	bne.n	800575e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056da:	4b28      	ldr	r3, [pc, #160]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e6:	d131      	bne.n	800574c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056e8:	4b24      	ldr	r3, [pc, #144]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056ee:	4a23      	ldr	r2, [pc, #140]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056f8:	4b20      	ldr	r3, [pc, #128]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005700:	4a1e      	ldr	r2, [pc, #120]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005702:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005706:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005708:	4b1d      	ldr	r3, [pc, #116]	; (8005780 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2232      	movs	r2, #50	; 0x32
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	4a1c      	ldr	r2, [pc, #112]	; (8005784 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005714:	fba2 2303 	umull	r2, r3, r2, r3
 8005718:	0c9b      	lsrs	r3, r3, #18
 800571a:	3301      	adds	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800571e:	e002      	b.n	8005726 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	3b01      	subs	r3, #1
 8005724:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005726:	4b15      	ldr	r3, [pc, #84]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800572e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005732:	d102      	bne.n	800573a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1f2      	bne.n	8005720 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800573a:	4b10      	ldr	r3, [pc, #64]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005746:	d112      	bne.n	800576e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e011      	b.n	8005770 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800574c:	4b0b      	ldr	r3, [pc, #44]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005752:	4a0a      	ldr	r2, [pc, #40]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005758:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800575c:	e007      	b.n	800576e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800575e:	4b07      	ldr	r3, [pc, #28]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005766:	4a05      	ldr	r2, [pc, #20]	; (800577c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005768:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800576c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr
 800577c:	40007000 	.word	0x40007000
 8005780:	20000014 	.word	0x20000014
 8005784:	431bde83 	.word	0x431bde83

08005788 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005788:	b480      	push	{r7}
 800578a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800578c:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	4a04      	ldr	r2, [pc, #16]	; (80057a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005796:	6053      	str	r3, [r2, #4]
}
 8005798:	bf00      	nop
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40007000 	.word	0x40007000

080057a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b088      	sub	sp, #32
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d102      	bne.n	80057bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	f000 bc08 	b.w	8005fcc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057bc:	4b96      	ldr	r3, [pc, #600]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f003 030c 	and.w	r3, r3, #12
 80057c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057c6:	4b94      	ldr	r3, [pc, #592]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0310 	and.w	r3, r3, #16
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 80e4 	beq.w	80059a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d007      	beq.n	80057f4 <HAL_RCC_OscConfig+0x4c>
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	2b0c      	cmp	r3, #12
 80057e8:	f040 808b 	bne.w	8005902 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	f040 8087 	bne.w	8005902 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80057f4:	4b88      	ldr	r3, [pc, #544]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d005      	beq.n	800580c <HAL_RCC_OscConfig+0x64>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e3df      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a1a      	ldr	r2, [r3, #32]
 8005810:	4b81      	ldr	r3, [pc, #516]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0308 	and.w	r3, r3, #8
 8005818:	2b00      	cmp	r3, #0
 800581a:	d004      	beq.n	8005826 <HAL_RCC_OscConfig+0x7e>
 800581c:	4b7e      	ldr	r3, [pc, #504]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005824:	e005      	b.n	8005832 <HAL_RCC_OscConfig+0x8a>
 8005826:	4b7c      	ldr	r3, [pc, #496]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005828:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800582c:	091b      	lsrs	r3, r3, #4
 800582e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005832:	4293      	cmp	r3, r2
 8005834:	d223      	bcs.n	800587e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 fdcc 	bl	80063d8 <RCC_SetFlashLatencyFromMSIRange>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e3c0      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800584a:	4b73      	ldr	r3, [pc, #460]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a72      	ldr	r2, [pc, #456]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005850:	f043 0308 	orr.w	r3, r3, #8
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	4b70      	ldr	r3, [pc, #448]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	496d      	ldr	r1, [pc, #436]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005864:	4313      	orrs	r3, r2
 8005866:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005868:	4b6b      	ldr	r3, [pc, #428]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	021b      	lsls	r3, r3, #8
 8005876:	4968      	ldr	r1, [pc, #416]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005878:	4313      	orrs	r3, r2
 800587a:	604b      	str	r3, [r1, #4]
 800587c:	e025      	b.n	80058ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800587e:	4b66      	ldr	r3, [pc, #408]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a65      	ldr	r2, [pc, #404]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005884:	f043 0308 	orr.w	r3, r3, #8
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	4b63      	ldr	r3, [pc, #396]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	4960      	ldr	r1, [pc, #384]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800589c:	4b5e      	ldr	r3, [pc, #376]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	69db      	ldr	r3, [r3, #28]
 80058a8:	021b      	lsls	r3, r3, #8
 80058aa:	495b      	ldr	r1, [pc, #364]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d109      	bne.n	80058ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 fd8c 	bl	80063d8 <RCC_SetFlashLatencyFromMSIRange>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e380      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058ca:	f000 fcc1 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80058ce:	4602      	mov	r2, r0
 80058d0:	4b51      	ldr	r3, [pc, #324]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	091b      	lsrs	r3, r3, #4
 80058d6:	f003 030f 	and.w	r3, r3, #15
 80058da:	4950      	ldr	r1, [pc, #320]	; (8005a1c <HAL_RCC_OscConfig+0x274>)
 80058dc:	5ccb      	ldrb	r3, [r1, r3]
 80058de:	f003 031f 	and.w	r3, r3, #31
 80058e2:	fa22 f303 	lsr.w	r3, r2, r3
 80058e6:	4a4e      	ldr	r2, [pc, #312]	; (8005a20 <HAL_RCC_OscConfig+0x278>)
 80058e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80058ea:	4b4e      	ldr	r3, [pc, #312]	; (8005a24 <HAL_RCC_OscConfig+0x27c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fe fb00 	bl	8003ef4 <HAL_InitTick>
 80058f4:	4603      	mov	r3, r0
 80058f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80058f8:	7bfb      	ldrb	r3, [r7, #15]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d052      	beq.n	80059a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
 8005900:	e364      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d032      	beq.n	8005970 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800590a:	4b43      	ldr	r3, [pc, #268]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a42      	ldr	r2, [pc, #264]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005916:	f7fe fb3d 	bl	8003f94 <HAL_GetTick>
 800591a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800591c:	e008      	b.n	8005930 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800591e:	f7fe fb39 	bl	8003f94 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e34d      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005930:	4b39      	ldr	r3, [pc, #228]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0f0      	beq.n	800591e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800593c:	4b36      	ldr	r3, [pc, #216]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a35      	ldr	r2, [pc, #212]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005942:	f043 0308 	orr.w	r3, r3, #8
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	4b33      	ldr	r3, [pc, #204]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	4930      	ldr	r1, [pc, #192]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005956:	4313      	orrs	r3, r2
 8005958:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800595a:	4b2f      	ldr	r3, [pc, #188]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	021b      	lsls	r3, r3, #8
 8005968:	492b      	ldr	r1, [pc, #172]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 800596a:	4313      	orrs	r3, r2
 800596c:	604b      	str	r3, [r1, #4]
 800596e:	e01a      	b.n	80059a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005970:	4b29      	ldr	r3, [pc, #164]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a28      	ldr	r2, [pc, #160]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005976:	f023 0301 	bic.w	r3, r3, #1
 800597a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800597c:	f7fe fb0a 	bl	8003f94 <HAL_GetTick>
 8005980:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005984:	f7fe fb06 	bl	8003f94 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e31a      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005996:	4b20      	ldr	r3, [pc, #128]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1f0      	bne.n	8005984 <HAL_RCC_OscConfig+0x1dc>
 80059a2:	e000      	b.n	80059a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80059a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d073      	beq.n	8005a9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d005      	beq.n	80059c4 <HAL_RCC_OscConfig+0x21c>
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	2b0c      	cmp	r3, #12
 80059bc:	d10e      	bne.n	80059dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b03      	cmp	r3, #3
 80059c2:	d10b      	bne.n	80059dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c4:	4b14      	ldr	r3, [pc, #80]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d063      	beq.n	8005a98 <HAL_RCC_OscConfig+0x2f0>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d15f      	bne.n	8005a98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e2f7      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059e4:	d106      	bne.n	80059f4 <HAL_RCC_OscConfig+0x24c>
 80059e6:	4b0c      	ldr	r3, [pc, #48]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a0b      	ldr	r2, [pc, #44]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 80059ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059f0:	6013      	str	r3, [r2, #0]
 80059f2:	e025      	b.n	8005a40 <HAL_RCC_OscConfig+0x298>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059fc:	d114      	bne.n	8005a28 <HAL_RCC_OscConfig+0x280>
 80059fe:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a05      	ldr	r2, [pc, #20]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	4b03      	ldr	r3, [pc, #12]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a02      	ldr	r2, [pc, #8]	; (8005a18 <HAL_RCC_OscConfig+0x270>)
 8005a10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e013      	b.n	8005a40 <HAL_RCC_OscConfig+0x298>
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	0800ebd4 	.word	0x0800ebd4
 8005a20:	20000014 	.word	0x20000014
 8005a24:	20000018 	.word	0x20000018
 8005a28:	4ba0      	ldr	r3, [pc, #640]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a9f      	ldr	r2, [pc, #636]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	4b9d      	ldr	r3, [pc, #628]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a9c      	ldr	r2, [pc, #624]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d013      	beq.n	8005a70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a48:	f7fe faa4 	bl	8003f94 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a50:	f7fe faa0 	bl	8003f94 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b64      	cmp	r3, #100	; 0x64
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e2b4      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a62:	4b92      	ldr	r3, [pc, #584]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0f0      	beq.n	8005a50 <HAL_RCC_OscConfig+0x2a8>
 8005a6e:	e014      	b.n	8005a9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a70:	f7fe fa90 	bl	8003f94 <HAL_GetTick>
 8005a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a76:	e008      	b.n	8005a8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a78:	f7fe fa8c 	bl	8003f94 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b64      	cmp	r3, #100	; 0x64
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e2a0      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a8a:	4b88      	ldr	r3, [pc, #544]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f0      	bne.n	8005a78 <HAL_RCC_OscConfig+0x2d0>
 8005a96:	e000      	b.n	8005a9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d060      	beq.n	8005b68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	d005      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x310>
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	2b0c      	cmp	r3, #12
 8005ab0:	d119      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d116      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ab8:	4b7c      	ldr	r3, [pc, #496]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d005      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x328>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e27d      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad0:	4b76      	ldr	r3, [pc, #472]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	061b      	lsls	r3, r3, #24
 8005ade:	4973      	ldr	r1, [pc, #460]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ae4:	e040      	b.n	8005b68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d023      	beq.n	8005b36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005aee:	4b6f      	ldr	r3, [pc, #444]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a6e      	ldr	r2, [pc, #440]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005af8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afa:	f7fe fa4b 	bl	8003f94 <HAL_GetTick>
 8005afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b00:	e008      	b.n	8005b14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b02:	f7fe fa47 	bl	8003f94 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e25b      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b14:	4b65      	ldr	r3, [pc, #404]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b20:	4b62      	ldr	r3, [pc, #392]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	061b      	lsls	r3, r3, #24
 8005b2e:	495f      	ldr	r1, [pc, #380]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	604b      	str	r3, [r1, #4]
 8005b34:	e018      	b.n	8005b68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b36:	4b5d      	ldr	r3, [pc, #372]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a5c      	ldr	r2, [pc, #368]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b42:	f7fe fa27 	bl	8003f94 <HAL_GetTick>
 8005b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b48:	e008      	b.n	8005b5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b4a:	f7fe fa23 	bl	8003f94 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e237      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b5c:	4b53      	ldr	r3, [pc, #332]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1f0      	bne.n	8005b4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0308 	and.w	r3, r3, #8
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d03c      	beq.n	8005bee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d01c      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b7c:	4b4b      	ldr	r3, [pc, #300]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b82:	4a4a      	ldr	r2, [pc, #296]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005b84:	f043 0301 	orr.w	r3, r3, #1
 8005b88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b8c:	f7fe fa02 	bl	8003f94 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b94:	f7fe f9fe 	bl	8003f94 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e212      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ba6:	4b41      	ldr	r3, [pc, #260]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0ef      	beq.n	8005b94 <HAL_RCC_OscConfig+0x3ec>
 8005bb4:	e01b      	b.n	8005bee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bb6:	4b3d      	ldr	r3, [pc, #244]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bbc:	4a3b      	ldr	r2, [pc, #236]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005bbe:	f023 0301 	bic.w	r3, r3, #1
 8005bc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc6:	f7fe f9e5 	bl	8003f94 <HAL_GetTick>
 8005bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bce:	f7fe f9e1 	bl	8003f94 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e1f5      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005be0:	4b32      	ldr	r3, [pc, #200]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1ef      	bne.n	8005bce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0304 	and.w	r3, r3, #4
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80a6 	beq.w	8005d48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005c00:	4b2a      	ldr	r3, [pc, #168]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10d      	bne.n	8005c28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c0c:	4b27      	ldr	r3, [pc, #156]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c10:	4a26      	ldr	r2, [pc, #152]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c16:	6593      	str	r3, [r2, #88]	; 0x58
 8005c18:	4b24      	ldr	r3, [pc, #144]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c20:	60bb      	str	r3, [r7, #8]
 8005c22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c24:	2301      	movs	r3, #1
 8005c26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c28:	4b21      	ldr	r3, [pc, #132]	; (8005cb0 <HAL_RCC_OscConfig+0x508>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d118      	bne.n	8005c66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c34:	4b1e      	ldr	r3, [pc, #120]	; (8005cb0 <HAL_RCC_OscConfig+0x508>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a1d      	ldr	r2, [pc, #116]	; (8005cb0 <HAL_RCC_OscConfig+0x508>)
 8005c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c40:	f7fe f9a8 	bl	8003f94 <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c48:	f7fe f9a4 	bl	8003f94 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e1b8      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c5a:	4b15      	ldr	r3, [pc, #84]	; (8005cb0 <HAL_RCC_OscConfig+0x508>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0f0      	beq.n	8005c48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d108      	bne.n	8005c80 <HAL_RCC_OscConfig+0x4d8>
 8005c6e:	4b0f      	ldr	r3, [pc, #60]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c74:	4a0d      	ldr	r2, [pc, #52]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c76:	f043 0301 	orr.w	r3, r3, #1
 8005c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c7e:	e029      	b.n	8005cd4 <HAL_RCC_OscConfig+0x52c>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	2b05      	cmp	r3, #5
 8005c86:	d115      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x50c>
 8005c88:	4b08      	ldr	r3, [pc, #32]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c8e:	4a07      	ldr	r2, [pc, #28]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c90:	f043 0304 	orr.w	r3, r3, #4
 8005c94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c98:	4b04      	ldr	r3, [pc, #16]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9e:	4a03      	ldr	r2, [pc, #12]	; (8005cac <HAL_RCC_OscConfig+0x504>)
 8005ca0:	f043 0301 	orr.w	r3, r3, #1
 8005ca4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ca8:	e014      	b.n	8005cd4 <HAL_RCC_OscConfig+0x52c>
 8005caa:	bf00      	nop
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	40007000 	.word	0x40007000
 8005cb4:	4b9d      	ldr	r3, [pc, #628]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cba:	4a9c      	ldr	r2, [pc, #624]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005cc4:	4b99      	ldr	r3, [pc, #612]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cca:	4a98      	ldr	r2, [pc, #608]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005ccc:	f023 0304 	bic.w	r3, r3, #4
 8005cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d016      	beq.n	8005d0a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cdc:	f7fe f95a 	bl	8003f94 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ce2:	e00a      	b.n	8005cfa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce4:	f7fe f956 	bl	8003f94 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e168      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cfa:	4b8c      	ldr	r3, [pc, #560]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0ed      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x53c>
 8005d08:	e015      	b.n	8005d36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d0a:	f7fe f943 	bl	8003f94 <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d10:	e00a      	b.n	8005d28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d12:	f7fe f93f 	bl	8003f94 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d901      	bls.n	8005d28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e151      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d28:	4b80      	ldr	r3, [pc, #512]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1ed      	bne.n	8005d12 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d36:	7ffb      	ldrb	r3, [r7, #31]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d105      	bne.n	8005d48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d3c:	4b7b      	ldr	r3, [pc, #492]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d40:	4a7a      	ldr	r2, [pc, #488]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d46:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d03c      	beq.n	8005dce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d01c      	beq.n	8005d96 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d5c:	4b73      	ldr	r3, [pc, #460]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d62:	4a72      	ldr	r2, [pc, #456]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d6c:	f7fe f912 	bl	8003f94 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d74:	f7fe f90e 	bl	8003f94 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e122      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d86:	4b69      	ldr	r3, [pc, #420]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d0ef      	beq.n	8005d74 <HAL_RCC_OscConfig+0x5cc>
 8005d94:	e01b      	b.n	8005dce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d96:	4b65      	ldr	r3, [pc, #404]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d9c:	4a63      	ldr	r2, [pc, #396]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005d9e:	f023 0301 	bic.w	r3, r3, #1
 8005da2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005da6:	f7fe f8f5 	bl	8003f94 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005dac:	e008      	b.n	8005dc0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005dae:	f7fe f8f1 	bl	8003f94 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e105      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005dc0:	4b5a      	ldr	r3, [pc, #360]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1ef      	bne.n	8005dae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80f9 	beq.w	8005fca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	f040 80cf 	bne.w	8005f80 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005de2:	4b52      	ldr	r3, [pc, #328]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f003 0203 	and.w	r2, r3, #3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d12c      	bne.n	8005e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e00:	3b01      	subs	r3, #1
 8005e02:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d123      	bne.n	8005e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d11b      	bne.n	8005e50 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e22:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d113      	bne.n	8005e50 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e32:	085b      	lsrs	r3, r3, #1
 8005e34:	3b01      	subs	r3, #1
 8005e36:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d109      	bne.n	8005e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	085b      	lsrs	r3, r3, #1
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d071      	beq.n	8005f34 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	2b0c      	cmp	r3, #12
 8005e54:	d068      	beq.n	8005f28 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e56:	4b35      	ldr	r3, [pc, #212]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d105      	bne.n	8005e6e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005e62:	4b32      	ldr	r3, [pc, #200]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e0ac      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005e72:	4b2e      	ldr	r3, [pc, #184]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a2d      	ldr	r2, [pc, #180]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005e78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e7e:	f7fe f889 	bl	8003f94 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e86:	f7fe f885 	bl	8003f94 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e099      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e98:	4b24      	ldr	r3, [pc, #144]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1f0      	bne.n	8005e86 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ea4:	4b21      	ldr	r3, [pc, #132]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005ea6:	68da      	ldr	r2, [r3, #12]
 8005ea8:	4b21      	ldr	r3, [pc, #132]	; (8005f30 <HAL_RCC_OscConfig+0x788>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005eb4:	3a01      	subs	r2, #1
 8005eb6:	0112      	lsls	r2, r2, #4
 8005eb8:	4311      	orrs	r1, r2
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ebe:	0212      	lsls	r2, r2, #8
 8005ec0:	4311      	orrs	r1, r2
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005ec6:	0852      	lsrs	r2, r2, #1
 8005ec8:	3a01      	subs	r2, #1
 8005eca:	0552      	lsls	r2, r2, #21
 8005ecc:	4311      	orrs	r1, r2
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005ed2:	0852      	lsrs	r2, r2, #1
 8005ed4:	3a01      	subs	r2, #1
 8005ed6:	0652      	lsls	r2, r2, #25
 8005ed8:	4311      	orrs	r1, r2
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ede:	06d2      	lsls	r2, r2, #27
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	4912      	ldr	r1, [pc, #72]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ee8:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a0f      	ldr	r2, [pc, #60]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005eee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ef4:	4b0d      	ldr	r3, [pc, #52]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	4a0c      	ldr	r2, [pc, #48]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005efa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f00:	f7fe f848 	bl	8003f94 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f08:	f7fe f844 	bl	8003f94 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e058      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f1a:	4b04      	ldr	r3, [pc, #16]	; (8005f2c <HAL_RCC_OscConfig+0x784>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d0f0      	beq.n	8005f08 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f26:	e050      	b.n	8005fca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e04f      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
 8005f2c:	40021000 	.word	0x40021000
 8005f30:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f34:	4b27      	ldr	r3, [pc, #156]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d144      	bne.n	8005fca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f40:	4b24      	ldr	r3, [pc, #144]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a23      	ldr	r2, [pc, #140]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f4c:	4b21      	ldr	r3, [pc, #132]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	4a20      	ldr	r2, [pc, #128]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f58:	f7fe f81c 	bl	8003f94 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f60:	f7fe f818 	bl	8003f94 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e02c      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f72:	4b18      	ldr	r3, [pc, #96]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d0f0      	beq.n	8005f60 <HAL_RCC_OscConfig+0x7b8>
 8005f7e:	e024      	b.n	8005fca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	2b0c      	cmp	r3, #12
 8005f84:	d01f      	beq.n	8005fc6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f86:	4b13      	ldr	r3, [pc, #76]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a12      	ldr	r2, [pc, #72]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005f8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f92:	f7fd ffff 	bl	8003f94 <HAL_GetTick>
 8005f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f98:	e008      	b.n	8005fac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f9a:	f7fd fffb 	bl	8003f94 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d901      	bls.n	8005fac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e00f      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fac:	4b09      	ldr	r3, [pc, #36]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1f0      	bne.n	8005f9a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005fb8:	4b06      	ldr	r3, [pc, #24]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	4905      	ldr	r1, [pc, #20]	; (8005fd4 <HAL_RCC_OscConfig+0x82c>)
 8005fbe:	4b06      	ldr	r3, [pc, #24]	; (8005fd8 <HAL_RCC_OscConfig+0x830>)
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	60cb      	str	r3, [r1, #12]
 8005fc4:	e001      	b.n	8005fca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e000      	b.n	8005fcc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3720      	adds	r7, #32
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	feeefffc 	.word	0xfeeefffc

08005fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e11d      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ff4:	4b90      	ldr	r3, [pc, #576]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 030f 	and.w	r3, r3, #15
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d910      	bls.n	8006024 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006002:	4b8d      	ldr	r3, [pc, #564]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f023 020f 	bic.w	r2, r3, #15
 800600a:	498b      	ldr	r1, [pc, #556]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	4313      	orrs	r3, r2
 8006010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006012:	4b89      	ldr	r3, [pc, #548]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 030f 	and.w	r3, r3, #15
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d001      	beq.n	8006024 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e105      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d010      	beq.n	8006052 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	4b81      	ldr	r3, [pc, #516]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800603c:	429a      	cmp	r2, r3
 800603e:	d908      	bls.n	8006052 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006040:	4b7e      	ldr	r3, [pc, #504]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	497b      	ldr	r1, [pc, #492]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 800604e:	4313      	orrs	r3, r2
 8006050:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	2b00      	cmp	r3, #0
 800605c:	d079      	beq.n	8006152 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	2b03      	cmp	r3, #3
 8006064:	d11e      	bne.n	80060a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006066:	4b75      	ldr	r3, [pc, #468]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e0dc      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006076:	f000 fa09 	bl	800648c <RCC_GetSysClockFreqFromPLLSource>
 800607a:	4603      	mov	r3, r0
 800607c:	4a70      	ldr	r2, [pc, #448]	; (8006240 <HAL_RCC_ClockConfig+0x264>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d946      	bls.n	8006110 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006082:	4b6e      	ldr	r3, [pc, #440]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d140      	bne.n	8006110 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800608e:	4b6b      	ldr	r3, [pc, #428]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006096:	4a69      	ldr	r2, [pc, #420]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800609e:	2380      	movs	r3, #128	; 0x80
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e035      	b.n	8006110 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d107      	bne.n	80060bc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ac:	4b63      	ldr	r3, [pc, #396]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d115      	bne.n	80060e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e0b9      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d107      	bne.n	80060d4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060c4:	4b5d      	ldr	r3, [pc, #372]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d109      	bne.n	80060e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0ad      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060d4:	4b59      	ldr	r3, [pc, #356]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e0a5      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80060e4:	f000 f8b4 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80060e8:	4603      	mov	r3, r0
 80060ea:	4a55      	ldr	r2, [pc, #340]	; (8006240 <HAL_RCC_ClockConfig+0x264>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d90f      	bls.n	8006110 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80060f0:	4b52      	ldr	r3, [pc, #328]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d109      	bne.n	8006110 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060fc:	4b4f      	ldr	r3, [pc, #316]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006104:	4a4d      	ldr	r2, [pc, #308]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800610a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800610c:	2380      	movs	r3, #128	; 0x80
 800610e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006110:	4b4a      	ldr	r3, [pc, #296]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f023 0203 	bic.w	r2, r3, #3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	4947      	ldr	r1, [pc, #284]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 800611e:	4313      	orrs	r3, r2
 8006120:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006122:	f7fd ff37 	bl	8003f94 <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006128:	e00a      	b.n	8006140 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800612a:	f7fd ff33 	bl	8003f94 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	f241 3288 	movw	r2, #5000	; 0x1388
 8006138:	4293      	cmp	r3, r2
 800613a:	d901      	bls.n	8006140 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e077      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006140:	4b3e      	ldr	r3, [pc, #248]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f003 020c 	and.w	r2, r3, #12
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	429a      	cmp	r2, r3
 8006150:	d1eb      	bne.n	800612a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b80      	cmp	r3, #128	; 0x80
 8006156:	d105      	bne.n	8006164 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006158:	4b38      	ldr	r3, [pc, #224]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	4a37      	ldr	r2, [pc, #220]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 800615e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006162:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d010      	beq.n	8006192 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	4b31      	ldr	r3, [pc, #196]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800617c:	429a      	cmp	r2, r3
 800617e:	d208      	bcs.n	8006192 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006180:	4b2e      	ldr	r3, [pc, #184]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	492b      	ldr	r1, [pc, #172]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 800618e:	4313      	orrs	r3, r2
 8006190:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006192:	4b29      	ldr	r3, [pc, #164]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 030f 	and.w	r3, r3, #15
 800619a:	683a      	ldr	r2, [r7, #0]
 800619c:	429a      	cmp	r2, r3
 800619e:	d210      	bcs.n	80061c2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061a0:	4b25      	ldr	r3, [pc, #148]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f023 020f 	bic.w	r2, r3, #15
 80061a8:	4923      	ldr	r1, [pc, #140]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061b0:	4b21      	ldr	r3, [pc, #132]	; (8006238 <HAL_RCC_ClockConfig+0x25c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 030f 	and.w	r3, r3, #15
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d001      	beq.n	80061c2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e036      	b.n	8006230 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0304 	and.w	r3, r3, #4
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d008      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ce:	4b1b      	ldr	r3, [pc, #108]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	4918      	ldr	r1, [pc, #96]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0308 	and.w	r3, r3, #8
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d009      	beq.n	8006200 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061ec:	4b13      	ldr	r3, [pc, #76]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	00db      	lsls	r3, r3, #3
 80061fa:	4910      	ldr	r1, [pc, #64]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006200:	f000 f826 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8006204:	4602      	mov	r2, r0
 8006206:	4b0d      	ldr	r3, [pc, #52]	; (800623c <HAL_RCC_ClockConfig+0x260>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	091b      	lsrs	r3, r3, #4
 800620c:	f003 030f 	and.w	r3, r3, #15
 8006210:	490c      	ldr	r1, [pc, #48]	; (8006244 <HAL_RCC_ClockConfig+0x268>)
 8006212:	5ccb      	ldrb	r3, [r1, r3]
 8006214:	f003 031f 	and.w	r3, r3, #31
 8006218:	fa22 f303 	lsr.w	r3, r2, r3
 800621c:	4a0a      	ldr	r2, [pc, #40]	; (8006248 <HAL_RCC_ClockConfig+0x26c>)
 800621e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006220:	4b0a      	ldr	r3, [pc, #40]	; (800624c <HAL_RCC_ClockConfig+0x270>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4618      	mov	r0, r3
 8006226:	f7fd fe65 	bl	8003ef4 <HAL_InitTick>
 800622a:	4603      	mov	r3, r0
 800622c:	73fb      	strb	r3, [r7, #15]

  return status;
 800622e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3718      	adds	r7, #24
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	40022000 	.word	0x40022000
 800623c:	40021000 	.word	0x40021000
 8006240:	04c4b400 	.word	0x04c4b400
 8006244:	0800ebd4 	.word	0x0800ebd4
 8006248:	20000014 	.word	0x20000014
 800624c:	20000018 	.word	0x20000018

08006250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006250:	b480      	push	{r7}
 8006252:	b089      	sub	sp, #36	; 0x24
 8006254:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	61fb      	str	r3, [r7, #28]
 800625a:	2300      	movs	r3, #0
 800625c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800625e:	4b3e      	ldr	r3, [pc, #248]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 030c 	and.w	r3, r3, #12
 8006266:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006268:	4b3b      	ldr	r3, [pc, #236]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	f003 0303 	and.w	r3, r3, #3
 8006270:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_RCC_GetSysClockFreq+0x34>
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b0c      	cmp	r3, #12
 800627c:	d121      	bne.n	80062c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d11e      	bne.n	80062c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006284:	4b34      	ldr	r3, [pc, #208]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	d107      	bne.n	80062a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006290:	4b31      	ldr	r3, [pc, #196]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 8006292:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006296:	0a1b      	lsrs	r3, r3, #8
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	61fb      	str	r3, [r7, #28]
 800629e:	e005      	b.n	80062ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062a0:	4b2d      	ldr	r3, [pc, #180]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	091b      	lsrs	r3, r3, #4
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062ac:	4a2b      	ldr	r2, [pc, #172]	; (800635c <HAL_RCC_GetSysClockFreq+0x10c>)
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10d      	bne.n	80062d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062c0:	e00a      	b.n	80062d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	2b04      	cmp	r3, #4
 80062c6:	d102      	bne.n	80062ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062c8:	4b25      	ldr	r3, [pc, #148]	; (8006360 <HAL_RCC_GetSysClockFreq+0x110>)
 80062ca:	61bb      	str	r3, [r7, #24]
 80062cc:	e004      	b.n	80062d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2b08      	cmp	r3, #8
 80062d2:	d101      	bne.n	80062d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80062d4:	4b23      	ldr	r3, [pc, #140]	; (8006364 <HAL_RCC_GetSysClockFreq+0x114>)
 80062d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	2b0c      	cmp	r3, #12
 80062dc:	d134      	bne.n	8006348 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062de:	4b1e      	ldr	r3, [pc, #120]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d003      	beq.n	80062f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b03      	cmp	r3, #3
 80062f2:	d003      	beq.n	80062fc <HAL_RCC_GetSysClockFreq+0xac>
 80062f4:	e005      	b.n	8006302 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80062f6:	4b1a      	ldr	r3, [pc, #104]	; (8006360 <HAL_RCC_GetSysClockFreq+0x110>)
 80062f8:	617b      	str	r3, [r7, #20]
      break;
 80062fa:	e005      	b.n	8006308 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80062fc:	4b19      	ldr	r3, [pc, #100]	; (8006364 <HAL_RCC_GetSysClockFreq+0x114>)
 80062fe:	617b      	str	r3, [r7, #20]
      break;
 8006300:	e002      	b.n	8006308 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	617b      	str	r3, [r7, #20]
      break;
 8006306:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006308:	4b13      	ldr	r3, [pc, #76]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	091b      	lsrs	r3, r3, #4
 800630e:	f003 030f 	and.w	r3, r3, #15
 8006312:	3301      	adds	r3, #1
 8006314:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006316:	4b10      	ldr	r3, [pc, #64]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	0a1b      	lsrs	r3, r3, #8
 800631c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	fb03 f202 	mul.w	r2, r3, r2
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
 800632c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800632e:	4b0a      	ldr	r3, [pc, #40]	; (8006358 <HAL_RCC_GetSysClockFreq+0x108>)
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	0e5b      	lsrs	r3, r3, #25
 8006334:	f003 0303 	and.w	r3, r3, #3
 8006338:	3301      	adds	r3, #1
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	fbb2 f3f3 	udiv	r3, r2, r3
 8006346:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006348:	69bb      	ldr	r3, [r7, #24]
}
 800634a:	4618      	mov	r0, r3
 800634c:	3724      	adds	r7, #36	; 0x24
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	40021000 	.word	0x40021000
 800635c:	0800ebec 	.word	0x0800ebec
 8006360:	00f42400 	.word	0x00f42400
 8006364:	007a1200 	.word	0x007a1200

08006368 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006368:	b480      	push	{r7}
 800636a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800636c:	4b03      	ldr	r3, [pc, #12]	; (800637c <HAL_RCC_GetHCLKFreq+0x14>)
 800636e:	681b      	ldr	r3, [r3, #0]
}
 8006370:	4618      	mov	r0, r3
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20000014 	.word	0x20000014

08006380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006384:	f7ff fff0 	bl	8006368 <HAL_RCC_GetHCLKFreq>
 8006388:	4602      	mov	r2, r0
 800638a:	4b06      	ldr	r3, [pc, #24]	; (80063a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	0a1b      	lsrs	r3, r3, #8
 8006390:	f003 0307 	and.w	r3, r3, #7
 8006394:	4904      	ldr	r1, [pc, #16]	; (80063a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006396:	5ccb      	ldrb	r3, [r1, r3]
 8006398:	f003 031f 	and.w	r3, r3, #31
 800639c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	40021000 	.word	0x40021000
 80063a8:	0800ebe4 	.word	0x0800ebe4

080063ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80063b0:	f7ff ffda 	bl	8006368 <HAL_RCC_GetHCLKFreq>
 80063b4:	4602      	mov	r2, r0
 80063b6:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	0adb      	lsrs	r3, r3, #11
 80063bc:	f003 0307 	and.w	r3, r3, #7
 80063c0:	4904      	ldr	r1, [pc, #16]	; (80063d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063c2:	5ccb      	ldrb	r3, [r1, r3]
 80063c4:	f003 031f 	and.w	r3, r3, #31
 80063c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40021000 	.word	0x40021000
 80063d4:	0800ebe4 	.word	0x0800ebe4

080063d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80063e0:	2300      	movs	r3, #0
 80063e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80063e4:	4b27      	ldr	r3, [pc, #156]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80063f0:	f7ff f906 	bl	8005600 <HAL_PWREx_GetVoltageRange>
 80063f4:	6178      	str	r0, [r7, #20]
 80063f6:	e014      	b.n	8006422 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80063f8:	4b22      	ldr	r3, [pc, #136]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063fc:	4a21      	ldr	r2, [pc, #132]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006402:	6593      	str	r3, [r2, #88]	; 0x58
 8006404:	4b1f      	ldr	r3, [pc, #124]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800640c:	60fb      	str	r3, [r7, #12]
 800640e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006410:	f7ff f8f6 	bl	8005600 <HAL_PWREx_GetVoltageRange>
 8006414:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006416:	4b1b      	ldr	r3, [pc, #108]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800641a:	4a1a      	ldr	r2, [pc, #104]	; (8006484 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800641c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006420:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006428:	d10b      	bne.n	8006442 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b80      	cmp	r3, #128	; 0x80
 800642e:	d913      	bls.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2ba0      	cmp	r3, #160	; 0xa0
 8006434:	d902      	bls.n	800643c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006436:	2302      	movs	r3, #2
 8006438:	613b      	str	r3, [r7, #16]
 800643a:	e00d      	b.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800643c:	2301      	movs	r3, #1
 800643e:	613b      	str	r3, [r7, #16]
 8006440:	e00a      	b.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b7f      	cmp	r3, #127	; 0x7f
 8006446:	d902      	bls.n	800644e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006448:	2302      	movs	r3, #2
 800644a:	613b      	str	r3, [r7, #16]
 800644c:	e004      	b.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b70      	cmp	r3, #112	; 0x70
 8006452:	d101      	bne.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006454:	2301      	movs	r3, #1
 8006456:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006458:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f023 020f 	bic.w	r2, r3, #15
 8006460:	4909      	ldr	r1, [pc, #36]	; (8006488 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	4313      	orrs	r3, r2
 8006466:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006468:	4b07      	ldr	r3, [pc, #28]	; (8006488 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 030f 	and.w	r3, r3, #15
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	429a      	cmp	r2, r3
 8006474:	d001      	beq.n	800647a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e000      	b.n	800647c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40021000 	.word	0x40021000
 8006488:	40022000 	.word	0x40022000

0800648c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006492:	4b2d      	ldr	r3, [pc, #180]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f003 0303 	and.w	r3, r3, #3
 800649a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d00b      	beq.n	80064ba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d825      	bhi.n	80064f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d008      	beq.n	80064c0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d11f      	bne.n	80064f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80064b4:	4b25      	ldr	r3, [pc, #148]	; (800654c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80064b6:	613b      	str	r3, [r7, #16]
    break;
 80064b8:	e01f      	b.n	80064fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80064ba:	4b25      	ldr	r3, [pc, #148]	; (8006550 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80064bc:	613b      	str	r3, [r7, #16]
    break;
 80064be:	e01c      	b.n	80064fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80064c0:	4b21      	ldr	r3, [pc, #132]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d107      	bne.n	80064dc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80064cc:	4b1e      	ldr	r3, [pc, #120]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064d2:	0a1b      	lsrs	r3, r3, #8
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	617b      	str	r3, [r7, #20]
 80064da:	e005      	b.n	80064e8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80064dc:	4b1a      	ldr	r3, [pc, #104]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	091b      	lsrs	r3, r3, #4
 80064e2:	f003 030f 	and.w	r3, r3, #15
 80064e6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80064e8:	4a1a      	ldr	r2, [pc, #104]	; (8006554 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064f0:	613b      	str	r3, [r7, #16]
    break;
 80064f2:	e002      	b.n	80064fa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80064f4:	2300      	movs	r3, #0
 80064f6:	613b      	str	r3, [r7, #16]
    break;
 80064f8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064fa:	4b13      	ldr	r3, [pc, #76]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	091b      	lsrs	r3, r3, #4
 8006500:	f003 030f 	and.w	r3, r3, #15
 8006504:	3301      	adds	r3, #1
 8006506:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006508:	4b0f      	ldr	r3, [pc, #60]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	0a1b      	lsrs	r3, r3, #8
 800650e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	fb03 f202 	mul.w	r2, r3, r2
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	fbb2 f3f3 	udiv	r3, r2, r3
 800651e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006520:	4b09      	ldr	r3, [pc, #36]	; (8006548 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	0e5b      	lsrs	r3, r3, #25
 8006526:	f003 0303 	and.w	r3, r3, #3
 800652a:	3301      	adds	r3, #1
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006530:	693a      	ldr	r2, [r7, #16]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	fbb2 f3f3 	udiv	r3, r2, r3
 8006538:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800653a:	683b      	ldr	r3, [r7, #0]
}
 800653c:	4618      	mov	r0, r3
 800653e:	371c      	adds	r7, #28
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr
 8006548:	40021000 	.word	0x40021000
 800654c:	00f42400 	.word	0x00f42400
 8006550:	007a1200 	.word	0x007a1200
 8006554:	0800ebec 	.word	0x0800ebec

08006558 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006560:	2300      	movs	r3, #0
 8006562:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006564:	2300      	movs	r3, #0
 8006566:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006570:	2b00      	cmp	r3, #0
 8006572:	d040      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006578:	2b80      	cmp	r3, #128	; 0x80
 800657a:	d02a      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800657c:	2b80      	cmp	r3, #128	; 0x80
 800657e:	d825      	bhi.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006580:	2b60      	cmp	r3, #96	; 0x60
 8006582:	d026      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006584:	2b60      	cmp	r3, #96	; 0x60
 8006586:	d821      	bhi.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006588:	2b40      	cmp	r3, #64	; 0x40
 800658a:	d006      	beq.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800658c:	2b40      	cmp	r3, #64	; 0x40
 800658e:	d81d      	bhi.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006590:	2b00      	cmp	r3, #0
 8006592:	d009      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006594:	2b20      	cmp	r3, #32
 8006596:	d010      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006598:	e018      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800659a:	4b89      	ldr	r3, [pc, #548]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	4a88      	ldr	r2, [pc, #544]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065a4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065a6:	e015      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3304      	adds	r3, #4
 80065ac:	2100      	movs	r1, #0
 80065ae:	4618      	mov	r0, r3
 80065b0:	f001 fa34 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 80065b4:	4603      	mov	r3, r0
 80065b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065b8:	e00c      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	3320      	adds	r3, #32
 80065be:	2100      	movs	r1, #0
 80065c0:	4618      	mov	r0, r3
 80065c2:	f001 fb1f 	bl	8007c04 <RCCEx_PLLSAI2_Config>
 80065c6:	4603      	mov	r3, r0
 80065c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065ca:	e003      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	74fb      	strb	r3, [r7, #19]
      break;
 80065d0:	e000      	b.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80065d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065d4:	7cfb      	ldrb	r3, [r7, #19]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10b      	bne.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065da:	4b79      	ldr	r3, [pc, #484]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80065e0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065e8:	4975      	ldr	r1, [pc, #468]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80065f0:	e001      	b.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065f2:	7cfb      	ldrb	r3, [r7, #19]
 80065f4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d047      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800660a:	d030      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800660c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006610:	d82a      	bhi.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006616:	d02a      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006618:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800661c:	d824      	bhi.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800661e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006622:	d008      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006628:	d81e      	bhi.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00a      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800662e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006632:	d010      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006634:	e018      	b.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006636:	4b62      	ldr	r3, [pc, #392]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	4a61      	ldr	r2, [pc, #388]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800663c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006640:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006642:	e015      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	3304      	adds	r3, #4
 8006648:	2100      	movs	r1, #0
 800664a:	4618      	mov	r0, r3
 800664c:	f001 f9e6 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8006650:	4603      	mov	r3, r0
 8006652:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006654:	e00c      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	3320      	adds	r3, #32
 800665a:	2100      	movs	r1, #0
 800665c:	4618      	mov	r0, r3
 800665e:	f001 fad1 	bl	8007c04 <RCCEx_PLLSAI2_Config>
 8006662:	4603      	mov	r3, r0
 8006664:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006666:	e003      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	74fb      	strb	r3, [r7, #19]
      break;
 800666c:	e000      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800666e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006670:	7cfb      	ldrb	r3, [r7, #19]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10b      	bne.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006676:	4b52      	ldr	r3, [pc, #328]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006678:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800667c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006684:	494e      	ldr	r1, [pc, #312]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800668c:	e001      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800668e:	7cfb      	ldrb	r3, [r7, #19]
 8006690:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 809f 	beq.w	80067de <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066a0:	2300      	movs	r3, #0
 80066a2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80066a4:	4b46      	ldr	r3, [pc, #280]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d101      	bne.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80066b0:	2301      	movs	r3, #1
 80066b2:	e000      	b.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80066b4:	2300      	movs	r3, #0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00d      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066ba:	4b41      	ldr	r3, [pc, #260]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066be:	4a40      	ldr	r2, [pc, #256]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066c4:	6593      	str	r3, [r2, #88]	; 0x58
 80066c6:	4b3e      	ldr	r3, [pc, #248]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ce:	60bb      	str	r3, [r7, #8]
 80066d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066d2:	2301      	movs	r3, #1
 80066d4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066d6:	4b3b      	ldr	r3, [pc, #236]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a3a      	ldr	r2, [pc, #232]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80066dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066e2:	f7fd fc57 	bl	8003f94 <HAL_GetTick>
 80066e6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80066e8:	e009      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066ea:	f7fd fc53 	bl	8003f94 <HAL_GetTick>
 80066ee:	4602      	mov	r2, r0
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d902      	bls.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	74fb      	strb	r3, [r7, #19]
        break;
 80066fc:	e005      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80066fe:	4b31      	ldr	r3, [pc, #196]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0ef      	beq.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800670a:	7cfb      	ldrb	r3, [r7, #19]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d15b      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006710:	4b2b      	ldr	r3, [pc, #172]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800671a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d01f      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	429a      	cmp	r2, r3
 800672c:	d019      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800672e:	4b24      	ldr	r3, [pc, #144]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006738:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800673a:	4b21      	ldr	r3, [pc, #132]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800673c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006740:	4a1f      	ldr	r2, [pc, #124]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006746:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800674a:	4b1d      	ldr	r3, [pc, #116]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800674c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006750:	4a1b      	ldr	r2, [pc, #108]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006756:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800675a:	4a19      	ldr	r2, [pc, #100]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d016      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800676c:	f7fd fc12 	bl	8003f94 <HAL_GetTick>
 8006770:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006772:	e00b      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006774:	f7fd fc0e 	bl	8003f94 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006782:	4293      	cmp	r3, r2
 8006784:	d902      	bls.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	74fb      	strb	r3, [r7, #19]
            break;
 800678a:	e006      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800678c:	4b0c      	ldr	r3, [pc, #48]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800678e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0ec      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800679a:	7cfb      	ldrb	r3, [r7, #19]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10c      	bne.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067a0:	4b07      	ldr	r3, [pc, #28]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067b0:	4903      	ldr	r1, [pc, #12]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80067b8:	e008      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80067ba:	7cfb      	ldrb	r3, [r7, #19]
 80067bc:	74bb      	strb	r3, [r7, #18]
 80067be:	e005      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x274>
 80067c0:	40021000 	.word	0x40021000
 80067c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c8:	7cfb      	ldrb	r3, [r7, #19]
 80067ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067cc:	7c7b      	ldrb	r3, [r7, #17]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d105      	bne.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067d2:	4ba0      	ldr	r3, [pc, #640]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d6:	4a9f      	ldr	r2, [pc, #636]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067ea:	4b9a      	ldr	r3, [pc, #616]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067f0:	f023 0203 	bic.w	r2, r3, #3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f8:	4996      	ldr	r1, [pc, #600]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00a      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800680c:	4b91      	ldr	r3, [pc, #580]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800680e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006812:	f023 020c 	bic.w	r2, r3, #12
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	498e      	ldr	r1, [pc, #568]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800681c:	4313      	orrs	r3, r2
 800681e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0304 	and.w	r3, r3, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00a      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800682e:	4b89      	ldr	r3, [pc, #548]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006834:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800683c:	4985      	ldr	r1, [pc, #532]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800683e:	4313      	orrs	r3, r2
 8006840:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0308 	and.w	r3, r3, #8
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00a      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006850:	4b80      	ldr	r3, [pc, #512]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006856:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800685e:	497d      	ldr	r1, [pc, #500]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006860:	4313      	orrs	r3, r2
 8006862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0310 	and.w	r3, r3, #16
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00a      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006872:	4b78      	ldr	r3, [pc, #480]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006878:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006880:	4974      	ldr	r1, [pc, #464]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006882:	4313      	orrs	r3, r2
 8006884:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00a      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006894:	4b6f      	ldr	r3, [pc, #444]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800689a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068a2:	496c      	ldr	r1, [pc, #432]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00a      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80068b6:	4b67      	ldr	r3, [pc, #412]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068c4:	4963      	ldr	r1, [pc, #396]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00a      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80068d8:	4b5e      	ldr	r3, [pc, #376]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068e6:	495b      	ldr	r1, [pc, #364]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00a      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068fa:	4b56      	ldr	r3, [pc, #344]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006900:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006908:	4952      	ldr	r1, [pc, #328]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800690a:	4313      	orrs	r3, r2
 800690c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00a      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800691c:	4b4d      	ldr	r3, [pc, #308]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800691e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006922:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800692a:	494a      	ldr	r1, [pc, #296]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800692c:	4313      	orrs	r3, r2
 800692e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00a      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800693e:	4b45      	ldr	r3, [pc, #276]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006944:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800694c:	4941      	ldr	r1, [pc, #260]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800694e:	4313      	orrs	r3, r2
 8006950:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00a      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006960:	4b3c      	ldr	r3, [pc, #240]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006962:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006966:	f023 0203 	bic.w	r2, r3, #3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800696e:	4939      	ldr	r1, [pc, #228]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006970:	4313      	orrs	r3, r2
 8006972:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d028      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006982:	4b34      	ldr	r3, [pc, #208]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006988:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006990:	4930      	ldr	r1, [pc, #192]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006992:	4313      	orrs	r3, r2
 8006994:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800699c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069a0:	d106      	bne.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069a2:	4b2c      	ldr	r3, [pc, #176]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	4a2b      	ldr	r2, [pc, #172]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069ac:	60d3      	str	r3, [r2, #12]
 80069ae:	e011      	b.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80069b8:	d10c      	bne.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	3304      	adds	r3, #4
 80069be:	2101      	movs	r1, #1
 80069c0:	4618      	mov	r0, r3
 80069c2:	f001 f82b 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 80069c6:	4603      	mov	r3, r0
 80069c8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80069ca:	7cfb      	ldrb	r3, [r7, #19]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d001      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80069d0:	7cfb      	ldrb	r3, [r7, #19]
 80069d2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d04d      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069e8:	d108      	bne.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80069ea:	4b1a      	ldr	r3, [pc, #104]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069f0:	4a18      	ldr	r2, [pc, #96]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069f6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80069fa:	e012      	b.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80069fc:	4b15      	ldr	r3, [pc, #84]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a02:	4a14      	ldr	r2, [pc, #80]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a08:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006a0c:	4b11      	ldr	r3, [pc, #68]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a1a:	490e      	ldr	r1, [pc, #56]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a2a:	d106      	bne.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a2c:	4b09      	ldr	r3, [pc, #36]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	4a08      	ldr	r2, [pc, #32]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a36:	60d3      	str	r3, [r2, #12]
 8006a38:	e020      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a42:	d109      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a44:	4b03      	ldr	r3, [pc, #12]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	4a02      	ldr	r2, [pc, #8]	; (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a4e:	60d3      	str	r3, [r2, #12]
 8006a50:	e014      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006a52:	bf00      	nop
 8006a54:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a60:	d10c      	bne.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3304      	adds	r3, #4
 8006a66:	2101      	movs	r1, #1
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 ffd7 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a72:	7cfb      	ldrb	r3, [r7, #19]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006a78:	7cfb      	ldrb	r3, [r7, #19]
 8006a7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d028      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a88:	4b4a      	ldr	r3, [pc, #296]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a96:	4947      	ldr	r1, [pc, #284]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006aa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006aa6:	d106      	bne.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006aa8:	4b42      	ldr	r3, [pc, #264]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	4a41      	ldr	r2, [pc, #260]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006aae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ab2:	60d3      	str	r3, [r2, #12]
 8006ab4:	e011      	b.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006aba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006abe:	d10c      	bne.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 ffa8 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8006acc:	4603      	mov	r3, r0
 8006ace:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ad0:	7cfb      	ldrb	r3, [r7, #19]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006ad6:	7cfb      	ldrb	r3, [r7, #19]
 8006ad8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d01e      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ae6:	4b33      	ldr	r3, [pc, #204]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006af6:	492f      	ldr	r1, [pc, #188]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b08:	d10c      	bne.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	2102      	movs	r1, #2
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 ff83 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8006b16:	4603      	mov	r3, r0
 8006b18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b1a:	7cfb      	ldrb	r3, [r7, #19]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006b20:	7cfb      	ldrb	r3, [r7, #19]
 8006b22:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00b      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006b30:	4b20      	ldr	r3, [pc, #128]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b36:	f023 0204 	bic.w	r2, r3, #4
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b40:	491c      	ldr	r1, [pc, #112]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00b      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006b54:	4b17      	ldr	r3, [pc, #92]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b5a:	f023 0218 	bic.w	r2, r3, #24
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b64:	4913      	ldr	r1, [pc, #76]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b66:	4313      	orrs	r3, r2
 8006b68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d017      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006b78:	4b0e      	ldr	r3, [pc, #56]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b88:	490a      	ldr	r1, [pc, #40]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b9a:	d105      	bne.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b9c:	4b05      	ldr	r3, [pc, #20]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	4a04      	ldr	r2, [pc, #16]	; (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ba6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006ba8:	7cbb      	ldrb	r3, [r7, #18]
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3718      	adds	r7, #24
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	40021000 	.word	0x40021000

08006bb8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b088      	sub	sp, #32
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006bca:	d13e      	bne.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006bcc:	4bb6      	ldr	r3, [pc, #728]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bd6:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bde:	d028      	beq.n	8006c32 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006be6:	f200 86f4 	bhi.w	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bf0:	d005      	beq.n	8006bfe <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bf8:	d00e      	beq.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8006bfa:	f000 beea 	b.w	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006bfe:	4baa      	ldr	r3, [pc, #680]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	f040 86e4 	bne.w	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8006c0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c12:	61fb      	str	r3, [r7, #28]
      break;
 8006c14:	f000 bedf 	b.w	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006c18:	4ba3      	ldr	r3, [pc, #652]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	f040 86d9 	bne.w	80079da <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8006c28:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006c2c:	61fb      	str	r3, [r7, #28]
      break;
 8006c2e:	f000 bed4 	b.w	80079da <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006c32:	4b9d      	ldr	r3, [pc, #628]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c3e:	f040 86ce 	bne.w	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8006c42:	4b9a      	ldr	r3, [pc, #616]	; (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006c44:	61fb      	str	r3, [r7, #28]
      break;
 8006c46:	f000 beca 	b.w	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c4a:	4b97      	ldr	r3, [pc, #604]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f003 0303 	and.w	r3, r3, #3
 8006c52:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d036      	beq.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	2b03      	cmp	r3, #3
 8006c5e:	d840      	bhi.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d003      	beq.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d020      	beq.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006c6c:	e039      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006c6e:	4b8e      	ldr	r3, [pc, #568]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d116      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006c7a:	4b8b      	ldr	r3, [pc, #556]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0308 	and.w	r3, r3, #8
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d005      	beq.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8006c86:	4b88      	ldr	r3, [pc, #544]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	091b      	lsrs	r3, r3, #4
 8006c8c:	f003 030f 	and.w	r3, r3, #15
 8006c90:	e005      	b.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8006c92:	4b85      	ldr	r3, [pc, #532]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c98:	0a1b      	lsrs	r3, r3, #8
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	4a84      	ldr	r2, [pc, #528]	; (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ca4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006ca6:	e01f      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	61bb      	str	r3, [r7, #24]
      break;
 8006cac:	e01c      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cae:	4b7e      	ldr	r3, [pc, #504]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cba:	d102      	bne.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8006cbc:	4b7d      	ldr	r3, [pc, #500]	; (8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8006cbe:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006cc0:	e012      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61bb      	str	r3, [r7, #24]
      break;
 8006cc6:	e00f      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006cc8:	4b77      	ldr	r3, [pc, #476]	; (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006cd4:	d102      	bne.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8006cd6:	4b78      	ldr	r3, [pc, #480]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8006cd8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006cda:	e005      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	61bb      	str	r3, [r7, #24]
      break;
 8006ce0:	e002      	b.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61bb      	str	r3, [r7, #24]
      break;
 8006ce6:	bf00      	nop
    }

    switch(PeriphClk)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cee:	f000 8606 	beq.w	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cf8:	f200 8673 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d02:	f000 8469 	beq.w	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d0c:	f200 8669 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d16:	f000 8531 	beq.w	800777c <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d20:	f200 865f 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006d2a:	f000 8187 	beq.w	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006d34:	f200 8655 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d3e:	f000 80cd 	beq.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d48:	f200 864b 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d52:	f000 8430 	beq.w	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d5c:	f200 8641 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d66:	f000 83e4 	beq.w	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d70:	f200 8637 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d7a:	f000 80af 	beq.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d84:	f200 862d 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d8e:	f000 809d 	beq.w	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d98:	f200 8623 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006da2:	f000 808b 	beq.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dac:	f200 8619 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006db6:	f000 8554 	beq.w	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc0:	f200 860f 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dca:	f000 8500 	beq.w	80077ce <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dd4:	f200 8605 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dde:	f000 84a1 	beq.w	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de8:	f200 85fb 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b80      	cmp	r3, #128	; 0x80
 8006df0:	f000 846c 	beq.w	80076cc <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b80      	cmp	r3, #128	; 0x80
 8006df8:	f200 85f3 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b20      	cmp	r3, #32
 8006e00:	d84c      	bhi.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 85ec 	beq.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	2b1f      	cmp	r3, #31
 8006e10:	f200 85e7 	bhi.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006e14:	a201      	add	r2, pc, #4	; (adr r2, 8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8006e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1a:	bf00      	nop
 8006e1c:	08007231 	.word	0x08007231
 8006e20:	0800729f 	.word	0x0800729f
 8006e24:	080079e3 	.word	0x080079e3
 8006e28:	08007333 	.word	0x08007333
 8006e2c:	080079e3 	.word	0x080079e3
 8006e30:	080079e3 	.word	0x080079e3
 8006e34:	080079e3 	.word	0x080079e3
 8006e38:	080073ab 	.word	0x080073ab
 8006e3c:	080079e3 	.word	0x080079e3
 8006e40:	080079e3 	.word	0x080079e3
 8006e44:	080079e3 	.word	0x080079e3
 8006e48:	080079e3 	.word	0x080079e3
 8006e4c:	080079e3 	.word	0x080079e3
 8006e50:	080079e3 	.word	0x080079e3
 8006e54:	080079e3 	.word	0x080079e3
 8006e58:	0800742f 	.word	0x0800742f
 8006e5c:	080079e3 	.word	0x080079e3
 8006e60:	080079e3 	.word	0x080079e3
 8006e64:	080079e3 	.word	0x080079e3
 8006e68:	080079e3 	.word	0x080079e3
 8006e6c:	080079e3 	.word	0x080079e3
 8006e70:	080079e3 	.word	0x080079e3
 8006e74:	080079e3 	.word	0x080079e3
 8006e78:	080079e3 	.word	0x080079e3
 8006e7c:	080079e3 	.word	0x080079e3
 8006e80:	080079e3 	.word	0x080079e3
 8006e84:	080079e3 	.word	0x080079e3
 8006e88:	080079e3 	.word	0x080079e3
 8006e8c:	080079e3 	.word	0x080079e3
 8006e90:	080079e3 	.word	0x080079e3
 8006e94:	080079e3 	.word	0x080079e3
 8006e98:	080074b1 	.word	0x080074b1
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b40      	cmp	r3, #64	; 0x40
 8006ea0:	f000 83e8 	beq.w	8007674 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006ea4:	f000 bd9d 	b.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006ea8:	40021000 	.word	0x40021000
 8006eac:	0003d090 	.word	0x0003d090
 8006eb0:	0800ebec 	.word	0x0800ebec
 8006eb4:	00f42400 	.word	0x00f42400
 8006eb8:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006ebc:	69b9      	ldr	r1, [r7, #24]
 8006ebe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ec2:	f000 ff93 	bl	8007dec <RCCEx_GetSAIxPeriphCLKFreq>
 8006ec6:	61f8      	str	r0, [r7, #28]
      break;
 8006ec8:	f000 bd8e 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8006ecc:	69b9      	ldr	r1, [r7, #24]
 8006ece:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006ed2:	f000 ff8b 	bl	8007dec <RCCEx_GetSAIxPeriphCLKFreq>
 8006ed6:	61f8      	str	r0, [r7, #28]
      break;
 8006ed8:	f000 bd86 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006edc:	4b9a      	ldr	r3, [pc, #616]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006ee6:	60fb      	str	r3, [r7, #12]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006eee:	d015      	beq.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006ef6:	f200 8092 	bhi.w	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f00:	d029      	beq.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f08:	f200 8089 	bhi.w	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d07b      	beq.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f18:	d04a      	beq.n	8006fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8006f1a:	e080      	b.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006f1c:	4b8a      	ldr	r3, [pc, #552]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0302 	and.w	r3, r3, #2
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d17d      	bne.n	8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006f28:	4b87      	ldr	r3, [pc, #540]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0308 	and.w	r3, r3, #8
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d005      	beq.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8006f34:	4b84      	ldr	r3, [pc, #528]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	091b      	lsrs	r3, r3, #4
 8006f3a:	f003 030f 	and.w	r3, r3, #15
 8006f3e:	e005      	b.n	8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8006f40:	4b81      	ldr	r3, [pc, #516]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f46:	0a1b      	lsrs	r3, r3, #8
 8006f48:	f003 030f 	and.w	r3, r3, #15
 8006f4c:	4a7f      	ldr	r2, [pc, #508]	; (800714c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f52:	61fb      	str	r3, [r7, #28]
          break;
 8006f54:	e066      	b.n	8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006f56:	4b7c      	ldr	r3, [pc, #496]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f62:	d162      	bne.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006f64:	4b78      	ldr	r3, [pc, #480]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f70:	d15b      	bne.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006f72:	4b75      	ldr	r3, [pc, #468]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	0a1b      	lsrs	r3, r3, #8
 8006f78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f7c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	fb03 f202 	mul.w	r2, r3, r2
 8006f86:	4b70      	ldr	r3, [pc, #448]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	091b      	lsrs	r3, r3, #4
 8006f8c:	f003 030f 	and.w	r3, r3, #15
 8006f90:	3301      	adds	r3, #1
 8006f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f96:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006f98:	4b6b      	ldr	r3, [pc, #428]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	0d5b      	lsrs	r3, r3, #21
 8006f9e:	f003 0303 	and.w	r3, r3, #3
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	005b      	lsls	r3, r3, #1
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fac:	61fb      	str	r3, [r7, #28]
          break;
 8006fae:	e03c      	b.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006fb0:	4b65      	ldr	r3, [pc, #404]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fbc:	d138      	bne.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006fbe:	4b62      	ldr	r3, [pc, #392]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fca:	d131      	bne.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006fcc:	4b5e      	ldr	r3, [pc, #376]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	0a1b      	lsrs	r3, r3, #8
 8006fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fd6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	fb03 f202 	mul.w	r2, r3, r2
 8006fe0:	4b59      	ldr	r3, [pc, #356]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	091b      	lsrs	r3, r3, #4
 8006fe6:	f003 030f 	and.w	r3, r3, #15
 8006fea:	3301      	adds	r3, #1
 8006fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006ff2:	4b55      	ldr	r3, [pc, #340]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	0d5b      	lsrs	r3, r3, #21
 8006ff8:	f003 0303 	and.w	r3, r3, #3
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	005b      	lsls	r3, r3, #1
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	fbb2 f3f3 	udiv	r3, r2, r3
 8007006:	61fb      	str	r3, [r7, #28]
          break;
 8007008:	e012      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800700a:	4b4f      	ldr	r3, [pc, #316]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800700c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b02      	cmp	r3, #2
 8007016:	d10e      	bne.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8007018:	4b4d      	ldr	r3, [pc, #308]	; (8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800701a:	61fb      	str	r3, [r7, #28]
          break;
 800701c:	e00b      	b.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800701e:	bf00      	nop
 8007020:	f000 bce2 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007024:	bf00      	nop
 8007026:	f000 bcdf 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800702a:	bf00      	nop
 800702c:	f000 bcdc 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007030:	bf00      	nop
 8007032:	f000 bcd9 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007036:	bf00      	nop
        break;
 8007038:	f000 bcd6 	b.w	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800703c:	4b42      	ldr	r3, [pc, #264]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800703e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007046:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800704a:	d13d      	bne.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800704c:	4b3e      	ldr	r3, [pc, #248]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007054:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007058:	f040 84c5 	bne.w	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800705c:	4b3a      	ldr	r3, [pc, #232]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007068:	f040 84bd 	bne.w	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800706c:	4b36      	ldr	r3, [pc, #216]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	0a1b      	lsrs	r3, r3, #8
 8007072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007076:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	fb03 f202 	mul.w	r2, r3, r2
 8007080:	4b31      	ldr	r3, [pc, #196]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	091b      	lsrs	r3, r3, #4
 8007086:	f003 030f 	and.w	r3, r3, #15
 800708a:	3301      	adds	r3, #1
 800708c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007090:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007092:	4b2d      	ldr	r3, [pc, #180]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	0edb      	lsrs	r3, r3, #27
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10a      	bne.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80070a4:	4b28      	ldr	r3, [pc, #160]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 80070b0:	2311      	movs	r3, #17
 80070b2:	617b      	str	r3, [r7, #20]
 80070b4:	e001      	b.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 80070b6:	2307      	movs	r3, #7
 80070b8:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c2:	61fb      	str	r3, [r7, #28]
      break;
 80070c4:	f000 bc8f 	b.w	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80070c8:	4b1f      	ldr	r3, [pc, #124]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80070ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ce:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80070d2:	60fb      	str	r3, [r7, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80070da:	d016      	beq.n	800710a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80070e2:	f200 809b 	bhi.w	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070ec:	d032      	beq.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070f4:	f200 8092 	bhi.w	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 8084 	beq.w	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007106:	d052      	beq.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8007108:	e088      	b.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800710a:	4b0f      	ldr	r3, [pc, #60]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b02      	cmp	r3, #2
 8007114:	f040 8084 	bne.w	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007118:	4b0b      	ldr	r3, [pc, #44]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0308 	and.w	r3, r3, #8
 8007120:	2b00      	cmp	r3, #0
 8007122:	d005      	beq.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8007124:	4b08      	ldr	r3, [pc, #32]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	091b      	lsrs	r3, r3, #4
 800712a:	f003 030f 	and.w	r3, r3, #15
 800712e:	e005      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8007130:	4b05      	ldr	r3, [pc, #20]	; (8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007132:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007136:	0a1b      	lsrs	r3, r3, #8
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	4a03      	ldr	r2, [pc, #12]	; (800714c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800713e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007142:	61fb      	str	r3, [r7, #28]
          break;
 8007144:	e06c      	b.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8007146:	bf00      	nop
 8007148:	40021000 	.word	0x40021000
 800714c:	0800ebec 	.word	0x0800ebec
 8007150:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007154:	4ba5      	ldr	r3, [pc, #660]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800715c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007160:	d160      	bne.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007162:	4ba2      	ldr	r3, [pc, #648]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800716a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800716e:	d159      	bne.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007170:	4b9e      	ldr	r3, [pc, #632]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	0a1b      	lsrs	r3, r3, #8
 8007176:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800717a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	fb03 f202 	mul.w	r2, r3, r2
 8007184:	4b99      	ldr	r3, [pc, #612]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	091b      	lsrs	r3, r3, #4
 800718a:	f003 030f 	and.w	r3, r3, #15
 800718e:	3301      	adds	r3, #1
 8007190:	fbb2 f3f3 	udiv	r3, r2, r3
 8007194:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007196:	4b95      	ldr	r3, [pc, #596]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	0d5b      	lsrs	r3, r3, #21
 800719c:	f003 0303 	and.w	r3, r3, #3
 80071a0:	3301      	adds	r3, #1
 80071a2:	005b      	lsls	r3, r3, #1
 80071a4:	69ba      	ldr	r2, [r7, #24]
 80071a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071aa:	61fb      	str	r3, [r7, #28]
          break;
 80071ac:	e03a      	b.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80071ae:	4b8f      	ldr	r3, [pc, #572]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071ba:	d135      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80071bc:	4b8b      	ldr	r3, [pc, #556]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071c8:	d12e      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80071ca:	4b88      	ldr	r3, [pc, #544]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	0a1b      	lsrs	r3, r3, #8
 80071d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071d4:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	fb03 f202 	mul.w	r2, r3, r2
 80071de:	4b83      	ldr	r3, [pc, #524]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	091b      	lsrs	r3, r3, #4
 80071e4:	f003 030f 	and.w	r3, r3, #15
 80071e8:	3301      	adds	r3, #1
 80071ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ee:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80071f0:	4b7e      	ldr	r3, [pc, #504]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	0d5b      	lsrs	r3, r3, #21
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	3301      	adds	r3, #1
 80071fc:	005b      	lsls	r3, r3, #1
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	fbb2 f3f3 	udiv	r3, r2, r3
 8007204:	61fb      	str	r3, [r7, #28]
          break;
 8007206:	e00f      	b.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8007208:	4b78      	ldr	r3, [pc, #480]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800720a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b02      	cmp	r3, #2
 8007214:	d10a      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 8007216:	4b76      	ldr	r3, [pc, #472]	; (80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007218:	61fb      	str	r3, [r7, #28]
          break;
 800721a:	e007      	b.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800721c:	bf00      	nop
 800721e:	e3e2      	b.n	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007220:	bf00      	nop
 8007222:	e3e0      	b.n	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007224:	bf00      	nop
 8007226:	e3de      	b.n	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007228:	bf00      	nop
 800722a:	e3dc      	b.n	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800722c:	bf00      	nop
      break;
 800722e:	e3da      	b.n	80079e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007230:	4b6e      	ldr	r3, [pc, #440]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007236:	f003 0303 	and.w	r3, r3, #3
 800723a:	60fb      	str	r3, [r7, #12]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2b03      	cmp	r3, #3
 8007240:	d827      	bhi.n	8007292 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007242:	a201      	add	r2, pc, #4	; (adr r2, 8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8007244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007248:	08007259 	.word	0x08007259
 800724c:	08007261 	.word	0x08007261
 8007250:	08007269 	.word	0x08007269
 8007254:	0800727d 	.word	0x0800727d
          frequency = HAL_RCC_GetPCLK2Freq();
 8007258:	f7ff f8a8 	bl	80063ac <HAL_RCC_GetPCLK2Freq>
 800725c:	61f8      	str	r0, [r7, #28]
          break;
 800725e:	e01d      	b.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8007260:	f7fe fff6 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007264:	61f8      	str	r0, [r7, #28]
          break;
 8007266:	e019      	b.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007268:	4b60      	ldr	r3, [pc, #384]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007274:	d10f      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8007276:	4b5f      	ldr	r3, [pc, #380]	; (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007278:	61fb      	str	r3, [r7, #28]
          break;
 800727a:	e00c      	b.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800727c:	4b5b      	ldr	r3, [pc, #364]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800727e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b02      	cmp	r3, #2
 8007288:	d107      	bne.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800728a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800728e:	61fb      	str	r3, [r7, #28]
          break;
 8007290:	e003      	b.n	800729a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8007292:	bf00      	nop
 8007294:	e3a8      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007296:	bf00      	nop
 8007298:	e3a6      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800729a:	bf00      	nop
        break;
 800729c:	e3a4      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800729e:	4b53      	ldr	r3, [pc, #332]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80072a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072a4:	f003 030c 	and.w	r3, r3, #12
 80072a8:	60fb      	str	r3, [r7, #12]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2b0c      	cmp	r3, #12
 80072ae:	d83a      	bhi.n	8007326 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80072b0:	a201      	add	r2, pc, #4	; (adr r2, 80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 80072b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b6:	bf00      	nop
 80072b8:	080072ed 	.word	0x080072ed
 80072bc:	08007327 	.word	0x08007327
 80072c0:	08007327 	.word	0x08007327
 80072c4:	08007327 	.word	0x08007327
 80072c8:	080072f5 	.word	0x080072f5
 80072cc:	08007327 	.word	0x08007327
 80072d0:	08007327 	.word	0x08007327
 80072d4:	08007327 	.word	0x08007327
 80072d8:	080072fd 	.word	0x080072fd
 80072dc:	08007327 	.word	0x08007327
 80072e0:	08007327 	.word	0x08007327
 80072e4:	08007327 	.word	0x08007327
 80072e8:	08007311 	.word	0x08007311
          frequency = HAL_RCC_GetPCLK1Freq();
 80072ec:	f7ff f848 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80072f0:	61f8      	str	r0, [r7, #28]
          break;
 80072f2:	e01d      	b.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 80072f4:	f7fe ffac 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80072f8:	61f8      	str	r0, [r7, #28]
          break;
 80072fa:	e019      	b.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80072fc:	4b3b      	ldr	r3, [pc, #236]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007304:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007308:	d10f      	bne.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800730a:	4b3a      	ldr	r3, [pc, #232]	; (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800730c:	61fb      	str	r3, [r7, #28]
          break;
 800730e:	e00c      	b.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007310:	4b36      	ldr	r3, [pc, #216]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	2b02      	cmp	r3, #2
 800731c:	d107      	bne.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800731e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007322:	61fb      	str	r3, [r7, #28]
          break;
 8007324:	e003      	b.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8007326:	bf00      	nop
 8007328:	e35e      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800732a:	bf00      	nop
 800732c:	e35c      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800732e:	bf00      	nop
        break;
 8007330:	e35a      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007332:	4b2e      	ldr	r3, [pc, #184]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007338:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800733c:	60fb      	str	r3, [r7, #12]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b30      	cmp	r3, #48	; 0x30
 8007342:	d021      	beq.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b30      	cmp	r3, #48	; 0x30
 8007348:	d829      	bhi.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2b20      	cmp	r3, #32
 800734e:	d011      	beq.n	8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2b20      	cmp	r3, #32
 8007354:	d823      	bhi.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d003      	beq.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b10      	cmp	r3, #16
 8007360:	d004      	beq.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8007362:	e01c      	b.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007364:	f7ff f80c 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 8007368:	61f8      	str	r0, [r7, #28]
          break;
 800736a:	e01d      	b.n	80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800736c:	f7fe ff70 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007370:	61f8      	str	r0, [r7, #28]
          break;
 8007372:	e019      	b.n	80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007374:	4b1d      	ldr	r3, [pc, #116]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800737c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007380:	d10f      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8007382:	4b1c      	ldr	r3, [pc, #112]	; (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007384:	61fb      	str	r3, [r7, #28]
          break;
 8007386:	e00c      	b.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007388:	4b18      	ldr	r3, [pc, #96]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800738a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b02      	cmp	r3, #2
 8007394:	d107      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8007396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800739a:	61fb      	str	r3, [r7, #28]
          break;
 800739c:	e003      	b.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800739e:	bf00      	nop
 80073a0:	e322      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80073a2:	bf00      	nop
 80073a4:	e320      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80073a6:	bf00      	nop
        break;
 80073a8:	e31e      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80073aa:	4b10      	ldr	r3, [pc, #64]	; (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80073ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073b0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80073b4:	60fb      	str	r3, [r7, #12]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2bc0      	cmp	r3, #192	; 0xc0
 80073ba:	d027      	beq.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2bc0      	cmp	r3, #192	; 0xc0
 80073c0:	d82f      	bhi.n	8007422 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2b80      	cmp	r3, #128	; 0x80
 80073c6:	d017      	beq.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2b80      	cmp	r3, #128	; 0x80
 80073cc:	d829      	bhi.n	8007422 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d003      	beq.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2b40      	cmp	r3, #64	; 0x40
 80073d8:	d004      	beq.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 80073da:	e022      	b.n	8007422 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80073dc:	f7fe ffd0 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80073e0:	61f8      	str	r0, [r7, #28]
          break;
 80073e2:	e023      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 80073e4:	f7fe ff34 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80073e8:	61f8      	str	r0, [r7, #28]
          break;
 80073ea:	e01f      	b.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80073ec:	40021000 	.word	0x40021000
 80073f0:	02dc6c00 	.word	0x02dc6c00
 80073f4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073f8:	4b9b      	ldr	r3, [pc, #620]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007404:	d10f      	bne.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 8007406:	4b99      	ldr	r3, [pc, #612]	; (800766c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007408:	61fb      	str	r3, [r7, #28]
          break;
 800740a:	e00c      	b.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800740c:	4b96      	ldr	r3, [pc, #600]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800740e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	2b02      	cmp	r3, #2
 8007418:	d107      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800741a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800741e:	61fb      	str	r3, [r7, #28]
          break;
 8007420:	e003      	b.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8007422:	bf00      	nop
 8007424:	e2e0      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007426:	bf00      	nop
 8007428:	e2de      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800742a:	bf00      	nop
        break;
 800742c:	e2dc      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800742e:	4b8e      	ldr	r3, [pc, #568]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007434:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007438:	60fb      	str	r3, [r7, #12]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007440:	d025      	beq.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007448:	d82c      	bhi.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007450:	d013      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007458:	d824      	bhi.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d004      	beq.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007466:	d004      	beq.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8007468:	e01c      	b.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800746a:	f7fe ff89 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 800746e:	61f8      	str	r0, [r7, #28]
          break;
 8007470:	e01d      	b.n	80074ae <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007472:	f7fe feed 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007476:	61f8      	str	r0, [r7, #28]
          break;
 8007478:	e019      	b.n	80074ae <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800747a:	4b7b      	ldr	r3, [pc, #492]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007486:	d10f      	bne.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8007488:	4b78      	ldr	r3, [pc, #480]	; (800766c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800748a:	61fb      	str	r3, [r7, #28]
          break;
 800748c:	e00c      	b.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800748e:	4b76      	ldr	r3, [pc, #472]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007494:	f003 0302 	and.w	r3, r3, #2
 8007498:	2b02      	cmp	r3, #2
 800749a:	d107      	bne.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800749c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074a0:	61fb      	str	r3, [r7, #28]
          break;
 80074a2:	e003      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 80074a4:	bf00      	nop
 80074a6:	e29f      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80074a8:	bf00      	nop
 80074aa:	e29d      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80074ac:	bf00      	nop
        break;
 80074ae:	e29b      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80074b0:	4b6d      	ldr	r3, [pc, #436]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80074b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80074ba:	60fb      	str	r3, [r7, #12]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074c2:	d025      	beq.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074ca:	d82c      	bhi.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074d2:	d013      	beq.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074da:	d824      	bhi.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d004      	beq.n	80074ec <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074e8:	d004      	beq.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 80074ea:	e01c      	b.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80074ec:	f7fe ff48 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80074f0:	61f8      	str	r0, [r7, #28]
          break;
 80074f2:	e01d      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 80074f4:	f7fe feac 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80074f8:	61f8      	str	r0, [r7, #28]
          break;
 80074fa:	e019      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80074fc:	4b5a      	ldr	r3, [pc, #360]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007508:	d10f      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800750a:	4b58      	ldr	r3, [pc, #352]	; (800766c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800750c:	61fb      	str	r3, [r7, #28]
          break;
 800750e:	e00c      	b.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007510:	4b55      	ldr	r3, [pc, #340]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007516:	f003 0302 	and.w	r3, r3, #2
 800751a:	2b02      	cmp	r3, #2
 800751c:	d107      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800751e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007522:	61fb      	str	r3, [r7, #28]
          break;
 8007524:	e003      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8007526:	bf00      	nop
 8007528:	e25e      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800752a:	bf00      	nop
 800752c:	e25c      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800752e:	bf00      	nop
        break;
 8007530:	e25a      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007532:	4b4d      	ldr	r3, [pc, #308]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007538:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007544:	d007      	beq.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800754c:	d12f      	bne.n	80075ae <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800754e:	f7fe fe7f 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007552:	61f8      	str	r0, [r7, #28]
          break;
 8007554:	e02e      	b.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8007556:	4b44      	ldr	r3, [pc, #272]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800755e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007562:	d126      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8007564:	4b40      	ldr	r3, [pc, #256]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d020      	beq.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007570:	4b3d      	ldr	r3, [pc, #244]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	0a1b      	lsrs	r3, r3, #8
 8007576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800757a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	fb03 f202 	mul.w	r2, r3, r2
 8007584:	4b38      	ldr	r3, [pc, #224]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	091b      	lsrs	r3, r3, #4
 800758a:	f003 030f 	and.w	r3, r3, #15
 800758e:	3301      	adds	r3, #1
 8007590:	fbb2 f3f3 	udiv	r3, r2, r3
 8007594:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007596:	4b34      	ldr	r3, [pc, #208]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	0e5b      	lsrs	r3, r3, #25
 800759c:	f003 0303 	and.w	r3, r3, #3
 80075a0:	3301      	adds	r3, #1
 80075a2:	005b      	lsls	r3, r3, #1
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80075aa:	61fb      	str	r3, [r7, #28]
          break;
 80075ac:	e001      	b.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 80075ae:	bf00      	nop
 80075b0:	e21a      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80075b2:	bf00      	nop
        break;
 80075b4:	e218      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80075b6:	4b2c      	ldr	r3, [pc, #176]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80075b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d103      	bne.n	80075d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 80075c8:	f7fe fef0 	bl	80063ac <HAL_RCC_GetPCLK2Freq>
 80075cc:	61f8      	str	r0, [r7, #28]
        break;
 80075ce:	e20b      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 80075d0:	f7fe fe3e 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80075d4:	61f8      	str	r0, [r7, #28]
        break;
 80075d6:	e207      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 80075d8:	4b23      	ldr	r3, [pc, #140]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80075da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075de:	f003 0318 	and.w	r3, r3, #24
 80075e2:	60fb      	str	r3, [r7, #12]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2b10      	cmp	r3, #16
 80075e8:	d010      	beq.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b10      	cmp	r3, #16
 80075ee:	d834      	bhi.n	800765a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d003      	beq.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d024      	beq.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 80075fc:	e02d      	b.n	800765a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80075fe:	69b9      	ldr	r1, [r7, #24]
 8007600:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007604:	f000 fbf2 	bl	8007dec <RCCEx_GetSAIxPeriphCLKFreq>
 8007608:	61f8      	str	r0, [r7, #28]
          break;
 800760a:	e02b      	b.n	8007664 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800760c:	4b16      	ldr	r3, [pc, #88]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0302 	and.w	r3, r3, #2
 8007614:	2b02      	cmp	r3, #2
 8007616:	d122      	bne.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007618:	4b13      	ldr	r3, [pc, #76]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b00      	cmp	r3, #0
 8007622:	d005      	beq.n	8007630 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8007624:	4b10      	ldr	r3, [pc, #64]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	091b      	lsrs	r3, r3, #4
 800762a:	f003 030f 	and.w	r3, r3, #15
 800762e:	e005      	b.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8007630:	4b0d      	ldr	r3, [pc, #52]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007636:	0a1b      	lsrs	r3, r3, #8
 8007638:	f003 030f 	and.w	r3, r3, #15
 800763c:	4a0c      	ldr	r2, [pc, #48]	; (8007670 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800763e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007642:	61fb      	str	r3, [r7, #28]
          break;
 8007644:	e00b      	b.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007646:	4b08      	ldr	r3, [pc, #32]	; (8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800764e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007652:	d106      	bne.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8007654:	4b05      	ldr	r3, [pc, #20]	; (800766c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007656:	61fb      	str	r3, [r7, #28]
          break;
 8007658:	e003      	b.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800765a:	bf00      	nop
 800765c:	e1c4      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800765e:	bf00      	nop
 8007660:	e1c2      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007662:	bf00      	nop
        break;
 8007664:	e1c0      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8007666:	bf00      	nop
 8007668:	40021000 	.word	0x40021000
 800766c:	00f42400 	.word	0x00f42400
 8007670:	0800ebec 	.word	0x0800ebec
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007674:	4b96      	ldr	r3, [pc, #600]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800767a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007686:	d013      	beq.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800768e:	d819      	bhi.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d004      	beq.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800769c:	d004      	beq.n	80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800769e:	e011      	b.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80076a0:	f7fe fe6e 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80076a4:	61f8      	str	r0, [r7, #28]
          break;
 80076a6:	e010      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 80076a8:	f7fe fdd2 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80076ac:	61f8      	str	r0, [r7, #28]
          break;
 80076ae:	e00c      	b.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80076b0:	4b87      	ldr	r3, [pc, #540]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076bc:	d104      	bne.n	80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 80076be:	4b85      	ldr	r3, [pc, #532]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80076c0:	61fb      	str	r3, [r7, #28]
          break;
 80076c2:	e001      	b.n	80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 80076c4:	bf00      	nop
 80076c6:	e18f      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80076c8:	bf00      	nop
        break;
 80076ca:	e18d      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80076cc:	4b80      	ldr	r3, [pc, #512]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80076ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80076d6:	60fb      	str	r3, [r7, #12]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076de:	d013      	beq.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076e6:	d819      	bhi.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d004      	beq.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076f4:	d004      	beq.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80076f6:	e011      	b.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80076f8:	f7fe fe42 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80076fc:	61f8      	str	r0, [r7, #28]
          break;
 80076fe:	e010      	b.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8007700:	f7fe fda6 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007704:	61f8      	str	r0, [r7, #28]
          break;
 8007706:	e00c      	b.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007708:	4b71      	ldr	r3, [pc, #452]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007714:	d104      	bne.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 8007716:	4b6f      	ldr	r3, [pc, #444]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007718:	61fb      	str	r3, [r7, #28]
          break;
 800771a:	e001      	b.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800771c:	bf00      	nop
 800771e:	e163      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007720:	bf00      	nop
        break;
 8007722:	e161      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007724:	4b6a      	ldr	r3, [pc, #424]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800772a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007736:	d013      	beq.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800773e:	d819      	bhi.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d004      	beq.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800774c:	d004      	beq.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800774e:	e011      	b.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007750:	f7fe fe16 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 8007754:	61f8      	str	r0, [r7, #28]
          break;
 8007756:	e010      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8007758:	f7fe fd7a 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800775c:	61f8      	str	r0, [r7, #28]
          break;
 800775e:	e00c      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007760:	4b5b      	ldr	r3, [pc, #364]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800776c:	d104      	bne.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800776e:	4b59      	ldr	r3, [pc, #356]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007770:	61fb      	str	r3, [r7, #28]
          break;
 8007772:	e001      	b.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8007774:	bf00      	nop
 8007776:	e137      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007778:	bf00      	nop
        break;
 800777a:	e135      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800777c:	4b54      	ldr	r3, [pc, #336]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800777e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007782:	f003 0303 	and.w	r3, r3, #3
 8007786:	60fb      	str	r3, [r7, #12]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2b02      	cmp	r3, #2
 800778c:	d011      	beq.n	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2b02      	cmp	r3, #2
 8007792:	d818      	bhi.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d003      	beq.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d004      	beq.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 80077a0:	e011      	b.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80077a2:	f7fe fded 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80077a6:	61f8      	str	r0, [r7, #28]
          break;
 80077a8:	e010      	b.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 80077aa:	f7fe fd51 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80077ae:	61f8      	str	r0, [r7, #28]
          break;
 80077b0:	e00c      	b.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80077b2:	4b47      	ldr	r3, [pc, #284]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077be:	d104      	bne.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 80077c0:	4b44      	ldr	r3, [pc, #272]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80077c2:	61fb      	str	r3, [r7, #28]
          break;
 80077c4:	e001      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 80077c6:	bf00      	nop
 80077c8:	e10e      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80077ca:	bf00      	nop
        break;
 80077cc:	e10c      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80077ce:	4b40      	ldr	r3, [pc, #256]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80077d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077d4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80077d8:	60fb      	str	r3, [r7, #12]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80077e0:	d02c      	beq.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80077e8:	d833      	bhi.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077f0:	d01a      	beq.n	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077f8:	d82b      	bhi.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d004      	beq.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007806:	d004      	beq.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8007808:	e023      	b.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800780a:	f7fe fdb9 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 800780e:	61f8      	str	r0, [r7, #28]
          break;
 8007810:	e026      	b.n	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007812:	4b2f      	ldr	r3, [pc, #188]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007814:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b02      	cmp	r3, #2
 800781e:	d11a      	bne.n	8007856 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8007820:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007824:	61fb      	str	r3, [r7, #28]
          break;
 8007826:	e016      	b.n	8007856 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007828:	4b29      	ldr	r3, [pc, #164]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007834:	d111      	bne.n	800785a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 8007836:	4b27      	ldr	r3, [pc, #156]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007838:	61fb      	str	r3, [r7, #28]
          break;
 800783a:	e00e      	b.n	800785a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800783c:	4b24      	ldr	r3, [pc, #144]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800783e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b02      	cmp	r3, #2
 8007848:	d109      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800784a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800784e:	61fb      	str	r3, [r7, #28]
          break;
 8007850:	e005      	b.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8007852:	bf00      	nop
 8007854:	e0c8      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007856:	bf00      	nop
 8007858:	e0c6      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800785a:	bf00      	nop
 800785c:	e0c4      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800785e:	bf00      	nop
        break;
 8007860:	e0c2      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007862:	4b1b      	ldr	r3, [pc, #108]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007868:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800786c:	60fb      	str	r3, [r7, #12]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007874:	d030      	beq.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800787c:	d837      	bhi.n	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007884:	d01a      	beq.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800788c:	d82f      	bhi.n	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d004      	beq.n	800789e <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800789a:	d004      	beq.n	80078a6 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800789c:	e027      	b.n	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800789e:	f7fe fd6f 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 80078a2:	61f8      	str	r0, [r7, #28]
          break;
 80078a4:	e02a      	b.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80078a6:	4b0a      	ldr	r3, [pc, #40]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80078a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078ac:	f003 0302 	and.w	r3, r3, #2
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d11e      	bne.n	80078f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 80078b4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80078b8:	61fb      	str	r3, [r7, #28]
          break;
 80078ba:	e01a      	b.n	80078f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078bc:	4b04      	ldr	r3, [pc, #16]	; (80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078c8:	d115      	bne.n	80078f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 80078ca:	4b02      	ldr	r3, [pc, #8]	; (80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80078cc:	61fb      	str	r3, [r7, #28]
          break;
 80078ce:	e012      	b.n	80078f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80078d0:	40021000 	.word	0x40021000
 80078d4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80078d8:	4b46      	ldr	r3, [pc, #280]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80078da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d109      	bne.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 80078e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078ea:	61fb      	str	r3, [r7, #28]
          break;
 80078ec:	e005      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 80078ee:	bf00      	nop
 80078f0:	e07a      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078f2:	bf00      	nop
 80078f4:	e078      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078f6:	bf00      	nop
 80078f8:	e076      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078fa:	bf00      	nop
        break;
 80078fc:	e074      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80078fe:	4b3d      	ldr	r3, [pc, #244]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007900:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007904:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007908:	60fb      	str	r3, [r7, #12]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007910:	d02c      	beq.n	800796c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007918:	d855      	bhi.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d004      	beq.n	800792a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007926:	d004      	beq.n	8007932 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 8007928:	e04d      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800792a:	f7fe fc91 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800792e:	61f8      	str	r0, [r7, #28]
          break;
 8007930:	e04e      	b.n	80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007932:	4b30      	ldr	r3, [pc, #192]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b02      	cmp	r3, #2
 800793c:	d145      	bne.n	80079ca <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800793e:	4b2d      	ldr	r3, [pc, #180]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0308 	and.w	r3, r3, #8
 8007946:	2b00      	cmp	r3, #0
 8007948:	d005      	beq.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800794a:	4b2a      	ldr	r3, [pc, #168]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	091b      	lsrs	r3, r3, #4
 8007950:	f003 030f 	and.w	r3, r3, #15
 8007954:	e005      	b.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 8007956:	4b27      	ldr	r3, [pc, #156]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007958:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800795c:	0a1b      	lsrs	r3, r3, #8
 800795e:	f003 030f 	and.w	r3, r3, #15
 8007962:	4a25      	ldr	r2, [pc, #148]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8007964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007968:	61fb      	str	r3, [r7, #28]
          break;
 800796a:	e02e      	b.n	80079ca <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800796c:	4b21      	ldr	r3, [pc, #132]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007974:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007978:	d129      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800797a:	4b1e      	ldr	r3, [pc, #120]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007986:	d122      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007988:	4b1a      	ldr	r3, [pc, #104]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	0a1b      	lsrs	r3, r3, #8
 800798e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007992:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	fb03 f202 	mul.w	r2, r3, r2
 800799c:	4b15      	ldr	r3, [pc, #84]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	091b      	lsrs	r3, r3, #4
 80079a2:	f003 030f 	and.w	r3, r3, #15
 80079a6:	3301      	adds	r3, #1
 80079a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ac:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80079ae:	4b11      	ldr	r3, [pc, #68]	; (80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	0d5b      	lsrs	r3, r3, #21
 80079b4:	f003 0303 	and.w	r3, r3, #3
 80079b8:	3301      	adds	r3, #1
 80079ba:	005b      	lsls	r3, r3, #1
 80079bc:	69ba      	ldr	r2, [r7, #24]
 80079be:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c2:	61fb      	str	r3, [r7, #28]
          break;
 80079c4:	e003      	b.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 80079c6:	bf00      	nop
 80079c8:	e00e      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079ca:	bf00      	nop
 80079cc:	e00c      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079ce:	bf00      	nop
        break;
 80079d0:	e00a      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079d2:	bf00      	nop
 80079d4:	e008      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079d6:	bf00      	nop
 80079d8:	e006      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079da:	bf00      	nop
 80079dc:	e004      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079de:	bf00      	nop
 80079e0:	e002      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079e2:	bf00      	nop
 80079e4:	e000      	b.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079e6:	bf00      	nop
    }
  }

  return(frequency);
 80079e8:	69fb      	ldr	r3, [r7, #28]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3720      	adds	r7, #32
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40021000 	.word	0x40021000
 80079f8:	0800ebec 	.word	0x0800ebec

080079fc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80079fc:	b480      	push	{r7}
 80079fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007a00:	4b05      	ldr	r3, [pc, #20]	; (8007a18 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a04      	ldr	r2, [pc, #16]	; (8007a18 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007a06:	f043 0304 	orr.w	r3, r3, #4
 8007a0a:	6013      	str	r3, [r2, #0]
}
 8007a0c:	bf00      	nop
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	40021000 	.word	0x40021000

08007a1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a2a:	4b72      	ldr	r3, [pc, #456]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00e      	beq.n	8007a54 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a36:	4b6f      	ldr	r3, [pc, #444]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f003 0203 	and.w	r2, r3, #3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d103      	bne.n	8007a4e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
       ||
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d142      	bne.n	8007ad4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	73fb      	strb	r3, [r7, #15]
 8007a52:	e03f      	b.n	8007ad4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b03      	cmp	r3, #3
 8007a5a:	d018      	beq.n	8007a8e <RCCEx_PLLSAI1_Config+0x72>
 8007a5c:	2b03      	cmp	r3, #3
 8007a5e:	d825      	bhi.n	8007aac <RCCEx_PLLSAI1_Config+0x90>
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d002      	beq.n	8007a6a <RCCEx_PLLSAI1_Config+0x4e>
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d009      	beq.n	8007a7c <RCCEx_PLLSAI1_Config+0x60>
 8007a68:	e020      	b.n	8007aac <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a6a:	4b62      	ldr	r3, [pc, #392]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d11d      	bne.n	8007ab2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a7a:	e01a      	b.n	8007ab2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a7c:	4b5d      	ldr	r3, [pc, #372]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d116      	bne.n	8007ab6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a8c:	e013      	b.n	8007ab6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a8e:	4b59      	ldr	r3, [pc, #356]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10f      	bne.n	8007aba <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007a9a:	4b56      	ldr	r3, [pc, #344]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d109      	bne.n	8007aba <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007aaa:	e006      	b.n	8007aba <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	73fb      	strb	r3, [r7, #15]
      break;
 8007ab0:	e004      	b.n	8007abc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007ab2:	bf00      	nop
 8007ab4:	e002      	b.n	8007abc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007ab6:	bf00      	nop
 8007ab8:	e000      	b.n	8007abc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007aba:	bf00      	nop
    }

    if(status == HAL_OK)
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d108      	bne.n	8007ad4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007ac2:	4b4c      	ldr	r3, [pc, #304]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	f023 0203 	bic.w	r2, r3, #3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4949      	ldr	r1, [pc, #292]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f040 8086 	bne.w	8007be8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007adc:	4b45      	ldr	r3, [pc, #276]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a44      	ldr	r2, [pc, #272]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ae2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ae8:	f7fc fa54 	bl	8003f94 <HAL_GetTick>
 8007aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007aee:	e009      	b.n	8007b04 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007af0:	f7fc fa50 	bl	8003f94 <HAL_GetTick>
 8007af4:	4602      	mov	r2, r0
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	1ad3      	subs	r3, r2, r3
 8007afa:	2b02      	cmp	r3, #2
 8007afc:	d902      	bls.n	8007b04 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	73fb      	strb	r3, [r7, #15]
        break;
 8007b02:	e005      	b.n	8007b10 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b04:	4b3b      	ldr	r3, [pc, #236]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1ef      	bne.n	8007af0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d168      	bne.n	8007be8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d113      	bne.n	8007b44 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b1c:	4b35      	ldr	r3, [pc, #212]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b1e:	691a      	ldr	r2, [r3, #16]
 8007b20:	4b35      	ldr	r3, [pc, #212]	; (8007bf8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007b22:	4013      	ands	r3, r2
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	6892      	ldr	r2, [r2, #8]
 8007b28:	0211      	lsls	r1, r2, #8
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	68d2      	ldr	r2, [r2, #12]
 8007b2e:	06d2      	lsls	r2, r2, #27
 8007b30:	4311      	orrs	r1, r2
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	6852      	ldr	r2, [r2, #4]
 8007b36:	3a01      	subs	r2, #1
 8007b38:	0112      	lsls	r2, r2, #4
 8007b3a:	430a      	orrs	r2, r1
 8007b3c:	492d      	ldr	r1, [pc, #180]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	610b      	str	r3, [r1, #16]
 8007b42:	e02d      	b.n	8007ba0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d115      	bne.n	8007b76 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b4a:	4b2a      	ldr	r3, [pc, #168]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b4c:	691a      	ldr	r2, [r3, #16]
 8007b4e:	4b2b      	ldr	r3, [pc, #172]	; (8007bfc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	6892      	ldr	r2, [r2, #8]
 8007b56:	0211      	lsls	r1, r2, #8
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	6912      	ldr	r2, [r2, #16]
 8007b5c:	0852      	lsrs	r2, r2, #1
 8007b5e:	3a01      	subs	r2, #1
 8007b60:	0552      	lsls	r2, r2, #21
 8007b62:	4311      	orrs	r1, r2
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6852      	ldr	r2, [r2, #4]
 8007b68:	3a01      	subs	r2, #1
 8007b6a:	0112      	lsls	r2, r2, #4
 8007b6c:	430a      	orrs	r2, r1
 8007b6e:	4921      	ldr	r1, [pc, #132]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	610b      	str	r3, [r1, #16]
 8007b74:	e014      	b.n	8007ba0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b76:	4b1f      	ldr	r3, [pc, #124]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b78:	691a      	ldr	r2, [r3, #16]
 8007b7a:	4b21      	ldr	r3, [pc, #132]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	6892      	ldr	r2, [r2, #8]
 8007b82:	0211      	lsls	r1, r2, #8
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	6952      	ldr	r2, [r2, #20]
 8007b88:	0852      	lsrs	r2, r2, #1
 8007b8a:	3a01      	subs	r2, #1
 8007b8c:	0652      	lsls	r2, r2, #25
 8007b8e:	4311      	orrs	r1, r2
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	6852      	ldr	r2, [r2, #4]
 8007b94:	3a01      	subs	r2, #1
 8007b96:	0112      	lsls	r2, r2, #4
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	4916      	ldr	r1, [pc, #88]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007ba0:	4b14      	ldr	r3, [pc, #80]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a13      	ldr	r2, [pc, #76]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ba6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007baa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bac:	f7fc f9f2 	bl	8003f94 <HAL_GetTick>
 8007bb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bb2:	e009      	b.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007bb4:	f7fc f9ee 	bl	8003f94 <HAL_GetTick>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	1ad3      	subs	r3, r2, r3
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d902      	bls.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	73fb      	strb	r3, [r7, #15]
          break;
 8007bc6:	e005      	b.n	8007bd4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d0ef      	beq.n	8007bb4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d106      	bne.n	8007be8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007bda:	4b06      	ldr	r3, [pc, #24]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007bdc:	691a      	ldr	r2, [r3, #16]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	4904      	ldr	r1, [pc, #16]	; (8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007be4:	4313      	orrs	r3, r2
 8007be6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	07ff800f 	.word	0x07ff800f
 8007bfc:	ff9f800f 	.word	0xff9f800f
 8007c00:	f9ff800f 	.word	0xf9ff800f

08007c04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c12:	4b72      	ldr	r3, [pc, #456]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f003 0303 	and.w	r3, r3, #3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00e      	beq.n	8007c3c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007c1e:	4b6f      	ldr	r3, [pc, #444]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f003 0203 	and.w	r2, r3, #3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d103      	bne.n	8007c36 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
       ||
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d142      	bne.n	8007cbc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	73fb      	strb	r3, [r7, #15]
 8007c3a:	e03f      	b.n	8007cbc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d018      	beq.n	8007c76 <RCCEx_PLLSAI2_Config+0x72>
 8007c44:	2b03      	cmp	r3, #3
 8007c46:	d825      	bhi.n	8007c94 <RCCEx_PLLSAI2_Config+0x90>
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d002      	beq.n	8007c52 <RCCEx_PLLSAI2_Config+0x4e>
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d009      	beq.n	8007c64 <RCCEx_PLLSAI2_Config+0x60>
 8007c50:	e020      	b.n	8007c94 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c52:	4b62      	ldr	r3, [pc, #392]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d11d      	bne.n	8007c9a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c62:	e01a      	b.n	8007c9a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007c64:	4b5d      	ldr	r3, [pc, #372]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d116      	bne.n	8007c9e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c74:	e013      	b.n	8007c9e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007c76:	4b59      	ldr	r3, [pc, #356]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d10f      	bne.n	8007ca2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007c82:	4b56      	ldr	r3, [pc, #344]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d109      	bne.n	8007ca2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c92:	e006      	b.n	8007ca2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	73fb      	strb	r3, [r7, #15]
      break;
 8007c98:	e004      	b.n	8007ca4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007c9a:	bf00      	nop
 8007c9c:	e002      	b.n	8007ca4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007c9e:	bf00      	nop
 8007ca0:	e000      	b.n	8007ca4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007ca2:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ca4:	7bfb      	ldrb	r3, [r7, #15]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d108      	bne.n	8007cbc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007caa:	4b4c      	ldr	r3, [pc, #304]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	f023 0203 	bic.w	r2, r3, #3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4949      	ldr	r1, [pc, #292]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f040 8086 	bne.w	8007dd0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007cc4:	4b45      	ldr	r3, [pc, #276]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a44      	ldr	r2, [pc, #272]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cd0:	f7fc f960 	bl	8003f94 <HAL_GetTick>
 8007cd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cd6:	e009      	b.n	8007cec <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007cd8:	f7fc f95c 	bl	8003f94 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d902      	bls.n	8007cec <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	73fb      	strb	r3, [r7, #15]
        break;
 8007cea:	e005      	b.n	8007cf8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cec:	4b3b      	ldr	r3, [pc, #236]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1ef      	bne.n	8007cd8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007cf8:	7bfb      	ldrb	r3, [r7, #15]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d168      	bne.n	8007dd0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d113      	bne.n	8007d2c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d04:	4b35      	ldr	r3, [pc, #212]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d06:	695a      	ldr	r2, [r3, #20]
 8007d08:	4b35      	ldr	r3, [pc, #212]	; (8007de0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	687a      	ldr	r2, [r7, #4]
 8007d0e:	6892      	ldr	r2, [r2, #8]
 8007d10:	0211      	lsls	r1, r2, #8
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	68d2      	ldr	r2, [r2, #12]
 8007d16:	06d2      	lsls	r2, r2, #27
 8007d18:	4311      	orrs	r1, r2
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	6852      	ldr	r2, [r2, #4]
 8007d1e:	3a01      	subs	r2, #1
 8007d20:	0112      	lsls	r2, r2, #4
 8007d22:	430a      	orrs	r2, r1
 8007d24:	492d      	ldr	r1, [pc, #180]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	614b      	str	r3, [r1, #20]
 8007d2a:	e02d      	b.n	8007d88 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d115      	bne.n	8007d5e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d32:	4b2a      	ldr	r3, [pc, #168]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d34:	695a      	ldr	r2, [r3, #20]
 8007d36:	4b2b      	ldr	r3, [pc, #172]	; (8007de4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007d38:	4013      	ands	r3, r2
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	6892      	ldr	r2, [r2, #8]
 8007d3e:	0211      	lsls	r1, r2, #8
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	6912      	ldr	r2, [r2, #16]
 8007d44:	0852      	lsrs	r2, r2, #1
 8007d46:	3a01      	subs	r2, #1
 8007d48:	0552      	lsls	r2, r2, #21
 8007d4a:	4311      	orrs	r1, r2
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6852      	ldr	r2, [r2, #4]
 8007d50:	3a01      	subs	r2, #1
 8007d52:	0112      	lsls	r2, r2, #4
 8007d54:	430a      	orrs	r2, r1
 8007d56:	4921      	ldr	r1, [pc, #132]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	614b      	str	r3, [r1, #20]
 8007d5c:	e014      	b.n	8007d88 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d5e:	4b1f      	ldr	r3, [pc, #124]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d60:	695a      	ldr	r2, [r3, #20]
 8007d62:	4b21      	ldr	r3, [pc, #132]	; (8007de8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007d64:	4013      	ands	r3, r2
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	6892      	ldr	r2, [r2, #8]
 8007d6a:	0211      	lsls	r1, r2, #8
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	6952      	ldr	r2, [r2, #20]
 8007d70:	0852      	lsrs	r2, r2, #1
 8007d72:	3a01      	subs	r2, #1
 8007d74:	0652      	lsls	r2, r2, #25
 8007d76:	4311      	orrs	r1, r2
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	6852      	ldr	r2, [r2, #4]
 8007d7c:	3a01      	subs	r2, #1
 8007d7e:	0112      	lsls	r2, r2, #4
 8007d80:	430a      	orrs	r2, r1
 8007d82:	4916      	ldr	r1, [pc, #88]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d84:	4313      	orrs	r3, r2
 8007d86:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007d88:	4b14      	ldr	r3, [pc, #80]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a13      	ldr	r2, [pc, #76]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d94:	f7fc f8fe 	bl	8003f94 <HAL_GetTick>
 8007d98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d9a:	e009      	b.n	8007db0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d9c:	f7fc f8fa 	bl	8003f94 <HAL_GetTick>
 8007da0:	4602      	mov	r2, r0
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d902      	bls.n	8007db0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	73fb      	strb	r3, [r7, #15]
          break;
 8007dae:	e005      	b.n	8007dbc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007db0:	4b0a      	ldr	r3, [pc, #40]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d0ef      	beq.n	8007d9c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007dbc:	7bfb      	ldrb	r3, [r7, #15]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d106      	bne.n	8007dd0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007dc2:	4b06      	ldr	r3, [pc, #24]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007dc4:	695a      	ldr	r2, [r3, #20]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	4904      	ldr	r1, [pc, #16]	; (8007ddc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	07ff800f 	.word	0x07ff800f
 8007de4:	ff9f800f 	.word	0xff9f800f
 8007de8:	f9ff800f 	.word	0xf9ff800f

08007dec <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b089      	sub	sp, #36	; 0x24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e08:	d10b      	bne.n	8007e22 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007e0a:	4b7e      	ldr	r3, [pc, #504]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e10:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8007e14:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	2b60      	cmp	r3, #96	; 0x60
 8007e1a:	d112      	bne.n	8007e42 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007e1c:	4b7a      	ldr	r3, [pc, #488]	; (8008008 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007e1e:	61fb      	str	r3, [r7, #28]
 8007e20:	e00f      	b.n	8007e42 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e28:	d10b      	bne.n	8007e42 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007e2a:	4b76      	ldr	r3, [pc, #472]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e34:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e3c:	d101      	bne.n	8007e42 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007e3e:	4b72      	ldr	r3, [pc, #456]	; (8008008 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007e40:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f040 80d6 	bne.w	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	2b40      	cmp	r3, #64	; 0x40
 8007e52:	d003      	beq.n	8007e5c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e5a:	d13b      	bne.n	8007ed4 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007e5c:	4b69      	ldr	r3, [pc, #420]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e68:	f040 80c4 	bne.w	8007ff4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007e6c:	4b65      	ldr	r3, [pc, #404]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 80bd 	beq.w	8007ff4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007e7a:	4b62      	ldr	r3, [pc, #392]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	091b      	lsrs	r3, r3, #4
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	3301      	adds	r3, #1
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e8c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007e8e:	4b5d      	ldr	r3, [pc, #372]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e98:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007e9a:	4b5a      	ldr	r3, [pc, #360]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	0edb      	lsrs	r3, r3, #27
 8007ea0:	f003 031f 	and.w	r3, r3, #31
 8007ea4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10a      	bne.n	8007ec2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007eac:	4b55      	ldr	r3, [pc, #340]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d002      	beq.n	8007ebe <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007eb8:	2311      	movs	r3, #17
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	e001      	b.n	8007ec2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8007ebe:	2307      	movs	r3, #7
 8007ec0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	fb03 f202 	mul.w	r2, r3, r2
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007ed2:	e08f      	b.n	8007ff4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d13a      	bne.n	8007f50 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8007eda:	4b4a      	ldr	r3, [pc, #296]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ee2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ee6:	f040 8086 	bne.w	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007eea:	4b46      	ldr	r3, [pc, #280]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d07f      	beq.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8007ef6:	4b43      	ldr	r3, [pc, #268]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	091b      	lsrs	r3, r3, #4
 8007efc:	f003 030f 	and.w	r3, r3, #15
 8007f00:	3301      	adds	r3, #1
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f08:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007f0a:	4b3e      	ldr	r3, [pc, #248]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	0a1b      	lsrs	r3, r3, #8
 8007f10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f14:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8007f16:	4b3b      	ldr	r3, [pc, #236]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	0edb      	lsrs	r3, r3, #27
 8007f1c:	f003 031f 	and.w	r3, r3, #31
 8007f20:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10a      	bne.n	8007f3e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007f28:	4b36      	ldr	r3, [pc, #216]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d002      	beq.n	8007f3a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8007f34:	2311      	movs	r3, #17
 8007f36:	617b      	str	r3, [r7, #20]
 8007f38:	e001      	b.n	8007f3e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007f3a:	2307      	movs	r3, #7
 8007f3c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	fb03 f202 	mul.w	r2, r3, r2
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f4c:	61fb      	str	r3, [r7, #28]
 8007f4e:	e052      	b.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	2b80      	cmp	r3, #128	; 0x80
 8007f54:	d003      	beq.n	8007f5e <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f5c:	d109      	bne.n	8007f72 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f5e:	4b29      	ldr	r3, [pc, #164]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f6a:	d144      	bne.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007f6c:	4b27      	ldr	r3, [pc, #156]	; (800800c <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8007f6e:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f70:	e041      	b.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	2b20      	cmp	r3, #32
 8007f76:	d003      	beq.n	8007f80 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f7e:	d13a      	bne.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8007f80:	4b20      	ldr	r3, [pc, #128]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f8c:	d133      	bne.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007f8e:	4b1d      	ldr	r3, [pc, #116]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f90:	695b      	ldr	r3, [r3, #20]
 8007f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d02d      	beq.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007f9a:	4b1a      	ldr	r3, [pc, #104]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	091b      	lsrs	r3, r3, #4
 8007fa0:	f003 030f 	and.w	r3, r3, #15
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	693a      	ldr	r2, [r7, #16]
 8007fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fac:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007fae:	4b15      	ldr	r3, [pc, #84]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	0a1b      	lsrs	r3, r3, #8
 8007fb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fb8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007fba:	4b12      	ldr	r3, [pc, #72]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	0edb      	lsrs	r3, r3, #27
 8007fc0:	f003 031f 	and.w	r3, r3, #31
 8007fc4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10a      	bne.n	8007fe2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007fcc:	4b0d      	ldr	r3, [pc, #52]	; (8008004 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d002      	beq.n	8007fde <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8007fd8:	2311      	movs	r3, #17
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	e001      	b.n	8007fe2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8007fde:	2307      	movs	r3, #7
 8007fe0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	fb03 f202 	mul.w	r2, r3, r2
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff0:	61fb      	str	r3, [r7, #28]
 8007ff2:	e000      	b.n	8007ff6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007ff4:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8007ff6:	69fb      	ldr	r3, [r7, #28]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3724      	adds	r7, #36	; 0x24
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr
 8008004:	40021000 	.word	0x40021000
 8008008:	001fff68 	.word	0x001fff68
 800800c:	00f42400 	.word	0x00f42400

08008010 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b08a      	sub	sp, #40	; 0x28
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d101      	bne.n	8008022 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e1c7      	b.n	80083b2 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008028:	2b01      	cmp	r3, #1
 800802a:	d10e      	bne.n	800804a <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a81      	ldr	r2, [pc, #516]	; (8008238 <HAL_SAI_Init+0x228>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d107      	bne.n	8008046 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800803a:	2b01      	cmp	r3, #1
 800803c:	d103      	bne.n	8008046 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008042:	2b00      	cmp	r3, #0
 8008044:	d001      	beq.n	800804a <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e1b3      	b.n	80083b2 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7fb fc64 	bl	800392c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f9b1 	bl	80083cc <SAI_Disable>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d001      	beq.n	8008074 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e19e      	b.n	80083b2 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2202      	movs	r2, #2
 8008078:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	2b02      	cmp	r3, #2
 8008082:	d00c      	beq.n	800809e <HAL_SAI_Init+0x8e>
 8008084:	2b02      	cmp	r3, #2
 8008086:	d80d      	bhi.n	80080a4 <HAL_SAI_Init+0x94>
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <HAL_SAI_Init+0x82>
 800808c:	2b01      	cmp	r3, #1
 800808e:	d003      	beq.n	8008098 <HAL_SAI_Init+0x88>
 8008090:	e008      	b.n	80080a4 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008092:	2300      	movs	r3, #0
 8008094:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008096:	e008      	b.n	80080aa <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008098:	2310      	movs	r3, #16
 800809a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800809c:	e005      	b.n	80080aa <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800809e:	2320      	movs	r3, #32
 80080a0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080a2:	e002      	b.n	80080aa <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 80080a4:	2300      	movs	r3, #0
 80080a6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080a8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	2b03      	cmp	r3, #3
 80080b0:	d81d      	bhi.n	80080ee <HAL_SAI_Init+0xde>
 80080b2:	a201      	add	r2, pc, #4	; (adr r2, 80080b8 <HAL_SAI_Init+0xa8>)
 80080b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b8:	080080c9 	.word	0x080080c9
 80080bc:	080080cf 	.word	0x080080cf
 80080c0:	080080d7 	.word	0x080080d7
 80080c4:	080080df 	.word	0x080080df
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80080c8:	2300      	movs	r3, #0
 80080ca:	61fb      	str	r3, [r7, #28]
      break;
 80080cc:	e012      	b.n	80080f4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80080ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080d2:	61fb      	str	r3, [r7, #28]
      break;
 80080d4:	e00e      	b.n	80080f4 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080da:	61fb      	str	r3, [r7, #28]
      break;
 80080dc:	e00a      	b.n	80080f4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080e2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	f043 0301 	orr.w	r3, r3, #1
 80080ea:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080ec:	e002      	b.n	80080f4 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80080ee:	2300      	movs	r3, #0
 80080f0:	61fb      	str	r3, [r7, #28]
      break;
 80080f2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a4f      	ldr	r2, [pc, #316]	; (8008238 <HAL_SAI_Init+0x228>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d004      	beq.n	8008108 <HAL_SAI_Init+0xf8>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a4e      	ldr	r2, [pc, #312]	; (800823c <HAL_SAI_Init+0x22c>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d103      	bne.n	8008110 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8008108:	4a4d      	ldr	r2, [pc, #308]	; (8008240 <HAL_SAI_Init+0x230>)
 800810a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810c:	6013      	str	r3, [r2, #0]
 800810e:	e002      	b.n	8008116 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008110:	4a4c      	ldr	r2, [pc, #304]	; (8008244 <HAL_SAI_Init+0x234>)
 8008112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008114:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d073      	beq.n	8008206 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a45      	ldr	r2, [pc, #276]	; (8008238 <HAL_SAI_Init+0x228>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d004      	beq.n	8008132 <HAL_SAI_Init+0x122>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a43      	ldr	r2, [pc, #268]	; (800823c <HAL_SAI_Init+0x22c>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d105      	bne.n	800813e <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008132:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008136:	f7fe fd3f 	bl	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq>
 800813a:	61b8      	str	r0, [r7, #24]
 800813c:	e004      	b.n	8008148 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800813e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008142:	f7fe fd39 	bl	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008146:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008150:	d120      	bne.n	8008194 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008156:	2b04      	cmp	r3, #4
 8008158:	d102      	bne.n	8008160 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 800815a:	2340      	movs	r3, #64	; 0x40
 800815c:	613b      	str	r3, [r7, #16]
 800815e:	e00a      	b.n	8008176 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008164:	2b08      	cmp	r3, #8
 8008166:	d103      	bne.n	8008170 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8008168:	f44f 7380 	mov.w	r3, #256	; 0x100
 800816c:	613b      	str	r3, [r7, #16]
 800816e:	e002      	b.n	8008176 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008174:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	4613      	mov	r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	4413      	add	r3, r2
 800817e:	005b      	lsls	r3, r3, #1
 8008180:	4619      	mov	r1, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	69db      	ldr	r3, [r3, #28]
 8008186:	693a      	ldr	r2, [r7, #16]
 8008188:	fb02 f303 	mul.w	r3, r2, r3
 800818c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008190:	617b      	str	r3, [r7, #20]
 8008192:	e017      	b.n	80081c4 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008198:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800819c:	d101      	bne.n	80081a2 <HAL_SAI_Init+0x192>
 800819e:	2302      	movs	r3, #2
 80081a0:	e000      	b.n	80081a4 <HAL_SAI_Init+0x194>
 80081a2:	2301      	movs	r3, #1
 80081a4:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	4613      	mov	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	005b      	lsls	r3, r3, #1
 80081b0:	4619      	mov	r1, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	69db      	ldr	r3, [r3, #28]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	fb02 f303 	mul.w	r3, r2, r3
 80081bc:	021b      	lsls	r3, r3, #8
 80081be:	fbb1 f3f3 	udiv	r3, r1, r3
 80081c2:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	4a20      	ldr	r2, [pc, #128]	; (8008248 <HAL_SAI_Init+0x238>)
 80081c8:	fba2 2303 	umull	r2, r3, r2, r3
 80081cc:	08da      	lsrs	r2, r3, #3
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80081d2:	6979      	ldr	r1, [r7, #20]
 80081d4:	4b1c      	ldr	r3, [pc, #112]	; (8008248 <HAL_SAI_Init+0x238>)
 80081d6:	fba3 2301 	umull	r2, r3, r3, r1
 80081da:	08da      	lsrs	r2, r3, #3
 80081dc:	4613      	mov	r3, r2
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	4413      	add	r3, r2
 80081e2:	005b      	lsls	r3, r3, #1
 80081e4:	1aca      	subs	r2, r1, r3
 80081e6:	2a08      	cmp	r2, #8
 80081e8:	d904      	bls.n	80081f4 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	1c5a      	adds	r2, r3, #1
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d104      	bne.n	8008206 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6a1b      	ldr	r3, [r3, #32]
 8008200:	085a      	lsrs	r2, r3, #1
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <HAL_SAI_Init+0x206>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	2b02      	cmp	r3, #2
 8008214:	d109      	bne.n	800822a <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800821a:	2b01      	cmp	r3, #1
 800821c:	d101      	bne.n	8008222 <HAL_SAI_Init+0x212>
 800821e:	2300      	movs	r3, #0
 8008220:	e001      	b.n	8008226 <HAL_SAI_Init+0x216>
 8008222:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008226:	623b      	str	r3, [r7, #32]
 8008228:	e012      	b.n	8008250 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800822e:	2b01      	cmp	r3, #1
 8008230:	d10c      	bne.n	800824c <HAL_SAI_Init+0x23c>
 8008232:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008236:	e00a      	b.n	800824e <HAL_SAI_Init+0x23e>
 8008238:	40015404 	.word	0x40015404
 800823c:	40015424 	.word	0x40015424
 8008240:	40015400 	.word	0x40015400
 8008244:	40015800 	.word	0x40015800
 8008248:	cccccccd 	.word	0xcccccccd
 800824c:	2300      	movs	r3, #0
 800824e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6819      	ldr	r1, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	4b58      	ldr	r3, [pc, #352]	; (80083bc <HAL_SAI_Init+0x3ac>)
 800825c:	400b      	ands	r3, r1
 800825e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6819      	ldr	r1, [r3, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685a      	ldr	r2, [r3, #4]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008274:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800827a:	431a      	orrs	r2, r3
 800827c:	6a3b      	ldr	r3, [r7, #32]
 800827e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8008288:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008294:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	051b      	lsls	r3, r3, #20
 800829c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80082a2:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	430a      	orrs	r2, r1
 80082aa:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	6812      	ldr	r2, [r2, #0]
 80082b6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80082ba:	f023 030f 	bic.w	r3, r3, #15
 80082be:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	6859      	ldr	r1, [r3, #4]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	699a      	ldr	r2, [r3, #24]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ce:	431a      	orrs	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d4:	431a      	orrs	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	430a      	orrs	r2, r1
 80082dc:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6899      	ldr	r1, [r3, #8]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	4b35      	ldr	r3, [pc, #212]	; (80083c0 <HAL_SAI_Init+0x3b0>)
 80082ea:	400b      	ands	r3, r1
 80082ec:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6899      	ldr	r1, [r3, #8]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f8:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082fe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8008304:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 800830a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008310:	3b01      	subs	r3, #1
 8008312:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008314:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	430a      	orrs	r2, r1
 800831c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68d9      	ldr	r1, [r3, #12]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	f24f 0320 	movw	r3, #61472	; 0xf020
 800832c:	400b      	ands	r3, r1
 800832e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68d9      	ldr	r1, [r3, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800833e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008344:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008346:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800834c:	3b01      	subs	r3, #1
 800834e:	021b      	lsls	r3, r3, #8
 8008350:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	430a      	orrs	r2, r1
 8008358:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a19      	ldr	r2, [pc, #100]	; (80083c4 <HAL_SAI_Init+0x3b4>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d119      	bne.n	8008398 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8008364:	4b18      	ldr	r3, [pc, #96]	; (80083c8 <HAL_SAI_Init+0x3b8>)
 8008366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008368:	4a17      	ldr	r2, [pc, #92]	; (80083c8 <HAL_SAI_Init+0x3b8>)
 800836a:	f023 0301 	bic.w	r3, r3, #1
 800836e:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008376:	2b01      	cmp	r3, #1
 8008378:	d10e      	bne.n	8008398 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008382:	3b01      	subs	r3, #1
 8008384:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008386:	4910      	ldr	r1, [pc, #64]	; (80083c8 <HAL_SAI_Init+0x3b8>)
 8008388:	4313      	orrs	r3, r2
 800838a:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800838c:	4b0e      	ldr	r3, [pc, #56]	; (80083c8 <HAL_SAI_Init+0x3b8>)
 800838e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008390:	4a0d      	ldr	r2, [pc, #52]	; (80083c8 <HAL_SAI_Init+0x3b8>)
 8008392:	f043 0301 	orr.w	r3, r3, #1
 8008396:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3728      	adds	r7, #40	; 0x28
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	f805c010 	.word	0xf805c010
 80083c0:	fff88000 	.word	0xfff88000
 80083c4:	40015404 	.word	0x40015404
 80083c8:	40015400 	.word	0x40015400

080083cc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80083d4:	4b18      	ldr	r3, [pc, #96]	; (8008438 <SAI_Disable+0x6c>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a18      	ldr	r2, [pc, #96]	; (800843c <SAI_Disable+0x70>)
 80083da:	fba2 2303 	umull	r2, r3, r2, r3
 80083de:	0b1b      	lsrs	r3, r3, #12
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80083e4:	2300      	movs	r3, #0
 80083e6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80083f6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10a      	bne.n	8008414 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008404:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	72fb      	strb	r3, [r7, #11]
      break;
 8008412:	e009      	b.n	8008428 <SAI_Disable+0x5c>
    }
    count--;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3b01      	subs	r3, #1
 8008418:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1e7      	bne.n	80083f8 <SAI_Disable+0x2c>

  return status;
 8008428:	7afb      	ldrb	r3, [r7, #11]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3714      	adds	r7, #20
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	20000014 	.word	0x20000014
 800843c:	95cbec1b 	.word	0x95cbec1b

08008440 <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d101      	bne.n	8008452 <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e0aa      	b.n	80085a8 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008456:	2b00      	cmp	r3, #0
 8008458:	d106      	bne.n	8008468 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fa fe20 	bl	80030a8 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2202      	movs	r2, #2
 800846c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f022 0201 	bic.w	r2, r2, #1
 800847c:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800848a:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	695a      	ldr	r2, [r3, #20]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800849a:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695a      	ldr	r2, [r3, #20]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80084aa:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80084b4:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	689a      	ldr	r2, [r3, #8]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084c4:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d012      	beq.n	80084f4 <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d107      	bne.n	80084e6 <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68da      	ldr	r2, [r3, #12]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084e2:	609a      	str	r2, [r3, #8]
 80084e4:	e006      	b.n	80084f4 <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	68da      	ldr	r2, [r3, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80084f2:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d104      	bne.n	8008506 <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008504:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	6812      	ldr	r2, [r2, #0]
 8008510:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008514:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008518:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	695a      	ldr	r2, [r3, #20]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	69db      	ldr	r3, [r3, #28]
 800852a:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	430a      	orrs	r2, r1
 8008532:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a1a      	ldr	r2, [r3, #32]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800853c:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008542:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008548:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008554:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008556:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008560:	d110      	bne.n	8008584 <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008566:	2b00      	cmp	r3, #0
 8008568:	d004      	beq.n	8008574 <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 800856e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008572:	d107      	bne.n	8008584 <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008582:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	64da      	str	r2, [r3, #76]	; 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3708      	adds	r7, #8
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80085c6:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80085d0:	61da      	str	r2, [r3, #28]

  /* Enable Alert Interrupt */
  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
 80085d2:	2180      	movs	r1, #128	; 0x80
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 f805 	bl	80085e4 <SMBUS_Enable_IRQ>

  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <SMBUS_Enable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 80085ee:	2300      	movs	r3, #0
 80085f0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <SMBUS_Enable_IRQ+0x20>
  {
    /* Enable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008602:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800860a:	2b38      	cmp	r3, #56	; 0x38
 800860c:	d103      	bne.n	8008616 <SMBUS_Enable_IRQ+0x32>
  {
    /* Enable ADDR, STOP interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008614:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800861c:	2bf2      	cmp	r3, #242	; 0xf2
 800861e:	d103      	bne.n	8008628 <SMBUS_Enable_IRQ+0x44>
  {
    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008626:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	f003 03d4 	and.w	r3, r3, #212	; 0xd4
 800862e:	2bd4      	cmp	r3, #212	; 0xd4
 8008630:	d103      	bne.n	800863a <SMBUS_Enable_IRQ+0x56>
  {
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008638:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of SMBUS interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6819      	ldr	r1, [r3, #0]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	430a      	orrs	r2, r1
 8008648:	601a      	str	r2, [r3, #0]
}
 800864a:	bf00      	nop
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008656:	b580      	push	{r7, lr}
 8008658:	b084      	sub	sp, #16
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e095      	b.n	8008794 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	2b00      	cmp	r3, #0
 800866e:	d108      	bne.n	8008682 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008678:	d009      	beq.n	800868e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	61da      	str	r2, [r3, #28]
 8008680:	e005      	b.n	800868e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b00      	cmp	r3, #0
 800869e:	d106      	bne.n	80086ae <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f7fa fe8b 	bl	80033c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2202      	movs	r2, #2
 80086b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086c4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086ce:	d902      	bls.n	80086d6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80086d0:	2300      	movs	r3, #0
 80086d2:	60fb      	str	r3, [r7, #12]
 80086d4:	e002      	b.n	80086dc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80086d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086da:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80086e4:	d007      	beq.n	80086f6 <HAL_SPI_Init+0xa0>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086ee:	d002      	beq.n	80086f6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008706:	431a      	orrs	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	f003 0302 	and.w	r3, r3, #2
 8008710:	431a      	orrs	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	695b      	ldr	r3, [r3, #20]
 8008716:	f003 0301 	and.w	r3, r3, #1
 800871a:	431a      	orrs	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	699b      	ldr	r3, [r3, #24]
 8008720:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008724:	431a      	orrs	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	69db      	ldr	r3, [r3, #28]
 800872a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800872e:	431a      	orrs	r2, r3
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a1b      	ldr	r3, [r3, #32]
 8008734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008738:	ea42 0103 	orr.w	r1, r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008740:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	430a      	orrs	r2, r1
 800874a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	0c1b      	lsrs	r3, r3, #16
 8008752:	f003 0204 	and.w	r2, r3, #4
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875a:	f003 0310 	and.w	r3, r3, #16
 800875e:	431a      	orrs	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008764:	f003 0308 	and.w	r3, r3, #8
 8008768:	431a      	orrs	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008772:	ea42 0103 	orr.w	r1, r2, r3
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2200      	movs	r2, #0
 8008788:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b088      	sub	sp, #32
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	4613      	mov	r3, r2
 80087aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d101      	bne.n	80087be <HAL_SPI_Transmit+0x22>
 80087ba:	2302      	movs	r3, #2
 80087bc:	e158      	b.n	8008a70 <HAL_SPI_Transmit+0x2d4>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087c6:	f7fb fbe5 	bl	8003f94 <HAL_GetTick>
 80087ca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80087cc:	88fb      	ldrh	r3, [r7, #6]
 80087ce:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d002      	beq.n	80087e2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80087dc:	2302      	movs	r3, #2
 80087de:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087e0:	e13d      	b.n	8008a5e <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d002      	beq.n	80087ee <HAL_SPI_Transmit+0x52>
 80087e8:	88fb      	ldrh	r3, [r7, #6]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d102      	bne.n	80087f4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087f2:	e134      	b.n	8008a5e <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2203      	movs	r2, #3
 80087f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2200      	movs	r2, #0
 8008800:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	88fa      	ldrh	r2, [r7, #6]
 800880c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	88fa      	ldrh	r2, [r7, #6]
 8008812:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2200      	movs	r2, #0
 8008818:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800883e:	d10f      	bne.n	8008860 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800884e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800885e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800886a:	2b40      	cmp	r3, #64	; 0x40
 800886c:	d007      	beq.n	800887e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800887c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008886:	d94b      	bls.n	8008920 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d002      	beq.n	8008896 <HAL_SPI_Transmit+0xfa>
 8008890:	8afb      	ldrh	r3, [r7, #22]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d13e      	bne.n	8008914 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889a:	881a      	ldrh	r2, [r3, #0]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a6:	1c9a      	adds	r2, r3, #2
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80088ba:	e02b      	b.n	8008914 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f003 0302 	and.w	r3, r3, #2
 80088c6:	2b02      	cmp	r3, #2
 80088c8:	d112      	bne.n	80088f0 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ce:	881a      	ldrh	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088da:	1c9a      	adds	r2, r3, #2
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	3b01      	subs	r3, #1
 80088e8:	b29a      	uxth	r2, r3
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80088ee:	e011      	b.n	8008914 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088f0:	f7fb fb50 	bl	8003f94 <HAL_GetTick>
 80088f4:	4602      	mov	r2, r0
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	1ad3      	subs	r3, r2, r3
 80088fa:	683a      	ldr	r2, [r7, #0]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d803      	bhi.n	8008908 <HAL_SPI_Transmit+0x16c>
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008906:	d102      	bne.n	800890e <HAL_SPI_Transmit+0x172>
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d102      	bne.n	8008914 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008912:	e0a4      	b.n	8008a5e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008918:	b29b      	uxth	r3, r3
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1ce      	bne.n	80088bc <HAL_SPI_Transmit+0x120>
 800891e:	e07c      	b.n	8008a1a <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d002      	beq.n	800892e <HAL_SPI_Transmit+0x192>
 8008928:	8afb      	ldrh	r3, [r7, #22]
 800892a:	2b01      	cmp	r3, #1
 800892c:	d170      	bne.n	8008a10 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008932:	b29b      	uxth	r3, r3
 8008934:	2b01      	cmp	r3, #1
 8008936:	d912      	bls.n	800895e <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893c:	881a      	ldrh	r2, [r3, #0]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008948:	1c9a      	adds	r2, r3, #2
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008952:	b29b      	uxth	r3, r3
 8008954:	3b02      	subs	r3, #2
 8008956:	b29a      	uxth	r2, r3
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800895c:	e058      	b.n	8008a10 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	330c      	adds	r3, #12
 8008968:	7812      	ldrb	r2, [r2, #0]
 800896a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008970:	1c5a      	adds	r2, r3, #1
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800897a:	b29b      	uxth	r3, r3
 800897c:	3b01      	subs	r3, #1
 800897e:	b29a      	uxth	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008984:	e044      	b.n	8008a10 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f003 0302 	and.w	r3, r3, #2
 8008990:	2b02      	cmp	r3, #2
 8008992:	d12b      	bne.n	80089ec <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008998:	b29b      	uxth	r3, r3
 800899a:	2b01      	cmp	r3, #1
 800899c:	d912      	bls.n	80089c4 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a2:	881a      	ldrh	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ae:	1c9a      	adds	r2, r3, #2
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	3b02      	subs	r3, #2
 80089bc:	b29a      	uxth	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80089c2:	e025      	b.n	8008a10 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	330c      	adds	r3, #12
 80089ce:	7812      	ldrb	r2, [r2, #0]
 80089d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	3b01      	subs	r3, #1
 80089e4:	b29a      	uxth	r2, r3
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80089ea:	e011      	b.n	8008a10 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089ec:	f7fb fad2 	bl	8003f94 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d803      	bhi.n	8008a04 <HAL_SPI_Transmit+0x268>
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a02:	d102      	bne.n	8008a0a <HAL_SPI_Transmit+0x26e>
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d102      	bne.n	8008a10 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a0e:	e026      	b.n	8008a5e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1b5      	bne.n	8008986 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a1a:	69ba      	ldr	r2, [r7, #24]
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	68f8      	ldr	r0, [r7, #12]
 8008a20:	f000 fce4 	bl	80093ec <SPI_EndRxTxTransaction>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d002      	beq.n	8008a30 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d10a      	bne.n	8008a4e <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a38:	2300      	movs	r3, #0
 8008a3a:	613b      	str	r3, [r7, #16]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	613b      	str	r3, [r7, #16]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	613b      	str	r3, [r7, #16]
 8008a4c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d002      	beq.n	8008a5c <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	77fb      	strb	r3, [r7, #31]
 8008a5a:	e000      	b.n	8008a5e <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008a5c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008a6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3720      	adds	r7, #32
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b088      	sub	sp, #32
 8008a7c:	af02      	add	r7, sp, #8
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	603b      	str	r3, [r7, #0]
 8008a84:	4613      	mov	r3, r2
 8008a86:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a94:	d112      	bne.n	8008abc <HAL_SPI_Receive+0x44>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10e      	bne.n	8008abc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2204      	movs	r2, #4
 8008aa2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008aa6:	88fa      	ldrh	r2, [r7, #6]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	4613      	mov	r3, r2
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	68b9      	ldr	r1, [r7, #8]
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f000 f910 	bl	8008cd8 <HAL_SPI_TransmitReceive>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	e109      	b.n	8008cd0 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d101      	bne.n	8008aca <HAL_SPI_Receive+0x52>
 8008ac6:	2302      	movs	r3, #2
 8008ac8:	e102      	b.n	8008cd0 <HAL_SPI_Receive+0x258>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ad2:	f7fb fa5f 	bl	8003f94 <HAL_GetTick>
 8008ad6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d002      	beq.n	8008aea <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ae8:	e0e9      	b.n	8008cbe <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <HAL_SPI_Receive+0x7e>
 8008af0:	88fb      	ldrh	r3, [r7, #6]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d102      	bne.n	8008afc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008afa:	e0e0      	b.n	8008cbe <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2204      	movs	r2, #4
 8008b00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2200      	movs	r2, #0
 8008b08:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	88fa      	ldrh	r2, [r7, #6]
 8008b14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	88fa      	ldrh	r2, [r7, #6]
 8008b1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b46:	d908      	bls.n	8008b5a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	685a      	ldr	r2, [r3, #4]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b56:	605a      	str	r2, [r3, #4]
 8008b58:	e007      	b.n	8008b6a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008b68:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b72:	d10f      	bne.n	8008b94 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b82:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b92:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b9e:	2b40      	cmp	r3, #64	; 0x40
 8008ba0:	d007      	beq.n	8008bb2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bb0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008bba:	d867      	bhi.n	8008c8c <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008bbc:	e030      	b.n	8008c20 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f003 0301 	and.w	r3, r3, #1
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d117      	bne.n	8008bfc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f103 020c 	add.w	r2, r3, #12
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd8:	7812      	ldrb	r2, [r2, #0]
 8008bda:	b2d2      	uxtb	r2, r2
 8008bdc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be2:	1c5a      	adds	r2, r3, #1
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	b29a      	uxth	r2, r3
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008bfa:	e011      	b.n	8008c20 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bfc:	f7fb f9ca 	bl	8003f94 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d803      	bhi.n	8008c14 <HAL_SPI_Receive+0x19c>
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c12:	d102      	bne.n	8008c1a <HAL_SPI_Receive+0x1a2>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d102      	bne.n	8008c20 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c1e:	e04e      	b.n	8008cbe <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1c8      	bne.n	8008bbe <HAL_SPI_Receive+0x146>
 8008c2c:	e034      	b.n	8008c98 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f003 0301 	and.w	r3, r3, #1
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d115      	bne.n	8008c68 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	68da      	ldr	r2, [r3, #12]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c46:	b292      	uxth	r2, r2
 8008c48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c4e:	1c9a      	adds	r2, r3, #2
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008c66:	e011      	b.n	8008c8c <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c68:	f7fb f994 	bl	8003f94 <HAL_GetTick>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d803      	bhi.n	8008c80 <HAL_SPI_Receive+0x208>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c7e:	d102      	bne.n	8008c86 <HAL_SPI_Receive+0x20e>
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d102      	bne.n	8008c8c <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008c86:	2303      	movs	r3, #3
 8008c88:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c8a:	e018      	b.n	8008cbe <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1ca      	bne.n	8008c2e <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	6839      	ldr	r1, [r7, #0]
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 fb4d 	bl	800933c <SPI_EndRxTransaction>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2220      	movs	r2, #32
 8008cac:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d002      	beq.n	8008cbc <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	75fb      	strb	r3, [r7, #23]
 8008cba:	e000      	b.n	8008cbe <HAL_SPI_Receive+0x246>
  }

error :
 8008cbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3718      	adds	r7, #24
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b08a      	sub	sp, #40	; 0x28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d101      	bne.n	8008cfe <HAL_SPI_TransmitReceive+0x26>
 8008cfa:	2302      	movs	r3, #2
 8008cfc:	e1fb      	b.n	80090f6 <HAL_SPI_TransmitReceive+0x41e>
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2201      	movs	r2, #1
 8008d02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d06:	f7fb f945 	bl	8003f94 <HAL_GetTick>
 8008d0a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008d12:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008d1a:	887b      	ldrh	r3, [r7, #2]
 8008d1c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008d1e:	887b      	ldrh	r3, [r7, #2]
 8008d20:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d22:	7efb      	ldrb	r3, [r7, #27]
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d00e      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x6e>
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d2e:	d106      	bne.n	8008d3e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d102      	bne.n	8008d3e <HAL_SPI_TransmitReceive+0x66>
 8008d38:	7efb      	ldrb	r3, [r7, #27]
 8008d3a:	2b04      	cmp	r3, #4
 8008d3c:	d003      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008d3e:	2302      	movs	r3, #2
 8008d40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008d44:	e1cd      	b.n	80090e2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d005      	beq.n	8008d58 <HAL_SPI_TransmitReceive+0x80>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d002      	beq.n	8008d58 <HAL_SPI_TransmitReceive+0x80>
 8008d52:	887b      	ldrh	r3, [r7, #2]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d103      	bne.n	8008d60 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008d5e:	e1c0      	b.n	80090e2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	2b04      	cmp	r3, #4
 8008d6a:	d003      	beq.n	8008d74 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2205      	movs	r2, #5
 8008d70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	887a      	ldrh	r2, [r7, #2]
 8008d84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	887a      	ldrh	r2, [r7, #2]
 8008d8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	887a      	ldrh	r2, [r7, #2]
 8008d9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	887a      	ldrh	r2, [r7, #2]
 8008da0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008db6:	d802      	bhi.n	8008dbe <HAL_SPI_TransmitReceive+0xe6>
 8008db8:	8a3b      	ldrh	r3, [r7, #16]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d908      	bls.n	8008dd0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	685a      	ldr	r2, [r3, #4]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008dcc:	605a      	str	r2, [r3, #4]
 8008dce:	e007      	b.n	8008de0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008dde:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dea:	2b40      	cmp	r3, #64	; 0x40
 8008dec:	d007      	beq.n	8008dfe <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dfc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e06:	d97c      	bls.n	8008f02 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <HAL_SPI_TransmitReceive+0x13e>
 8008e10:	8a7b      	ldrh	r3, [r7, #18]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d169      	bne.n	8008eea <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1a:	881a      	ldrh	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e26:	1c9a      	adds	r2, r3, #2
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e3a:	e056      	b.n	8008eea <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	f003 0302 	and.w	r3, r3, #2
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d11b      	bne.n	8008e82 <HAL_SPI_TransmitReceive+0x1aa>
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d016      	beq.n	8008e82 <HAL_SPI_TransmitReceive+0x1aa>
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d113      	bne.n	8008e82 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5e:	881a      	ldrh	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e6a:	1c9a      	adds	r2, r3, #2
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	3b01      	subs	r3, #1
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	f003 0301 	and.w	r3, r3, #1
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d11c      	bne.n	8008eca <HAL_SPI_TransmitReceive+0x1f2>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d016      	beq.n	8008eca <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68da      	ldr	r2, [r3, #12]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ea6:	b292      	uxth	r2, r2
 8008ea8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	1c9a      	adds	r2, r3, #2
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	b29a      	uxth	r2, r3
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008eca:	f7fb f863 	bl	8003f94 <HAL_GetTick>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d807      	bhi.n	8008eea <HAL_SPI_TransmitReceive+0x212>
 8008eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008edc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ee0:	d003      	beq.n	8008eea <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008ee8:	e0fb      	b.n	80090e2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1a3      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x164>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d19d      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x164>
 8008f00:	e0df      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d003      	beq.n	8008f12 <HAL_SPI_TransmitReceive+0x23a>
 8008f0a:	8a7b      	ldrh	r3, [r7, #18]
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	f040 80cb 	bne.w	80090a8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d912      	bls.n	8008f42 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f20:	881a      	ldrh	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2c:	1c9a      	adds	r2, r3, #2
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	3b02      	subs	r3, #2
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008f40:	e0b2      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	330c      	adds	r3, #12
 8008f4c:	7812      	ldrb	r2, [r2, #0]
 8008f4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	3b01      	subs	r3, #1
 8008f62:	b29a      	uxth	r2, r3
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f68:	e09e      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f003 0302 	and.w	r3, r3, #2
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d134      	bne.n	8008fe2 <HAL_SPI_TransmitReceive+0x30a>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d02f      	beq.n	8008fe2 <HAL_SPI_TransmitReceive+0x30a>
 8008f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d12c      	bne.n	8008fe2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d912      	bls.n	8008fb8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f96:	881a      	ldrh	r2, [r3, #0]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa2:	1c9a      	adds	r2, r3, #2
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	3b02      	subs	r3, #2
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008fb6:	e012      	b.n	8008fde <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	330c      	adds	r3, #12
 8008fc2:	7812      	ldrb	r2, [r2, #0]
 8008fc4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fca:	1c5a      	adds	r2, r3, #1
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	3b01      	subs	r3, #1
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 0301 	and.w	r3, r3, #1
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d148      	bne.n	8009082 <HAL_SPI_TransmitReceive+0x3aa>
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d042      	beq.n	8009082 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009002:	b29b      	uxth	r3, r3
 8009004:	2b01      	cmp	r3, #1
 8009006:	d923      	bls.n	8009050 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68da      	ldr	r2, [r3, #12]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009012:	b292      	uxth	r2, r2
 8009014:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800901a:	1c9a      	adds	r2, r3, #2
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009026:	b29b      	uxth	r3, r3
 8009028:	3b02      	subs	r3, #2
 800902a:	b29a      	uxth	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009038:	b29b      	uxth	r3, r3
 800903a:	2b01      	cmp	r3, #1
 800903c:	d81f      	bhi.n	800907e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	685a      	ldr	r2, [r3, #4]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800904c:	605a      	str	r2, [r3, #4]
 800904e:	e016      	b.n	800907e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f103 020c 	add.w	r2, r3, #12
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800905c:	7812      	ldrb	r2, [r2, #0]
 800905e:	b2d2      	uxtb	r2, r2
 8009060:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009072:	b29b      	uxth	r3, r3
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800907e:	2301      	movs	r3, #1
 8009080:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009082:	f7fa ff87 	bl	8003f94 <HAL_GetTick>
 8009086:	4602      	mov	r2, r0
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800908e:	429a      	cmp	r2, r3
 8009090:	d803      	bhi.n	800909a <HAL_SPI_TransmitReceive+0x3c2>
 8009092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009098:	d102      	bne.n	80090a0 <HAL_SPI_TransmitReceive+0x3c8>
 800909a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909c:	2b00      	cmp	r3, #0
 800909e:	d103      	bne.n	80090a8 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80090a0:	2303      	movs	r3, #3
 80090a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80090a6:	e01c      	b.n	80090e2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f47f af5b 	bne.w	8008f6a <HAL_SPI_TransmitReceive+0x292>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f47f af54 	bne.w	8008f6a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090c2:	69fa      	ldr	r2, [r7, #28]
 80090c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f000 f990 	bl	80093ec <SPI_EndRxTxTransaction>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d006      	beq.n	80090e0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2220      	movs	r2, #32
 80090dc:	661a      	str	r2, [r3, #96]	; 0x60
 80090de:	e000      	b.n	80090e2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80090e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80090f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3728      	adds	r7, #40	; 0x28
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
	...

08009100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b088      	sub	sp, #32
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	603b      	str	r3, [r7, #0]
 800910c:	4613      	mov	r3, r2
 800910e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009110:	f7fa ff40 	bl	8003f94 <HAL_GetTick>
 8009114:	4602      	mov	r2, r0
 8009116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009118:	1a9b      	subs	r3, r3, r2
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	4413      	add	r3, r2
 800911e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009120:	f7fa ff38 	bl	8003f94 <HAL_GetTick>
 8009124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009126:	4b39      	ldr	r3, [pc, #228]	; (800920c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	015b      	lsls	r3, r3, #5
 800912c:	0d1b      	lsrs	r3, r3, #20
 800912e:	69fa      	ldr	r2, [r7, #28]
 8009130:	fb02 f303 	mul.w	r3, r2, r3
 8009134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009136:	e054      	b.n	80091e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800913e:	d050      	beq.n	80091e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009140:	f7fa ff28 	bl	8003f94 <HAL_GetTick>
 8009144:	4602      	mov	r2, r0
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	1ad3      	subs	r3, r2, r3
 800914a:	69fa      	ldr	r2, [r7, #28]
 800914c:	429a      	cmp	r2, r3
 800914e:	d902      	bls.n	8009156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d13d      	bne.n	80091d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	685a      	ldr	r2, [r3, #4]
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800916e:	d111      	bne.n	8009194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009178:	d004      	beq.n	8009184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009182:	d107      	bne.n	8009194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800919c:	d10f      	bne.n	80091be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80091ac:	601a      	str	r2, [r3, #0]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2201      	movs	r2, #1
 80091c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80091ce:	2303      	movs	r3, #3
 80091d0:	e017      	b.n	8009202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80091d8:	2300      	movs	r3, #0
 80091da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	3b01      	subs	r3, #1
 80091e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	689a      	ldr	r2, [r3, #8]
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	4013      	ands	r3, r2
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	bf0c      	ite	eq
 80091f2:	2301      	moveq	r3, #1
 80091f4:	2300      	movne	r3, #0
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	79fb      	ldrb	r3, [r7, #7]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d19b      	bne.n	8009138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	3720      	adds	r7, #32
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20000014 	.word	0x20000014

08009210 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b08a      	sub	sp, #40	; 0x28
 8009214:	af00      	add	r7, sp, #0
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	607a      	str	r2, [r7, #4]
 800921c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800921e:	2300      	movs	r3, #0
 8009220:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009222:	f7fa feb7 	bl	8003f94 <HAL_GetTick>
 8009226:	4602      	mov	r2, r0
 8009228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800922a:	1a9b      	subs	r3, r3, r2
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	4413      	add	r3, r2
 8009230:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009232:	f7fa feaf 	bl	8003f94 <HAL_GetTick>
 8009236:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	330c      	adds	r3, #12
 800923e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009240:	4b3d      	ldr	r3, [pc, #244]	; (8009338 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	4613      	mov	r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	4413      	add	r3, r2
 800924a:	00da      	lsls	r2, r3, #3
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	0d1b      	lsrs	r3, r3, #20
 8009250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009252:	fb02 f303 	mul.w	r3, r2, r3
 8009256:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009258:	e060      	b.n	800931c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009260:	d107      	bne.n	8009272 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d104      	bne.n	8009272 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	b2db      	uxtb	r3, r3
 800926e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009270:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009278:	d050      	beq.n	800931c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800927a:	f7fa fe8b 	bl	8003f94 <HAL_GetTick>
 800927e:	4602      	mov	r2, r0
 8009280:	6a3b      	ldr	r3, [r7, #32]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009286:	429a      	cmp	r2, r3
 8009288:	d902      	bls.n	8009290 <SPI_WaitFifoStateUntilTimeout+0x80>
 800928a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928c:	2b00      	cmp	r3, #0
 800928e:	d13d      	bne.n	800930c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800929e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092a8:	d111      	bne.n	80092ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092b2:	d004      	beq.n	80092be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092bc:	d107      	bne.n	80092ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092d6:	d10f      	bne.n	80092f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092e6:	601a      	str	r2, [r3, #0]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009308:	2303      	movs	r3, #3
 800930a:	e010      	b.n	800932e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d101      	bne.n	8009316 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009312:	2300      	movs	r3, #0
 8009314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	3b01      	subs	r3, #1
 800931a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689a      	ldr	r2, [r3, #8]
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	4013      	ands	r3, r2
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	429a      	cmp	r2, r3
 800932a:	d196      	bne.n	800925a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3728      	adds	r7, #40	; 0x28
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20000014 	.word	0x20000014

0800933c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af02      	add	r7, sp, #8
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009350:	d111      	bne.n	8009376 <SPI_EndRxTransaction+0x3a>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800935a:	d004      	beq.n	8009366 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009364:	d107      	bne.n	8009376 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009374:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2200      	movs	r2, #0
 800937e:	2180      	movs	r1, #128	; 0x80
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f7ff febd 	bl	8009100 <SPI_WaitFlagStateUntilTimeout>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d007      	beq.n	800939c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009390:	f043 0220 	orr.w	r2, r3, #32
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009398:	2303      	movs	r3, #3
 800939a:	e023      	b.n	80093e4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093a4:	d11d      	bne.n	80093e2 <SPI_EndRxTransaction+0xa6>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093ae:	d004      	beq.n	80093ba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b8:	d113      	bne.n	80093e2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	2200      	movs	r2, #0
 80093c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f7ff ff22 	bl	8009210 <SPI_WaitFifoStateUntilTimeout>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d007      	beq.n	80093e2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093d6:	f043 0220 	orr.w	r2, r3, #32
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80093de:	2303      	movs	r3, #3
 80093e0:	e000      	b.n	80093e4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af02      	add	r7, sp, #8
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	2200      	movs	r2, #0
 8009400:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f7ff ff03 	bl	8009210 <SPI_WaitFifoStateUntilTimeout>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d007      	beq.n	8009420 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009414:	f043 0220 	orr.w	r2, r3, #32
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800941c:	2303      	movs	r3, #3
 800941e:	e027      	b.n	8009470 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	2200      	movs	r2, #0
 8009428:	2180      	movs	r1, #128	; 0x80
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f7ff fe68 	bl	8009100 <SPI_WaitFlagStateUntilTimeout>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d007      	beq.n	8009446 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800943a:	f043 0220 	orr.w	r2, r3, #32
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009442:	2303      	movs	r3, #3
 8009444:	e014      	b.n	8009470 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	9300      	str	r3, [sp, #0]
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2200      	movs	r2, #0
 800944e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f7ff fedc 	bl	8009210 <SPI_WaitFifoStateUntilTimeout>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d007      	beq.n	800946e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009462:	f043 0220 	orr.w	r2, r3, #32
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800946a:	2303      	movs	r3, #3
 800946c:	e000      	b.n	8009470 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800946e:	2300      	movs	r3, #0
}
 8009470:	4618      	mov	r0, r3
 8009472:	3710      	adds	r7, #16
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b082      	sub	sp, #8
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d101      	bne.n	800948a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009486:	2301      	movs	r3, #1
 8009488:	e049      	b.n	800951e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009490:	b2db      	uxtb	r3, r3
 8009492:	2b00      	cmp	r3, #0
 8009494:	d106      	bne.n	80094a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f7fa f804 	bl	80034ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2202      	movs	r2, #2
 80094a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	3304      	adds	r3, #4
 80094b4:	4619      	mov	r1, r3
 80094b6:	4610      	mov	r0, r2
 80094b8:	f000 ffaa 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2201      	movs	r2, #1
 8009500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2201      	movs	r2, #1
 8009508:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2201      	movs	r2, #1
 8009510:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	4618      	mov	r0, r3
 8009520:	3708      	adds	r7, #8
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
	...

08009528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009536:	b2db      	uxtb	r3, r3
 8009538:	2b01      	cmp	r3, #1
 800953a:	d001      	beq.n	8009540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e04f      	b.n	80095e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2202      	movs	r2, #2
 8009544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	68da      	ldr	r2, [r3, #12]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f042 0201 	orr.w	r2, r2, #1
 8009556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a23      	ldr	r2, [pc, #140]	; (80095ec <HAL_TIM_Base_Start_IT+0xc4>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d01d      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800956a:	d018      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a1f      	ldr	r2, [pc, #124]	; (80095f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d013      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a1e      	ldr	r2, [pc, #120]	; (80095f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d00e      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a1c      	ldr	r2, [pc, #112]	; (80095f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d009      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a1b      	ldr	r2, [pc, #108]	; (80095fc <HAL_TIM_Base_Start_IT+0xd4>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d004      	beq.n	800959e <HAL_TIM_Base_Start_IT+0x76>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a19      	ldr	r2, [pc, #100]	; (8009600 <HAL_TIM_Base_Start_IT+0xd8>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d115      	bne.n	80095ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	689a      	ldr	r2, [r3, #8]
 80095a4:	4b17      	ldr	r3, [pc, #92]	; (8009604 <HAL_TIM_Base_Start_IT+0xdc>)
 80095a6:	4013      	ands	r3, r2
 80095a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2b06      	cmp	r3, #6
 80095ae:	d015      	beq.n	80095dc <HAL_TIM_Base_Start_IT+0xb4>
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095b6:	d011      	beq.n	80095dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f042 0201 	orr.w	r2, r2, #1
 80095c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095c8:	e008      	b.n	80095dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f042 0201 	orr.w	r2, r2, #1
 80095d8:	601a      	str	r2, [r3, #0]
 80095da:	e000      	b.n	80095de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095de:	2300      	movs	r3, #0
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3714      	adds	r7, #20
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr
 80095ec:	40012c00 	.word	0x40012c00
 80095f0:	40000400 	.word	0x40000400
 80095f4:	40000800 	.word	0x40000800
 80095f8:	40000c00 	.word	0x40000c00
 80095fc:	40013400 	.word	0x40013400
 8009600:	40014000 	.word	0x40014000
 8009604:	00010007 	.word	0x00010007

08009608 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f022 0201 	bic.w	r2, r2, #1
 800961e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6a1a      	ldr	r2, [r3, #32]
 8009626:	f241 1311 	movw	r3, #4369	; 0x1111
 800962a:	4013      	ands	r3, r2
 800962c:	2b00      	cmp	r3, #0
 800962e:	d10f      	bne.n	8009650 <HAL_TIM_Base_Stop_IT+0x48>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6a1a      	ldr	r2, [r3, #32]
 8009636:	f240 4344 	movw	r3, #1092	; 0x444
 800963a:	4013      	ands	r3, r2
 800963c:	2b00      	cmp	r3, #0
 800963e:	d107      	bne.n	8009650 <HAL_TIM_Base_Stop_IT+0x48>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f022 0201 	bic.w	r2, r2, #1
 800964e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	370c      	adds	r7, #12
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr

08009666 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b082      	sub	sp, #8
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d101      	bne.n	8009678 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009674:	2301      	movs	r3, #1
 8009676:	e049      	b.n	800970c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800967e:	b2db      	uxtb	r3, r3
 8009680:	2b00      	cmp	r3, #0
 8009682:	d106      	bne.n	8009692 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f7fa f867 	bl	8003760 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2202      	movs	r2, #2
 8009696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	3304      	adds	r3, #4
 80096a2:	4619      	mov	r1, r3
 80096a4:	4610      	mov	r0, r2
 80096a6:	f000 feb3 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2201      	movs	r2, #1
 8009706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3708      	adds	r7, #8
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d109      	bne.n	8009738 <HAL_TIM_PWM_Start+0x24>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800972a:	b2db      	uxtb	r3, r3
 800972c:	2b01      	cmp	r3, #1
 800972e:	bf14      	ite	ne
 8009730:	2301      	movne	r3, #1
 8009732:	2300      	moveq	r3, #0
 8009734:	b2db      	uxtb	r3, r3
 8009736:	e03c      	b.n	80097b2 <HAL_TIM_PWM_Start+0x9e>
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	2b04      	cmp	r3, #4
 800973c:	d109      	bne.n	8009752 <HAL_TIM_PWM_Start+0x3e>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b01      	cmp	r3, #1
 8009748:	bf14      	ite	ne
 800974a:	2301      	movne	r3, #1
 800974c:	2300      	moveq	r3, #0
 800974e:	b2db      	uxtb	r3, r3
 8009750:	e02f      	b.n	80097b2 <HAL_TIM_PWM_Start+0x9e>
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b08      	cmp	r3, #8
 8009756:	d109      	bne.n	800976c <HAL_TIM_PWM_Start+0x58>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800975e:	b2db      	uxtb	r3, r3
 8009760:	2b01      	cmp	r3, #1
 8009762:	bf14      	ite	ne
 8009764:	2301      	movne	r3, #1
 8009766:	2300      	moveq	r3, #0
 8009768:	b2db      	uxtb	r3, r3
 800976a:	e022      	b.n	80097b2 <HAL_TIM_PWM_Start+0x9e>
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	2b0c      	cmp	r3, #12
 8009770:	d109      	bne.n	8009786 <HAL_TIM_PWM_Start+0x72>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b01      	cmp	r3, #1
 800977c:	bf14      	ite	ne
 800977e:	2301      	movne	r3, #1
 8009780:	2300      	moveq	r3, #0
 8009782:	b2db      	uxtb	r3, r3
 8009784:	e015      	b.n	80097b2 <HAL_TIM_PWM_Start+0x9e>
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	2b10      	cmp	r3, #16
 800978a:	d109      	bne.n	80097a0 <HAL_TIM_PWM_Start+0x8c>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009792:	b2db      	uxtb	r3, r3
 8009794:	2b01      	cmp	r3, #1
 8009796:	bf14      	ite	ne
 8009798:	2301      	movne	r3, #1
 800979a:	2300      	moveq	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	e008      	b.n	80097b2 <HAL_TIM_PWM_Start+0x9e>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	bf14      	ite	ne
 80097ac:	2301      	movne	r3, #1
 80097ae:	2300      	moveq	r3, #0
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	e09c      	b.n	80098f4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d104      	bne.n	80097ca <HAL_TIM_PWM_Start+0xb6>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2202      	movs	r2, #2
 80097c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097c8:	e023      	b.n	8009812 <HAL_TIM_PWM_Start+0xfe>
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2b04      	cmp	r3, #4
 80097ce:	d104      	bne.n	80097da <HAL_TIM_PWM_Start+0xc6>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097d8:	e01b      	b.n	8009812 <HAL_TIM_PWM_Start+0xfe>
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2b08      	cmp	r3, #8
 80097de:	d104      	bne.n	80097ea <HAL_TIM_PWM_Start+0xd6>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2202      	movs	r2, #2
 80097e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097e8:	e013      	b.n	8009812 <HAL_TIM_PWM_Start+0xfe>
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2b0c      	cmp	r3, #12
 80097ee:	d104      	bne.n	80097fa <HAL_TIM_PWM_Start+0xe6>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2202      	movs	r2, #2
 80097f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097f8:	e00b      	b.n	8009812 <HAL_TIM_PWM_Start+0xfe>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b10      	cmp	r3, #16
 80097fe:	d104      	bne.n	800980a <HAL_TIM_PWM_Start+0xf6>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2202      	movs	r2, #2
 8009804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009808:	e003      	b.n	8009812 <HAL_TIM_PWM_Start+0xfe>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2202      	movs	r2, #2
 800980e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2201      	movs	r2, #1
 8009818:	6839      	ldr	r1, [r7, #0]
 800981a:	4618      	mov	r0, r3
 800981c:	f001 fb26 	bl	800ae6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a35      	ldr	r2, [pc, #212]	; (80098fc <HAL_TIM_PWM_Start+0x1e8>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d013      	beq.n	8009852 <HAL_TIM_PWM_Start+0x13e>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a34      	ldr	r2, [pc, #208]	; (8009900 <HAL_TIM_PWM_Start+0x1ec>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d00e      	beq.n	8009852 <HAL_TIM_PWM_Start+0x13e>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a32      	ldr	r2, [pc, #200]	; (8009904 <HAL_TIM_PWM_Start+0x1f0>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d009      	beq.n	8009852 <HAL_TIM_PWM_Start+0x13e>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a31      	ldr	r2, [pc, #196]	; (8009908 <HAL_TIM_PWM_Start+0x1f4>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d004      	beq.n	8009852 <HAL_TIM_PWM_Start+0x13e>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a2f      	ldr	r2, [pc, #188]	; (800990c <HAL_TIM_PWM_Start+0x1f8>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d101      	bne.n	8009856 <HAL_TIM_PWM_Start+0x142>
 8009852:	2301      	movs	r3, #1
 8009854:	e000      	b.n	8009858 <HAL_TIM_PWM_Start+0x144>
 8009856:	2300      	movs	r3, #0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d007      	beq.n	800986c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800986a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a22      	ldr	r2, [pc, #136]	; (80098fc <HAL_TIM_PWM_Start+0x1e8>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d01d      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800987e:	d018      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a22      	ldr	r2, [pc, #136]	; (8009910 <HAL_TIM_PWM_Start+0x1fc>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d013      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a21      	ldr	r2, [pc, #132]	; (8009914 <HAL_TIM_PWM_Start+0x200>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d00e      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a1f      	ldr	r2, [pc, #124]	; (8009918 <HAL_TIM_PWM_Start+0x204>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d009      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a17      	ldr	r2, [pc, #92]	; (8009900 <HAL_TIM_PWM_Start+0x1ec>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d004      	beq.n	80098b2 <HAL_TIM_PWM_Start+0x19e>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a15      	ldr	r2, [pc, #84]	; (8009904 <HAL_TIM_PWM_Start+0x1f0>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d115      	bne.n	80098de <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	689a      	ldr	r2, [r3, #8]
 80098b8:	4b18      	ldr	r3, [pc, #96]	; (800991c <HAL_TIM_PWM_Start+0x208>)
 80098ba:	4013      	ands	r3, r2
 80098bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2b06      	cmp	r3, #6
 80098c2:	d015      	beq.n	80098f0 <HAL_TIM_PWM_Start+0x1dc>
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098ca:	d011      	beq.n	80098f0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f042 0201 	orr.w	r2, r2, #1
 80098da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098dc:	e008      	b.n	80098f0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f042 0201 	orr.w	r2, r2, #1
 80098ec:	601a      	str	r2, [r3, #0]
 80098ee:	e000      	b.n	80098f2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	40012c00 	.word	0x40012c00
 8009900:	40013400 	.word	0x40013400
 8009904:	40014000 	.word	0x40014000
 8009908:	40014400 	.word	0x40014400
 800990c:	40014800 	.word	0x40014800
 8009910:	40000400 	.word	0x40000400
 8009914:	40000800 	.word	0x40000800
 8009918:	40000c00 	.word	0x40000c00
 800991c:	00010007 	.word	0x00010007

08009920 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b082      	sub	sp, #8
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d101      	bne.n	8009932 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e049      	b.n	80099c6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b00      	cmp	r3, #0
 800993c:	d106      	bne.n	800994c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f841 	bl	80099ce <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2202      	movs	r2, #2
 8009950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	3304      	adds	r3, #4
 800995c:	4619      	mov	r1, r3
 800995e:	4610      	mov	r0, r2
 8009960:	f000 fd56 	bl	800a410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80099ce:	b480      	push	{r7}
 80099d0:	b083      	sub	sp, #12
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80099d6:	bf00      	nop
 80099d8:	370c      	adds	r7, #12
 80099da:	46bd      	mov	sp, r7
 80099dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e0:	4770      	bx	lr
	...

080099e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099ee:	2300      	movs	r3, #0
 80099f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d104      	bne.n	8009a02 <HAL_TIM_IC_Start_IT+0x1e>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	e023      	b.n	8009a4a <HAL_TIM_IC_Start_IT+0x66>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b04      	cmp	r3, #4
 8009a06:	d104      	bne.n	8009a12 <HAL_TIM_IC_Start_IT+0x2e>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	e01b      	b.n	8009a4a <HAL_TIM_IC_Start_IT+0x66>
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b08      	cmp	r3, #8
 8009a16:	d104      	bne.n	8009a22 <HAL_TIM_IC_Start_IT+0x3e>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	e013      	b.n	8009a4a <HAL_TIM_IC_Start_IT+0x66>
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b0c      	cmp	r3, #12
 8009a26:	d104      	bne.n	8009a32 <HAL_TIM_IC_Start_IT+0x4e>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	e00b      	b.n	8009a4a <HAL_TIM_IC_Start_IT+0x66>
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	2b10      	cmp	r3, #16
 8009a36:	d104      	bne.n	8009a42 <HAL_TIM_IC_Start_IT+0x5e>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	e003      	b.n	8009a4a <HAL_TIM_IC_Start_IT+0x66>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d104      	bne.n	8009a5c <HAL_TIM_IC_Start_IT+0x78>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	e013      	b.n	8009a84 <HAL_TIM_IC_Start_IT+0xa0>
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	2b04      	cmp	r3, #4
 8009a60:	d104      	bne.n	8009a6c <HAL_TIM_IC_Start_IT+0x88>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	e00b      	b.n	8009a84 <HAL_TIM_IC_Start_IT+0xa0>
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	2b08      	cmp	r3, #8
 8009a70:	d104      	bne.n	8009a7c <HAL_TIM_IC_Start_IT+0x98>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	e003      	b.n	8009a84 <HAL_TIM_IC_Start_IT+0xa0>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a86:	7bbb      	ldrb	r3, [r7, #14]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d102      	bne.n	8009a92 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a8c:	7b7b      	ldrb	r3, [r7, #13]
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d001      	beq.n	8009a96 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e0dd      	b.n	8009c52 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d104      	bne.n	8009aa6 <HAL_TIM_IC_Start_IT+0xc2>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009aa4:	e023      	b.n	8009aee <HAL_TIM_IC_Start_IT+0x10a>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b04      	cmp	r3, #4
 8009aaa:	d104      	bne.n	8009ab6 <HAL_TIM_IC_Start_IT+0xd2>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ab4:	e01b      	b.n	8009aee <HAL_TIM_IC_Start_IT+0x10a>
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2b08      	cmp	r3, #8
 8009aba:	d104      	bne.n	8009ac6 <HAL_TIM_IC_Start_IT+0xe2>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ac4:	e013      	b.n	8009aee <HAL_TIM_IC_Start_IT+0x10a>
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b0c      	cmp	r3, #12
 8009aca:	d104      	bne.n	8009ad6 <HAL_TIM_IC_Start_IT+0xf2>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2202      	movs	r2, #2
 8009ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ad4:	e00b      	b.n	8009aee <HAL_TIM_IC_Start_IT+0x10a>
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	2b10      	cmp	r3, #16
 8009ada:	d104      	bne.n	8009ae6 <HAL_TIM_IC_Start_IT+0x102>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2202      	movs	r2, #2
 8009ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ae4:	e003      	b.n	8009aee <HAL_TIM_IC_Start_IT+0x10a>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2202      	movs	r2, #2
 8009aea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d104      	bne.n	8009afe <HAL_TIM_IC_Start_IT+0x11a>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2202      	movs	r2, #2
 8009af8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009afc:	e013      	b.n	8009b26 <HAL_TIM_IC_Start_IT+0x142>
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2b04      	cmp	r3, #4
 8009b02:	d104      	bne.n	8009b0e <HAL_TIM_IC_Start_IT+0x12a>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2202      	movs	r2, #2
 8009b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b0c:	e00b      	b.n	8009b26 <HAL_TIM_IC_Start_IT+0x142>
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	2b08      	cmp	r3, #8
 8009b12:	d104      	bne.n	8009b1e <HAL_TIM_IC_Start_IT+0x13a>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2202      	movs	r2, #2
 8009b18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009b1c:	e003      	b.n	8009b26 <HAL_TIM_IC_Start_IT+0x142>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2202      	movs	r2, #2
 8009b22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2b0c      	cmp	r3, #12
 8009b2a:	d841      	bhi.n	8009bb0 <HAL_TIM_IC_Start_IT+0x1cc>
 8009b2c:	a201      	add	r2, pc, #4	; (adr r2, 8009b34 <HAL_TIM_IC_Start_IT+0x150>)
 8009b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b32:	bf00      	nop
 8009b34:	08009b69 	.word	0x08009b69
 8009b38:	08009bb1 	.word	0x08009bb1
 8009b3c:	08009bb1 	.word	0x08009bb1
 8009b40:	08009bb1 	.word	0x08009bb1
 8009b44:	08009b7b 	.word	0x08009b7b
 8009b48:	08009bb1 	.word	0x08009bb1
 8009b4c:	08009bb1 	.word	0x08009bb1
 8009b50:	08009bb1 	.word	0x08009bb1
 8009b54:	08009b8d 	.word	0x08009b8d
 8009b58:	08009bb1 	.word	0x08009bb1
 8009b5c:	08009bb1 	.word	0x08009bb1
 8009b60:	08009bb1 	.word	0x08009bb1
 8009b64:	08009b9f 	.word	0x08009b9f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68da      	ldr	r2, [r3, #12]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f042 0202 	orr.w	r2, r2, #2
 8009b76:	60da      	str	r2, [r3, #12]
      break;
 8009b78:	e01d      	b.n	8009bb6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	68da      	ldr	r2, [r3, #12]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f042 0204 	orr.w	r2, r2, #4
 8009b88:	60da      	str	r2, [r3, #12]
      break;
 8009b8a:	e014      	b.n	8009bb6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68da      	ldr	r2, [r3, #12]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f042 0208 	orr.w	r2, r2, #8
 8009b9a:	60da      	str	r2, [r3, #12]
      break;
 8009b9c:	e00b      	b.n	8009bb6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68da      	ldr	r2, [r3, #12]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f042 0210 	orr.w	r2, r2, #16
 8009bac:	60da      	str	r2, [r3, #12]
      break;
 8009bae:	e002      	b.n	8009bb6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8009bb4:	bf00      	nop
  }

  if (status == HAL_OK)
 8009bb6:	7bfb      	ldrb	r3, [r7, #15]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d149      	bne.n	8009c50 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	6839      	ldr	r1, [r7, #0]
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f001 f951 	bl	800ae6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a23      	ldr	r2, [pc, #140]	; (8009c5c <HAL_TIM_IC_Start_IT+0x278>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d01d      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bdc:	d018      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a1f      	ldr	r2, [pc, #124]	; (8009c60 <HAL_TIM_IC_Start_IT+0x27c>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d013      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a1d      	ldr	r2, [pc, #116]	; (8009c64 <HAL_TIM_IC_Start_IT+0x280>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00e      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a1c      	ldr	r2, [pc, #112]	; (8009c68 <HAL_TIM_IC_Start_IT+0x284>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d009      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a1a      	ldr	r2, [pc, #104]	; (8009c6c <HAL_TIM_IC_Start_IT+0x288>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d004      	beq.n	8009c10 <HAL_TIM_IC_Start_IT+0x22c>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a19      	ldr	r2, [pc, #100]	; (8009c70 <HAL_TIM_IC_Start_IT+0x28c>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d115      	bne.n	8009c3c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689a      	ldr	r2, [r3, #8]
 8009c16:	4b17      	ldr	r3, [pc, #92]	; (8009c74 <HAL_TIM_IC_Start_IT+0x290>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	2b06      	cmp	r3, #6
 8009c20:	d015      	beq.n	8009c4e <HAL_TIM_IC_Start_IT+0x26a>
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c28:	d011      	beq.n	8009c4e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f042 0201 	orr.w	r2, r2, #1
 8009c38:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c3a:	e008      	b.n	8009c4e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f042 0201 	orr.w	r2, r2, #1
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	e000      	b.n	8009c50 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c4e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	40012c00 	.word	0x40012c00
 8009c60:	40000400 	.word	0x40000400
 8009c64:	40000800 	.word	0x40000800
 8009c68:	40000c00 	.word	0x40000c00
 8009c6c:	40013400 	.word	0x40013400
 8009c70:	40014000 	.word	0x40014000
 8009c74:	00010007 	.word	0x00010007

08009c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	f003 0302 	and.w	r3, r3, #2
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d122      	bne.n	8009cd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	f003 0302 	and.w	r3, r3, #2
 8009c98:	2b02      	cmp	r3, #2
 8009c9a:	d11b      	bne.n	8009cd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f06f 0202 	mvn.w	r2, #2
 8009ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	699b      	ldr	r3, [r3, #24]
 8009cb2:	f003 0303 	and.w	r3, r3, #3
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d003      	beq.n	8009cc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fb89 	bl	800a3d2 <HAL_TIM_IC_CaptureCallback>
 8009cc0:	e005      	b.n	8009cce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fb7b 	bl	800a3be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fb8c 	bl	800a3e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	691b      	ldr	r3, [r3, #16]
 8009cda:	f003 0304 	and.w	r3, r3, #4
 8009cde:	2b04      	cmp	r3, #4
 8009ce0:	d122      	bne.n	8009d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	f003 0304 	and.w	r3, r3, #4
 8009cec:	2b04      	cmp	r3, #4
 8009cee:	d11b      	bne.n	8009d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f06f 0204 	mvn.w	r2, #4
 8009cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	699b      	ldr	r3, [r3, #24]
 8009d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d003      	beq.n	8009d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 fb5f 	bl	800a3d2 <HAL_TIM_IC_CaptureCallback>
 8009d14:	e005      	b.n	8009d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f000 fb51 	bl	800a3be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 fb62 	bl	800a3e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	691b      	ldr	r3, [r3, #16]
 8009d2e:	f003 0308 	and.w	r3, r3, #8
 8009d32:	2b08      	cmp	r3, #8
 8009d34:	d122      	bne.n	8009d7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	f003 0308 	and.w	r3, r3, #8
 8009d40:	2b08      	cmp	r3, #8
 8009d42:	d11b      	bne.n	8009d7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f06f 0208 	mvn.w	r2, #8
 8009d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2204      	movs	r2, #4
 8009d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	69db      	ldr	r3, [r3, #28]
 8009d5a:	f003 0303 	and.w	r3, r3, #3
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d003      	beq.n	8009d6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 fb35 	bl	800a3d2 <HAL_TIM_IC_CaptureCallback>
 8009d68:	e005      	b.n	8009d76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 fb27 	bl	800a3be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 fb38 	bl	800a3e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	f003 0310 	and.w	r3, r3, #16
 8009d86:	2b10      	cmp	r3, #16
 8009d88:	d122      	bne.n	8009dd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	f003 0310 	and.w	r3, r3, #16
 8009d94:	2b10      	cmp	r3, #16
 8009d96:	d11b      	bne.n	8009dd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f06f 0210 	mvn.w	r2, #16
 8009da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2208      	movs	r2, #8
 8009da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	69db      	ldr	r3, [r3, #28]
 8009dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d003      	beq.n	8009dbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fb0b 	bl	800a3d2 <HAL_TIM_IC_CaptureCallback>
 8009dbc:	e005      	b.n	8009dca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 fafd 	bl	800a3be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 fb0e 	bl	800a3e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	2b01      	cmp	r3, #1
 8009ddc:	d10e      	bne.n	8009dfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	f003 0301 	and.w	r3, r3, #1
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d107      	bne.n	8009dfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f06f 0201 	mvn.w	r2, #1
 8009df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fad7 	bl	800a3aa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e06:	2b80      	cmp	r3, #128	; 0x80
 8009e08:	d10e      	bne.n	8009e28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e14:	2b80      	cmp	r3, #128	; 0x80
 8009e16:	d107      	bne.n	8009e28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f001 f958 	bl	800b0d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	691b      	ldr	r3, [r3, #16]
 8009e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e36:	d10e      	bne.n	8009e56 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e42:	2b80      	cmp	r3, #128	; 0x80
 8009e44:	d107      	bne.n	8009e56 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f001 f94b 	bl	800b0ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	691b      	ldr	r3, [r3, #16]
 8009e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e60:	2b40      	cmp	r3, #64	; 0x40
 8009e62:	d10e      	bne.n	8009e82 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6e:	2b40      	cmp	r3, #64	; 0x40
 8009e70:	d107      	bne.n	8009e82 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 fabc 	bl	800a3fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	f003 0320 	and.w	r3, r3, #32
 8009e8c:	2b20      	cmp	r3, #32
 8009e8e:	d10e      	bne.n	8009eae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	f003 0320 	and.w	r3, r3, #32
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	d107      	bne.n	8009eae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f06f 0220 	mvn.w	r2, #32
 8009ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f001 f90b 	bl	800b0c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009eae:	bf00      	nop
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b086      	sub	sp, #24
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	60f8      	str	r0, [r7, #12]
 8009ebe:	60b9      	str	r1, [r7, #8]
 8009ec0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d101      	bne.n	8009ed4 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	e088      	b.n	8009fe6 <HAL_TIM_IC_ConfigChannel+0x130>
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d11b      	bne.n	8009f1a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6818      	ldr	r0, [r3, #0]
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	6819      	ldr	r1, [r3, #0]
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	685a      	ldr	r2, [r3, #4]
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	f000 fdfd 	bl	800aaf0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	699a      	ldr	r2, [r3, #24]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f022 020c 	bic.w	r2, r2, #12
 8009f04:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	6999      	ldr	r1, [r3, #24]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	430a      	orrs	r2, r1
 8009f16:	619a      	str	r2, [r3, #24]
 8009f18:	e060      	b.n	8009fdc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2b04      	cmp	r3, #4
 8009f1e:	d11c      	bne.n	8009f5a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	6818      	ldr	r0, [r3, #0]
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	6819      	ldr	r1, [r3, #0]
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	f000 fe7b 	bl	800ac2a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	699a      	ldr	r2, [r3, #24]
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009f42:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	6999      	ldr	r1, [r3, #24]
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	021a      	lsls	r2, r3, #8
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	430a      	orrs	r2, r1
 8009f56:	619a      	str	r2, [r3, #24]
 8009f58:	e040      	b.n	8009fdc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b08      	cmp	r3, #8
 8009f5e:	d11b      	bne.n	8009f98 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6818      	ldr	r0, [r3, #0]
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	6819      	ldr	r1, [r3, #0]
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	f000 fec8 	bl	800ad04 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	69da      	ldr	r2, [r3, #28]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f022 020c 	bic.w	r2, r2, #12
 8009f82:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	69d9      	ldr	r1, [r3, #28]
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	689a      	ldr	r2, [r3, #8]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	430a      	orrs	r2, r1
 8009f94:	61da      	str	r2, [r3, #28]
 8009f96:	e021      	b.n	8009fdc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b0c      	cmp	r3, #12
 8009f9c:	d11c      	bne.n	8009fd8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6818      	ldr	r0, [r3, #0]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	6819      	ldr	r1, [r3, #0]
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	685a      	ldr	r2, [r3, #4]
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	f000 fee5 	bl	800ad7c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	69da      	ldr	r2, [r3, #28]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009fc0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	69d9      	ldr	r1, [r3, #28]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	021a      	lsls	r2, r3, #8
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	430a      	orrs	r2, r1
 8009fd4:	61da      	str	r2, [r3, #28]
 8009fd6:	e001      	b.n	8009fdc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3718      	adds	r7, #24
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
	...

08009ff0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a006:	2b01      	cmp	r3, #1
 800a008:	d101      	bne.n	800a00e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a00a:	2302      	movs	r3, #2
 800a00c:	e0ff      	b.n	800a20e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2201      	movs	r2, #1
 800a012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b14      	cmp	r3, #20
 800a01a:	f200 80f0 	bhi.w	800a1fe <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a01e:	a201      	add	r2, pc, #4	; (adr r2, 800a024 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a024:	0800a079 	.word	0x0800a079
 800a028:	0800a1ff 	.word	0x0800a1ff
 800a02c:	0800a1ff 	.word	0x0800a1ff
 800a030:	0800a1ff 	.word	0x0800a1ff
 800a034:	0800a0b9 	.word	0x0800a0b9
 800a038:	0800a1ff 	.word	0x0800a1ff
 800a03c:	0800a1ff 	.word	0x0800a1ff
 800a040:	0800a1ff 	.word	0x0800a1ff
 800a044:	0800a0fb 	.word	0x0800a0fb
 800a048:	0800a1ff 	.word	0x0800a1ff
 800a04c:	0800a1ff 	.word	0x0800a1ff
 800a050:	0800a1ff 	.word	0x0800a1ff
 800a054:	0800a13b 	.word	0x0800a13b
 800a058:	0800a1ff 	.word	0x0800a1ff
 800a05c:	0800a1ff 	.word	0x0800a1ff
 800a060:	0800a1ff 	.word	0x0800a1ff
 800a064:	0800a17d 	.word	0x0800a17d
 800a068:	0800a1ff 	.word	0x0800a1ff
 800a06c:	0800a1ff 	.word	0x0800a1ff
 800a070:	0800a1ff 	.word	0x0800a1ff
 800a074:	0800a1bd 	.word	0x0800a1bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	68b9      	ldr	r1, [r7, #8]
 800a07e:	4618      	mov	r0, r3
 800a080:	f000 fa60 	bl	800a544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	699a      	ldr	r2, [r3, #24]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f042 0208 	orr.w	r2, r2, #8
 800a092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	699a      	ldr	r2, [r3, #24]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f022 0204 	bic.w	r2, r2, #4
 800a0a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	6999      	ldr	r1, [r3, #24]
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	691a      	ldr	r2, [r3, #16]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	619a      	str	r2, [r3, #24]
      break;
 800a0b6:	e0a5      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68b9      	ldr	r1, [r7, #8]
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 fad0 	bl	800a664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	699a      	ldr	r2, [r3, #24]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	699a      	ldr	r2, [r3, #24]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	6999      	ldr	r1, [r3, #24]
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	691b      	ldr	r3, [r3, #16]
 800a0ee:	021a      	lsls	r2, r3, #8
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	430a      	orrs	r2, r1
 800a0f6:	619a      	str	r2, [r3, #24]
      break;
 800a0f8:	e084      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	68b9      	ldr	r1, [r7, #8]
 800a100:	4618      	mov	r0, r3
 800a102:	f000 fb39 	bl	800a778 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69da      	ldr	r2, [r3, #28]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f042 0208 	orr.w	r2, r2, #8
 800a114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	69da      	ldr	r2, [r3, #28]
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f022 0204 	bic.w	r2, r2, #4
 800a124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	69d9      	ldr	r1, [r3, #28]
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	691a      	ldr	r2, [r3, #16]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	430a      	orrs	r2, r1
 800a136:	61da      	str	r2, [r3, #28]
      break;
 800a138:	e064      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	68b9      	ldr	r1, [r7, #8]
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fba1 	bl	800a888 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69da      	ldr	r2, [r3, #28]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a154:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	69da      	ldr	r2, [r3, #28]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a164:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	69d9      	ldr	r1, [r3, #28]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	021a      	lsls	r2, r3, #8
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	61da      	str	r2, [r3, #28]
      break;
 800a17a:	e043      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68b9      	ldr	r1, [r7, #8]
 800a182:	4618      	mov	r0, r3
 800a184:	f000 fbea 	bl	800a95c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f042 0208 	orr.w	r2, r2, #8
 800a196:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f022 0204 	bic.w	r2, r2, #4
 800a1a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	691a      	ldr	r2, [r3, #16]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	430a      	orrs	r2, r1
 800a1b8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a1ba:	e023      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68b9      	ldr	r1, [r7, #8]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 fc2e 	bl	800aa24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a1d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	691b      	ldr	r3, [r3, #16]
 800a1f2:	021a      	lsls	r2, r3, #8
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	430a      	orrs	r2, r1
 800a1fa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a1fc:	e002      	b.n	800a204 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1fe:	2301      	movs	r3, #1
 800a200:	75fb      	strb	r3, [r7, #23]
      break;
 800a202:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2200      	movs	r2, #0
 800a208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a20c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3718      	adds	r7, #24
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop

0800a218 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d101      	bne.n	800a234 <HAL_TIM_ConfigClockSource+0x1c>
 800a230:	2302      	movs	r3, #2
 800a232:	e0b6      	b.n	800a3a2 <HAL_TIM_ConfigClockSource+0x18a>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2202      	movs	r2, #2
 800a240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a252:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a256:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a25e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a270:	d03e      	beq.n	800a2f0 <HAL_TIM_ConfigClockSource+0xd8>
 800a272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a276:	f200 8087 	bhi.w	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a27a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a27e:	f000 8086 	beq.w	800a38e <HAL_TIM_ConfigClockSource+0x176>
 800a282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a286:	d87f      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a288:	2b70      	cmp	r3, #112	; 0x70
 800a28a:	d01a      	beq.n	800a2c2 <HAL_TIM_ConfigClockSource+0xaa>
 800a28c:	2b70      	cmp	r3, #112	; 0x70
 800a28e:	d87b      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a290:	2b60      	cmp	r3, #96	; 0x60
 800a292:	d050      	beq.n	800a336 <HAL_TIM_ConfigClockSource+0x11e>
 800a294:	2b60      	cmp	r3, #96	; 0x60
 800a296:	d877      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a298:	2b50      	cmp	r3, #80	; 0x50
 800a29a:	d03c      	beq.n	800a316 <HAL_TIM_ConfigClockSource+0xfe>
 800a29c:	2b50      	cmp	r3, #80	; 0x50
 800a29e:	d873      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a2a0:	2b40      	cmp	r3, #64	; 0x40
 800a2a2:	d058      	beq.n	800a356 <HAL_TIM_ConfigClockSource+0x13e>
 800a2a4:	2b40      	cmp	r3, #64	; 0x40
 800a2a6:	d86f      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a2a8:	2b30      	cmp	r3, #48	; 0x30
 800a2aa:	d064      	beq.n	800a376 <HAL_TIM_ConfigClockSource+0x15e>
 800a2ac:	2b30      	cmp	r3, #48	; 0x30
 800a2ae:	d86b      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a2b0:	2b20      	cmp	r3, #32
 800a2b2:	d060      	beq.n	800a376 <HAL_TIM_ConfigClockSource+0x15e>
 800a2b4:	2b20      	cmp	r3, #32
 800a2b6:	d867      	bhi.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d05c      	beq.n	800a376 <HAL_TIM_ConfigClockSource+0x15e>
 800a2bc:	2b10      	cmp	r3, #16
 800a2be:	d05a      	beq.n	800a376 <HAL_TIM_ConfigClockSource+0x15e>
 800a2c0:	e062      	b.n	800a388 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6818      	ldr	r0, [r3, #0]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	6899      	ldr	r1, [r3, #8]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	685a      	ldr	r2, [r3, #4]
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f000 fdab 	bl	800ae2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a2e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	68ba      	ldr	r2, [r7, #8]
 800a2ec:	609a      	str	r2, [r3, #8]
      break;
 800a2ee:	e04f      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6818      	ldr	r0, [r3, #0]
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	6899      	ldr	r1, [r3, #8]
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	685a      	ldr	r2, [r3, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	f000 fd94 	bl	800ae2c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	689a      	ldr	r2, [r3, #8]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a312:	609a      	str	r2, [r3, #8]
      break;
 800a314:	e03c      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6818      	ldr	r0, [r3, #0]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	6859      	ldr	r1, [r3, #4]
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	461a      	mov	r2, r3
 800a324:	f000 fc52 	bl	800abcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2150      	movs	r1, #80	; 0x50
 800a32e:	4618      	mov	r0, r3
 800a330:	f000 fd61 	bl	800adf6 <TIM_ITRx_SetConfig>
      break;
 800a334:	e02c      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6818      	ldr	r0, [r3, #0]
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	6859      	ldr	r1, [r3, #4]
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	461a      	mov	r2, r3
 800a344:	f000 fcae 	bl	800aca4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2160      	movs	r1, #96	; 0x60
 800a34e:	4618      	mov	r0, r3
 800a350:	f000 fd51 	bl	800adf6 <TIM_ITRx_SetConfig>
      break;
 800a354:	e01c      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6818      	ldr	r0, [r3, #0]
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	6859      	ldr	r1, [r3, #4]
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	461a      	mov	r2, r3
 800a364:	f000 fc32 	bl	800abcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2140      	movs	r1, #64	; 0x40
 800a36e:	4618      	mov	r0, r3
 800a370:	f000 fd41 	bl	800adf6 <TIM_ITRx_SetConfig>
      break;
 800a374:	e00c      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4619      	mov	r1, r3
 800a380:	4610      	mov	r0, r2
 800a382:	f000 fd38 	bl	800adf6 <TIM_ITRx_SetConfig>
      break;
 800a386:	e003      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	73fb      	strb	r3, [r7, #15]
      break;
 800a38c:	e000      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a38e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a3a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b083      	sub	sp, #12
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a3b2:	bf00      	nop
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3c6:	bf00      	nop
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b083      	sub	sp, #12
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3da:	bf00      	nop
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr

0800a3e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3e6:	b480      	push	{r7}
 800a3e8:	b083      	sub	sp, #12
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3ee:	bf00      	nop
 800a3f0:	370c      	adds	r7, #12
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr

0800a3fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3fa:	b480      	push	{r7}
 800a3fc:	b083      	sub	sp, #12
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a402:	bf00      	nop
 800a404:	370c      	adds	r7, #12
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
	...

0800a410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a40      	ldr	r2, [pc, #256]	; (800a524 <TIM_Base_SetConfig+0x114>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d013      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a42e:	d00f      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a3d      	ldr	r2, [pc, #244]	; (800a528 <TIM_Base_SetConfig+0x118>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d00b      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a3c      	ldr	r2, [pc, #240]	; (800a52c <TIM_Base_SetConfig+0x11c>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d007      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a3b      	ldr	r2, [pc, #236]	; (800a530 <TIM_Base_SetConfig+0x120>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d003      	beq.n	800a450 <TIM_Base_SetConfig+0x40>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a3a      	ldr	r2, [pc, #232]	; (800a534 <TIM_Base_SetConfig+0x124>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d108      	bne.n	800a462 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	68fa      	ldr	r2, [r7, #12]
 800a45e:	4313      	orrs	r3, r2
 800a460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a2f      	ldr	r2, [pc, #188]	; (800a524 <TIM_Base_SetConfig+0x114>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d01f      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a470:	d01b      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4a2c      	ldr	r2, [pc, #176]	; (800a528 <TIM_Base_SetConfig+0x118>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d017      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	4a2b      	ldr	r2, [pc, #172]	; (800a52c <TIM_Base_SetConfig+0x11c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d013      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	4a2a      	ldr	r2, [pc, #168]	; (800a530 <TIM_Base_SetConfig+0x120>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d00f      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	4a29      	ldr	r2, [pc, #164]	; (800a534 <TIM_Base_SetConfig+0x124>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d00b      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4a28      	ldr	r2, [pc, #160]	; (800a538 <TIM_Base_SetConfig+0x128>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d007      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a27      	ldr	r2, [pc, #156]	; (800a53c <TIM_Base_SetConfig+0x12c>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d003      	beq.n	800a4aa <TIM_Base_SetConfig+0x9a>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	4a26      	ldr	r2, [pc, #152]	; (800a540 <TIM_Base_SetConfig+0x130>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d108      	bne.n	800a4bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	695b      	ldr	r3, [r3, #20]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	68fa      	ldr	r2, [r7, #12]
 800a4ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	689a      	ldr	r2, [r3, #8]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	4a10      	ldr	r2, [pc, #64]	; (800a524 <TIM_Base_SetConfig+0x114>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d00f      	beq.n	800a508 <TIM_Base_SetConfig+0xf8>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	4a12      	ldr	r2, [pc, #72]	; (800a534 <TIM_Base_SetConfig+0x124>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d00b      	beq.n	800a508 <TIM_Base_SetConfig+0xf8>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	4a11      	ldr	r2, [pc, #68]	; (800a538 <TIM_Base_SetConfig+0x128>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d007      	beq.n	800a508 <TIM_Base_SetConfig+0xf8>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	4a10      	ldr	r2, [pc, #64]	; (800a53c <TIM_Base_SetConfig+0x12c>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d003      	beq.n	800a508 <TIM_Base_SetConfig+0xf8>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	4a0f      	ldr	r2, [pc, #60]	; (800a540 <TIM_Base_SetConfig+0x130>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d103      	bne.n	800a510 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	691a      	ldr	r2, [r3, #16]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	615a      	str	r2, [r3, #20]
}
 800a516:	bf00      	nop
 800a518:	3714      	adds	r7, #20
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
 800a522:	bf00      	nop
 800a524:	40012c00 	.word	0x40012c00
 800a528:	40000400 	.word	0x40000400
 800a52c:	40000800 	.word	0x40000800
 800a530:	40000c00 	.word	0x40000c00
 800a534:	40013400 	.word	0x40013400
 800a538:	40014000 	.word	0x40014000
 800a53c:	40014400 	.word	0x40014400
 800a540:	40014800 	.word	0x40014800

0800a544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a544:	b480      	push	{r7}
 800a546:	b087      	sub	sp, #28
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6a1b      	ldr	r3, [r3, #32]
 800a552:	f023 0201 	bic.w	r2, r3, #1
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6a1b      	ldr	r3, [r3, #32]
 800a55e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	699b      	ldr	r3, [r3, #24]
 800a56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f023 0303 	bic.w	r3, r3, #3
 800a57e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	68fa      	ldr	r2, [r7, #12]
 800a586:	4313      	orrs	r3, r2
 800a588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	f023 0302 	bic.w	r3, r3, #2
 800a590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	697a      	ldr	r2, [r7, #20]
 800a598:	4313      	orrs	r3, r2
 800a59a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a2c      	ldr	r2, [pc, #176]	; (800a650 <TIM_OC1_SetConfig+0x10c>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d00f      	beq.n	800a5c4 <TIM_OC1_SetConfig+0x80>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	4a2b      	ldr	r2, [pc, #172]	; (800a654 <TIM_OC1_SetConfig+0x110>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d00b      	beq.n	800a5c4 <TIM_OC1_SetConfig+0x80>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4a2a      	ldr	r2, [pc, #168]	; (800a658 <TIM_OC1_SetConfig+0x114>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d007      	beq.n	800a5c4 <TIM_OC1_SetConfig+0x80>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	4a29      	ldr	r2, [pc, #164]	; (800a65c <TIM_OC1_SetConfig+0x118>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d003      	beq.n	800a5c4 <TIM_OC1_SetConfig+0x80>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a28      	ldr	r2, [pc, #160]	; (800a660 <TIM_OC1_SetConfig+0x11c>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d10c      	bne.n	800a5de <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f023 0308 	bic.w	r3, r3, #8
 800a5ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	f023 0304 	bic.w	r3, r3, #4
 800a5dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	4a1b      	ldr	r2, [pc, #108]	; (800a650 <TIM_OC1_SetConfig+0x10c>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d00f      	beq.n	800a606 <TIM_OC1_SetConfig+0xc2>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	4a1a      	ldr	r2, [pc, #104]	; (800a654 <TIM_OC1_SetConfig+0x110>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d00b      	beq.n	800a606 <TIM_OC1_SetConfig+0xc2>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	4a19      	ldr	r2, [pc, #100]	; (800a658 <TIM_OC1_SetConfig+0x114>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d007      	beq.n	800a606 <TIM_OC1_SetConfig+0xc2>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	4a18      	ldr	r2, [pc, #96]	; (800a65c <TIM_OC1_SetConfig+0x118>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d003      	beq.n	800a606 <TIM_OC1_SetConfig+0xc2>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	4a17      	ldr	r2, [pc, #92]	; (800a660 <TIM_OC1_SetConfig+0x11c>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d111      	bne.n	800a62a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a60c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	695b      	ldr	r3, [r3, #20]
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	693a      	ldr	r2, [r7, #16]
 800a626:	4313      	orrs	r3, r2
 800a628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	693a      	ldr	r2, [r7, #16]
 800a62e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	697a      	ldr	r2, [r7, #20]
 800a642:	621a      	str	r2, [r3, #32]
}
 800a644:	bf00      	nop
 800a646:	371c      	adds	r7, #28
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr
 800a650:	40012c00 	.word	0x40012c00
 800a654:	40013400 	.word	0x40013400
 800a658:	40014000 	.word	0x40014000
 800a65c:	40014400 	.word	0x40014400
 800a660:	40014800 	.word	0x40014800

0800a664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a664:	b480      	push	{r7}
 800a666:	b087      	sub	sp, #28
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6a1b      	ldr	r3, [r3, #32]
 800a672:	f023 0210 	bic.w	r2, r3, #16
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6a1b      	ldr	r3, [r3, #32]
 800a67e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a692:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a69e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	021b      	lsls	r3, r3, #8
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	4313      	orrs	r3, r2
 800a6aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	f023 0320 	bic.w	r3, r3, #32
 800a6b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	689b      	ldr	r3, [r3, #8]
 800a6b8:	011b      	lsls	r3, r3, #4
 800a6ba:	697a      	ldr	r2, [r7, #20]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a28      	ldr	r2, [pc, #160]	; (800a764 <TIM_OC2_SetConfig+0x100>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d003      	beq.n	800a6d0 <TIM_OC2_SetConfig+0x6c>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	4a27      	ldr	r2, [pc, #156]	; (800a768 <TIM_OC2_SetConfig+0x104>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d10d      	bne.n	800a6ec <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a6d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	011b      	lsls	r3, r3, #4
 800a6de:	697a      	ldr	r2, [r7, #20]
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	4a1d      	ldr	r2, [pc, #116]	; (800a764 <TIM_OC2_SetConfig+0x100>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d00f      	beq.n	800a714 <TIM_OC2_SetConfig+0xb0>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	4a1c      	ldr	r2, [pc, #112]	; (800a768 <TIM_OC2_SetConfig+0x104>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d00b      	beq.n	800a714 <TIM_OC2_SetConfig+0xb0>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	4a1b      	ldr	r2, [pc, #108]	; (800a76c <TIM_OC2_SetConfig+0x108>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d007      	beq.n	800a714 <TIM_OC2_SetConfig+0xb0>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4a1a      	ldr	r2, [pc, #104]	; (800a770 <TIM_OC2_SetConfig+0x10c>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d003      	beq.n	800a714 <TIM_OC2_SetConfig+0xb0>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	4a19      	ldr	r2, [pc, #100]	; (800a774 <TIM_OC2_SetConfig+0x110>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d113      	bne.n	800a73c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a71a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a722:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	695b      	ldr	r3, [r3, #20]
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	693a      	ldr	r2, [r7, #16]
 800a72c:	4313      	orrs	r3, r2
 800a72e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	4313      	orrs	r3, r2
 800a73a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	693a      	ldr	r2, [r7, #16]
 800a740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	685a      	ldr	r2, [r3, #4]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	697a      	ldr	r2, [r7, #20]
 800a754:	621a      	str	r2, [r3, #32]
}
 800a756:	bf00      	nop
 800a758:	371c      	adds	r7, #28
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	40012c00 	.word	0x40012c00
 800a768:	40013400 	.word	0x40013400
 800a76c:	40014000 	.word	0x40014000
 800a770:	40014400 	.word	0x40014400
 800a774:	40014800 	.word	0x40014800

0800a778 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a778:	b480      	push	{r7}
 800a77a:	b087      	sub	sp, #28
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	69db      	ldr	r3, [r3, #28]
 800a79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a7a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f023 0303 	bic.w	r3, r3, #3
 800a7b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a7c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	021b      	lsls	r3, r3, #8
 800a7cc:	697a      	ldr	r2, [r7, #20]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a27      	ldr	r2, [pc, #156]	; (800a874 <TIM_OC3_SetConfig+0xfc>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d003      	beq.n	800a7e2 <TIM_OC3_SetConfig+0x6a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a26      	ldr	r2, [pc, #152]	; (800a878 <TIM_OC3_SetConfig+0x100>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d10d      	bne.n	800a7fe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a7e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	021b      	lsls	r3, r3, #8
 800a7f0:	697a      	ldr	r2, [r7, #20]
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a7fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a1c      	ldr	r2, [pc, #112]	; (800a874 <TIM_OC3_SetConfig+0xfc>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d00f      	beq.n	800a826 <TIM_OC3_SetConfig+0xae>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a1b      	ldr	r2, [pc, #108]	; (800a878 <TIM_OC3_SetConfig+0x100>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d00b      	beq.n	800a826 <TIM_OC3_SetConfig+0xae>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4a1a      	ldr	r2, [pc, #104]	; (800a87c <TIM_OC3_SetConfig+0x104>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d007      	beq.n	800a826 <TIM_OC3_SetConfig+0xae>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4a19      	ldr	r2, [pc, #100]	; (800a880 <TIM_OC3_SetConfig+0x108>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d003      	beq.n	800a826 <TIM_OC3_SetConfig+0xae>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4a18      	ldr	r2, [pc, #96]	; (800a884 <TIM_OC3_SetConfig+0x10c>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d113      	bne.n	800a84e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a82c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	695b      	ldr	r3, [r3, #20]
 800a83a:	011b      	lsls	r3, r3, #4
 800a83c:	693a      	ldr	r2, [r7, #16]
 800a83e:	4313      	orrs	r3, r2
 800a840:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	699b      	ldr	r3, [r3, #24]
 800a846:	011b      	lsls	r3, r3, #4
 800a848:	693a      	ldr	r2, [r7, #16]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	693a      	ldr	r2, [r7, #16]
 800a852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	68fa      	ldr	r2, [r7, #12]
 800a858:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685a      	ldr	r2, [r3, #4]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	697a      	ldr	r2, [r7, #20]
 800a866:	621a      	str	r2, [r3, #32]
}
 800a868:	bf00      	nop
 800a86a:	371c      	adds	r7, #28
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr
 800a874:	40012c00 	.word	0x40012c00
 800a878:	40013400 	.word	0x40013400
 800a87c:	40014000 	.word	0x40014000
 800a880:	40014400 	.word	0x40014400
 800a884:	40014800 	.word	0x40014800

0800a888 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a888:	b480      	push	{r7}
 800a88a:	b087      	sub	sp, #28
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6a1b      	ldr	r3, [r3, #32]
 800a896:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6a1b      	ldr	r3, [r3, #32]
 800a8a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	69db      	ldr	r3, [r3, #28]
 800a8ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a8b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a8ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	021b      	lsls	r3, r3, #8
 800a8ca:	68fa      	ldr	r2, [r7, #12]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	031b      	lsls	r3, r3, #12
 800a8de:	693a      	ldr	r2, [r7, #16]
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4a18      	ldr	r2, [pc, #96]	; (800a948 <TIM_OC4_SetConfig+0xc0>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d00f      	beq.n	800a90c <TIM_OC4_SetConfig+0x84>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a17      	ldr	r2, [pc, #92]	; (800a94c <TIM_OC4_SetConfig+0xc4>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d00b      	beq.n	800a90c <TIM_OC4_SetConfig+0x84>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a16      	ldr	r2, [pc, #88]	; (800a950 <TIM_OC4_SetConfig+0xc8>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d007      	beq.n	800a90c <TIM_OC4_SetConfig+0x84>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a15      	ldr	r2, [pc, #84]	; (800a954 <TIM_OC4_SetConfig+0xcc>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d003      	beq.n	800a90c <TIM_OC4_SetConfig+0x84>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a14      	ldr	r2, [pc, #80]	; (800a958 <TIM_OC4_SetConfig+0xd0>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d109      	bne.n	800a920 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	695b      	ldr	r3, [r3, #20]
 800a918:	019b      	lsls	r3, r3, #6
 800a91a:	697a      	ldr	r2, [r7, #20]
 800a91c:	4313      	orrs	r3, r2
 800a91e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	697a      	ldr	r2, [r7, #20]
 800a924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	693a      	ldr	r2, [r7, #16]
 800a938:	621a      	str	r2, [r3, #32]
}
 800a93a:	bf00      	nop
 800a93c:	371c      	adds	r7, #28
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr
 800a946:	bf00      	nop
 800a948:	40012c00 	.word	0x40012c00
 800a94c:	40013400 	.word	0x40013400
 800a950:	40014000 	.word	0x40014000
 800a954:	40014400 	.word	0x40014400
 800a958:	40014800 	.word	0x40014800

0800a95c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b087      	sub	sp, #28
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6a1b      	ldr	r3, [r3, #32]
 800a96a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6a1b      	ldr	r3, [r3, #32]
 800a976:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a98a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a98e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	4313      	orrs	r3, r2
 800a998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a9a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	689b      	ldr	r3, [r3, #8]
 800a9a6:	041b      	lsls	r3, r3, #16
 800a9a8:	693a      	ldr	r2, [r7, #16]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4a17      	ldr	r2, [pc, #92]	; (800aa10 <TIM_OC5_SetConfig+0xb4>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d00f      	beq.n	800a9d6 <TIM_OC5_SetConfig+0x7a>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	4a16      	ldr	r2, [pc, #88]	; (800aa14 <TIM_OC5_SetConfig+0xb8>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d00b      	beq.n	800a9d6 <TIM_OC5_SetConfig+0x7a>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	4a15      	ldr	r2, [pc, #84]	; (800aa18 <TIM_OC5_SetConfig+0xbc>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d007      	beq.n	800a9d6 <TIM_OC5_SetConfig+0x7a>
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	4a14      	ldr	r2, [pc, #80]	; (800aa1c <TIM_OC5_SetConfig+0xc0>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d003      	beq.n	800a9d6 <TIM_OC5_SetConfig+0x7a>
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	4a13      	ldr	r2, [pc, #76]	; (800aa20 <TIM_OC5_SetConfig+0xc4>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d109      	bne.n	800a9ea <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a9dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	695b      	ldr	r3, [r3, #20]
 800a9e2:	021b      	lsls	r3, r3, #8
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	697a      	ldr	r2, [r7, #20]
 800a9ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	68fa      	ldr	r2, [r7, #12]
 800a9f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	685a      	ldr	r2, [r3, #4]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	693a      	ldr	r2, [r7, #16]
 800aa02:	621a      	str	r2, [r3, #32]
}
 800aa04:	bf00      	nop
 800aa06:	371c      	adds	r7, #28
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	40012c00 	.word	0x40012c00
 800aa14:	40013400 	.word	0x40013400
 800aa18:	40014000 	.word	0x40014000
 800aa1c:	40014400 	.word	0x40014400
 800aa20:	40014800 	.word	0x40014800

0800aa24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	021b      	lsls	r3, r3, #8
 800aa5e:	68fa      	ldr	r2, [r7, #12]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800aa6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	051b      	lsls	r3, r3, #20
 800aa72:	693a      	ldr	r2, [r7, #16]
 800aa74:	4313      	orrs	r3, r2
 800aa76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4a18      	ldr	r2, [pc, #96]	; (800aadc <TIM_OC6_SetConfig+0xb8>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d00f      	beq.n	800aaa0 <TIM_OC6_SetConfig+0x7c>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	4a17      	ldr	r2, [pc, #92]	; (800aae0 <TIM_OC6_SetConfig+0xbc>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d00b      	beq.n	800aaa0 <TIM_OC6_SetConfig+0x7c>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	4a16      	ldr	r2, [pc, #88]	; (800aae4 <TIM_OC6_SetConfig+0xc0>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d007      	beq.n	800aaa0 <TIM_OC6_SetConfig+0x7c>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	4a15      	ldr	r2, [pc, #84]	; (800aae8 <TIM_OC6_SetConfig+0xc4>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d003      	beq.n	800aaa0 <TIM_OC6_SetConfig+0x7c>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a14      	ldr	r2, [pc, #80]	; (800aaec <TIM_OC6_SetConfig+0xc8>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d109      	bne.n	800aab4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aaa6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	695b      	ldr	r3, [r3, #20]
 800aaac:	029b      	lsls	r3, r3, #10
 800aaae:	697a      	ldr	r2, [r7, #20]
 800aab0:	4313      	orrs	r3, r2
 800aab2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	697a      	ldr	r2, [r7, #20]
 800aab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	68fa      	ldr	r2, [r7, #12]
 800aabe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	685a      	ldr	r2, [r3, #4]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	621a      	str	r2, [r3, #32]
}
 800aace:	bf00      	nop
 800aad0:	371c      	adds	r7, #28
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr
 800aada:	bf00      	nop
 800aadc:	40012c00 	.word	0x40012c00
 800aae0:	40013400 	.word	0x40013400
 800aae4:	40014000 	.word	0x40014000
 800aae8:	40014400 	.word	0x40014400
 800aaec:	40014800 	.word	0x40014800

0800aaf0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b087      	sub	sp, #28
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	607a      	str	r2, [r7, #4]
 800aafc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	6a1b      	ldr	r3, [r3, #32]
 800ab02:	f023 0201 	bic.w	r2, r3, #1
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	699b      	ldr	r3, [r3, #24]
 800ab0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	6a1b      	ldr	r3, [r3, #32]
 800ab14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	4a26      	ldr	r2, [pc, #152]	; (800abb4 <TIM_TI1_SetConfig+0xc4>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d017      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab24:	d013      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	4a23      	ldr	r2, [pc, #140]	; (800abb8 <TIM_TI1_SetConfig+0xc8>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d00f      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	4a22      	ldr	r2, [pc, #136]	; (800abbc <TIM_TI1_SetConfig+0xcc>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d00b      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	4a21      	ldr	r2, [pc, #132]	; (800abc0 <TIM_TI1_SetConfig+0xd0>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d007      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	4a20      	ldr	r2, [pc, #128]	; (800abc4 <TIM_TI1_SetConfig+0xd4>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d003      	beq.n	800ab4e <TIM_TI1_SetConfig+0x5e>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	4a1f      	ldr	r2, [pc, #124]	; (800abc8 <TIM_TI1_SetConfig+0xd8>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d101      	bne.n	800ab52 <TIM_TI1_SetConfig+0x62>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e000      	b.n	800ab54 <TIM_TI1_SetConfig+0x64>
 800ab52:	2300      	movs	r3, #0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d008      	beq.n	800ab6a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	f023 0303 	bic.w	r3, r3, #3
 800ab5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4313      	orrs	r3, r2
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	e003      	b.n	800ab72 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	f043 0301 	orr.w	r3, r3, #1
 800ab70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	011b      	lsls	r3, r3, #4
 800ab7e:	b2db      	uxtb	r3, r3
 800ab80:	697a      	ldr	r2, [r7, #20]
 800ab82:	4313      	orrs	r3, r2
 800ab84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	f023 030a 	bic.w	r3, r3, #10
 800ab8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	f003 030a 	and.w	r3, r3, #10
 800ab94:	693a      	ldr	r2, [r7, #16]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	697a      	ldr	r2, [r7, #20]
 800ab9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	693a      	ldr	r2, [r7, #16]
 800aba4:	621a      	str	r2, [r3, #32]
}
 800aba6:	bf00      	nop
 800aba8:	371c      	adds	r7, #28
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop
 800abb4:	40012c00 	.word	0x40012c00
 800abb8:	40000400 	.word	0x40000400
 800abbc:	40000800 	.word	0x40000800
 800abc0:	40000c00 	.word	0x40000c00
 800abc4:	40013400 	.word	0x40013400
 800abc8:	40014000 	.word	0x40014000

0800abcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abcc:	b480      	push	{r7}
 800abce:	b087      	sub	sp, #28
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	60b9      	str	r1, [r7, #8]
 800abd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	6a1b      	ldr	r3, [r3, #32]
 800abdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6a1b      	ldr	r3, [r3, #32]
 800abe2:	f023 0201 	bic.w	r2, r3, #1
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	699b      	ldr	r3, [r3, #24]
 800abee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	011b      	lsls	r3, r3, #4
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	f023 030a 	bic.w	r3, r3, #10
 800ac08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac0a:	697a      	ldr	r2, [r7, #20]
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	621a      	str	r2, [r3, #32]
}
 800ac1e:	bf00      	nop
 800ac20:	371c      	adds	r7, #28
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr

0800ac2a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ac2a:	b480      	push	{r7}
 800ac2c:	b087      	sub	sp, #28
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	60f8      	str	r0, [r7, #12]
 800ac32:	60b9      	str	r1, [r7, #8]
 800ac34:	607a      	str	r2, [r7, #4]
 800ac36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6a1b      	ldr	r3, [r3, #32]
 800ac3c:	f023 0210 	bic.w	r2, r3, #16
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	699b      	ldr	r3, [r3, #24]
 800ac48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6a1b      	ldr	r3, [r3, #32]
 800ac4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac56:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	021b      	lsls	r3, r3, #8
 800ac5c:	697a      	ldr	r2, [r7, #20]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	031b      	lsls	r3, r3, #12
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	697a      	ldr	r2, [r7, #20]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ac7c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	011b      	lsls	r3, r3, #4
 800ac82:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	697a      	ldr	r2, [r7, #20]
 800ac90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	693a      	ldr	r2, [r7, #16]
 800ac96:	621a      	str	r2, [r3, #32]
}
 800ac98:	bf00      	nop
 800ac9a:	371c      	adds	r7, #28
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b087      	sub	sp, #28
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6a1b      	ldr	r3, [r3, #32]
 800acb4:	f023 0210 	bic.w	r2, r3, #16
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	699b      	ldr	r3, [r3, #24]
 800acc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	6a1b      	ldr	r3, [r3, #32]
 800acc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800acce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	031b      	lsls	r3, r3, #12
 800acd4:	697a      	ldr	r2, [r7, #20]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ace0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	011b      	lsls	r3, r3, #4
 800ace6:	693a      	ldr	r2, [r7, #16]
 800ace8:	4313      	orrs	r3, r2
 800acea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	621a      	str	r2, [r3, #32]
}
 800acf8:	bf00      	nop
 800acfa:	371c      	adds	r7, #28
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr

0800ad04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b087      	sub	sp, #28
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	607a      	str	r2, [r7, #4]
 800ad10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6a1b      	ldr	r3, [r3, #32]
 800ad16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	69db      	ldr	r3, [r3, #28]
 800ad22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6a1b      	ldr	r3, [r3, #32]
 800ad28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f023 0303 	bic.w	r3, r3, #3
 800ad30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800ad32:	697a      	ldr	r2, [r7, #20]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	011b      	lsls	r3, r3, #4
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	697a      	ldr	r2, [r7, #20]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800ad54:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	021b      	lsls	r3, r3, #8
 800ad5a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800ad5e:	693a      	ldr	r2, [r7, #16]
 800ad60:	4313      	orrs	r3, r2
 800ad62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	697a      	ldr	r2, [r7, #20]
 800ad68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	693a      	ldr	r2, [r7, #16]
 800ad6e:	621a      	str	r2, [r3, #32]
}
 800ad70:	bf00      	nop
 800ad72:	371c      	adds	r7, #28
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b087      	sub	sp, #28
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	607a      	str	r2, [r7, #4]
 800ad88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6a1b      	ldr	r3, [r3, #32]
 800ad8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	69db      	ldr	r3, [r3, #28]
 800ad9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6a1b      	ldr	r3, [r3, #32]
 800ada0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ada8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	021b      	lsls	r3, r3, #8
 800adae:	697a      	ldr	r2, [r7, #20]
 800adb0:	4313      	orrs	r3, r2
 800adb2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800adba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	031b      	lsls	r3, r3, #12
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	697a      	ldr	r2, [r7, #20]
 800adc4:	4313      	orrs	r3, r2
 800adc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800adce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	031b      	lsls	r3, r3, #12
 800add4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800add8:	693a      	ldr	r2, [r7, #16]
 800adda:	4313      	orrs	r3, r2
 800addc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	693a      	ldr	r2, [r7, #16]
 800ade8:	621a      	str	r2, [r3, #32]
}
 800adea:	bf00      	nop
 800adec:	371c      	adds	r7, #28
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr

0800adf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800adf6:	b480      	push	{r7}
 800adf8:	b085      	sub	sp, #20
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
 800adfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ae0e:	683a      	ldr	r2, [r7, #0]
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	4313      	orrs	r3, r2
 800ae14:	f043 0307 	orr.w	r3, r3, #7
 800ae18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	609a      	str	r2, [r3, #8]
}
 800ae20:	bf00      	nop
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b087      	sub	sp, #28
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	60b9      	str	r1, [r7, #8]
 800ae36:	607a      	str	r2, [r7, #4]
 800ae38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	689b      	ldr	r3, [r3, #8]
 800ae3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	021a      	lsls	r2, r3, #8
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	431a      	orrs	r2, r3
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	697a      	ldr	r2, [r7, #20]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	697a      	ldr	r2, [r7, #20]
 800ae5e:	609a      	str	r2, [r3, #8]
}
 800ae60:	bf00      	nop
 800ae62:	371c      	adds	r7, #28
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b087      	sub	sp, #28
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	f003 031f 	and.w	r3, r3, #31
 800ae7e:	2201      	movs	r2, #1
 800ae80:	fa02 f303 	lsl.w	r3, r2, r3
 800ae84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6a1a      	ldr	r2, [r3, #32]
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	43db      	mvns	r3, r3
 800ae8e:	401a      	ands	r2, r3
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	6a1a      	ldr	r2, [r3, #32]
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	f003 031f 	and.w	r3, r3, #31
 800ae9e:	6879      	ldr	r1, [r7, #4]
 800aea0:	fa01 f303 	lsl.w	r3, r1, r3
 800aea4:	431a      	orrs	r2, r3
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	621a      	str	r2, [r3, #32]
}
 800aeaa:	bf00      	nop
 800aeac:	371c      	adds	r7, #28
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb4:	4770      	bx	lr
	...

0800aeb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d101      	bne.n	800aed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aecc:	2302      	movs	r3, #2
 800aece:	e068      	b.n	800afa2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2201      	movs	r2, #1
 800aed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2202      	movs	r2, #2
 800aedc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a2e      	ldr	r2, [pc, #184]	; (800afb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d004      	beq.n	800af04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4a2d      	ldr	r2, [pc, #180]	; (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800af00:	4293      	cmp	r3, r2
 800af02:	d108      	bne.n	800af16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800af0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	68fa      	ldr	r2, [r7, #12]
 800af12:	4313      	orrs	r3, r2
 800af14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	68fa      	ldr	r2, [r7, #12]
 800af24:	4313      	orrs	r3, r2
 800af26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	68fa      	ldr	r2, [r7, #12]
 800af2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a1e      	ldr	r2, [pc, #120]	; (800afb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d01d      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af42:	d018      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a1b      	ldr	r2, [pc, #108]	; (800afb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d013      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4a1a      	ldr	r2, [pc, #104]	; (800afbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d00e      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4a18      	ldr	r2, [pc, #96]	; (800afc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d009      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	4a13      	ldr	r2, [pc, #76]	; (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800af68:	4293      	cmp	r3, r2
 800af6a:	d004      	beq.n	800af76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a14      	ldr	r2, [pc, #80]	; (800afc4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d10c      	bne.n	800af90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	68ba      	ldr	r2, [r7, #8]
 800af84:	4313      	orrs	r3, r2
 800af86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2201      	movs	r2, #1
 800af94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3714      	adds	r7, #20
 800afa6:	46bd      	mov	sp, r7
 800afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afac:	4770      	bx	lr
 800afae:	bf00      	nop
 800afb0:	40012c00 	.word	0x40012c00
 800afb4:	40013400 	.word	0x40013400
 800afb8:	40000400 	.word	0x40000400
 800afbc:	40000800 	.word	0x40000800
 800afc0:	40000c00 	.word	0x40000c00
 800afc4:	40014000 	.word	0x40014000

0800afc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800afc8:	b480      	push	{r7}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800afd2:	2300      	movs	r3, #0
 800afd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d101      	bne.n	800afe4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800afe0:	2302      	movs	r3, #2
 800afe2:	e065      	b.n	800b0b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2201      	movs	r2, #1
 800afe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	4313      	orrs	r3, r2
 800aff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	4313      	orrs	r3, r2
 800b006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	4313      	orrs	r3, r2
 800b014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4313      	orrs	r3, r2
 800b022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	691b      	ldr	r3, [r3, #16]
 800b02e:	4313      	orrs	r3, r2
 800b030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	695b      	ldr	r3, [r3, #20]
 800b03c:	4313      	orrs	r3, r2
 800b03e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b04a:	4313      	orrs	r3, r2
 800b04c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	699b      	ldr	r3, [r3, #24]
 800b058:	041b      	lsls	r3, r3, #16
 800b05a:	4313      	orrs	r3, r2
 800b05c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4a16      	ldr	r2, [pc, #88]	; (800b0bc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d004      	beq.n	800b072 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a14      	ldr	r2, [pc, #80]	; (800b0c0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d115      	bne.n	800b09e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b07c:	051b      	lsls	r3, r3, #20
 800b07e:	4313      	orrs	r3, r2
 800b080:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	69db      	ldr	r3, [r3, #28]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	6a1b      	ldr	r3, [r3, #32]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	68fa      	ldr	r2, [r7, #12]
 800b0a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b0ae:	2300      	movs	r3, #0
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3714      	adds	r7, #20
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr
 800b0bc:	40012c00 	.word	0x40012c00
 800b0c0:	40013400 	.word	0x40013400

0800b0c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b0cc:	bf00      	nop
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b0e0:	bf00      	nop
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b0f4:	bf00      	nop
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d101      	bne.n	800b112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b10e:	2301      	movs	r3, #1
 800b110:	e042      	b.n	800b198 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d106      	bne.n	800b12a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2200      	movs	r2, #0
 800b120:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7f8 f863 	bl	80031f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2224      	movs	r2, #36	; 0x24
 800b12e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f022 0201 	bic.w	r2, r2, #1
 800b140:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f8c4 	bl	800b2d0 <UART_SetConfig>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d101      	bne.n	800b152 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b14e:	2301      	movs	r3, #1
 800b150:	e022      	b.n	800b198 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b156:	2b00      	cmp	r3, #0
 800b158:	d002      	beq.n	800b160 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 fbb4 	bl	800b8c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	685a      	ldr	r2, [r3, #4]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b16e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	689a      	ldr	r2, [r3, #8]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b17e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f042 0201 	orr.w	r2, r2, #1
 800b18e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 fc3b 	bl	800ba0c <UART_CheckIdleState>
 800b196:	4603      	mov	r3, r0
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3708      	adds	r7, #8
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b08a      	sub	sp, #40	; 0x28
 800b1a4:	af02      	add	r7, sp, #8
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	603b      	str	r3, [r7, #0]
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1b6:	2b20      	cmp	r3, #32
 800b1b8:	f040 8084 	bne.w	800b2c4 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d002      	beq.n	800b1c8 <HAL_UART_Transmit+0x28>
 800b1c2:	88fb      	ldrh	r3, [r7, #6]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d101      	bne.n	800b1cc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e07c      	b.n	800b2c6 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b1d2:	2b01      	cmp	r3, #1
 800b1d4:	d101      	bne.n	800b1da <HAL_UART_Transmit+0x3a>
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	e075      	b.n	800b2c6 <HAL_UART_Transmit+0x126>
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2221      	movs	r2, #33	; 0x21
 800b1ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b1f2:	f7f8 fecf 	bl	8003f94 <HAL_GetTick>
 800b1f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	88fa      	ldrh	r2, [r7, #6]
 800b1fc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	88fa      	ldrh	r2, [r7, #6]
 800b204:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	689b      	ldr	r3, [r3, #8]
 800b20c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b210:	d108      	bne.n	800b224 <HAL_UART_Transmit+0x84>
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	691b      	ldr	r3, [r3, #16]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d104      	bne.n	800b224 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800b21a:	2300      	movs	r3, #0
 800b21c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	61bb      	str	r3, [r7, #24]
 800b222:	e003      	b.n	800b22c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b228:	2300      	movs	r3, #0
 800b22a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800b234:	e02d      	b.n	800b292 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	9300      	str	r3, [sp, #0]
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	2200      	movs	r2, #0
 800b23e:	2180      	movs	r1, #128	; 0x80
 800b240:	68f8      	ldr	r0, [r7, #12]
 800b242:	f000 fc2e 	bl	800baa2 <UART_WaitOnFlagUntilTimeout>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800b24c:	2303      	movs	r3, #3
 800b24e:	e03a      	b.n	800b2c6 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800b250:	69fb      	ldr	r3, [r7, #28]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d10b      	bne.n	800b26e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b256:	69bb      	ldr	r3, [r7, #24]
 800b258:	881a      	ldrh	r2, [r3, #0]
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b262:	b292      	uxth	r2, r2
 800b264:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	3302      	adds	r3, #2
 800b26a:	61bb      	str	r3, [r7, #24]
 800b26c:	e008      	b.n	800b280 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	781a      	ldrb	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	b292      	uxth	r2, r2
 800b278:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	3301      	adds	r3, #1
 800b27e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b286:	b29b      	uxth	r3, r3
 800b288:	3b01      	subs	r3, #1
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b298:	b29b      	uxth	r3, r3
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1cb      	bne.n	800b236 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	9300      	str	r3, [sp, #0]
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	2140      	movs	r1, #64	; 0x40
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f000 fbfa 	bl	800baa2 <UART_WaitOnFlagUntilTimeout>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d001      	beq.n	800b2b8 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 800b2b4:	2303      	movs	r3, #3
 800b2b6:	e006      	b.n	800b2c6 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2220      	movs	r2, #32
 800b2bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	e000      	b.n	800b2c6 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 800b2c4:	2302      	movs	r3, #2
  }
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3720      	adds	r7, #32
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
	...

0800b2d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b2d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2d4:	b08c      	sub	sp, #48	; 0x30
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	689a      	ldr	r2, [r3, #8]
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	691b      	ldr	r3, [r3, #16]
 800b2e8:	431a      	orrs	r2, r3
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	695b      	ldr	r3, [r3, #20]
 800b2ee:	431a      	orrs	r2, r3
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	69db      	ldr	r3, [r3, #28]
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	4baa      	ldr	r3, [pc, #680]	; (800b5a8 <UART_SetConfig+0x2d8>)
 800b300:	4013      	ands	r3, r2
 800b302:	697a      	ldr	r2, [r7, #20]
 800b304:	6812      	ldr	r2, [r2, #0]
 800b306:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b308:	430b      	orrs	r3, r1
 800b30a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	685b      	ldr	r3, [r3, #4]
 800b312:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	68da      	ldr	r2, [r3, #12]
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	430a      	orrs	r2, r1
 800b320:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	699b      	ldr	r3, [r3, #24]
 800b326:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	4a9f      	ldr	r2, [pc, #636]	; (800b5ac <UART_SetConfig+0x2dc>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d004      	beq.n	800b33c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b338:	4313      	orrs	r3, r2
 800b33a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b346:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b34a:	697a      	ldr	r2, [r7, #20]
 800b34c:	6812      	ldr	r2, [r2, #0]
 800b34e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b350:	430b      	orrs	r3, r1
 800b352:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b35a:	f023 010f 	bic.w	r1, r3, #15
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	430a      	orrs	r2, r1
 800b368:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a90      	ldr	r2, [pc, #576]	; (800b5b0 <UART_SetConfig+0x2e0>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d125      	bne.n	800b3c0 <UART_SetConfig+0xf0>
 800b374:	4b8f      	ldr	r3, [pc, #572]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b37a:	f003 0303 	and.w	r3, r3, #3
 800b37e:	2b03      	cmp	r3, #3
 800b380:	d81a      	bhi.n	800b3b8 <UART_SetConfig+0xe8>
 800b382:	a201      	add	r2, pc, #4	; (adr r2, 800b388 <UART_SetConfig+0xb8>)
 800b384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b388:	0800b399 	.word	0x0800b399
 800b38c:	0800b3a9 	.word	0x0800b3a9
 800b390:	0800b3a1 	.word	0x0800b3a1
 800b394:	0800b3b1 	.word	0x0800b3b1
 800b398:	2301      	movs	r3, #1
 800b39a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b39e:	e116      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b3a0:	2302      	movs	r3, #2
 800b3a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3a6:	e112      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b3a8:	2304      	movs	r3, #4
 800b3aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3ae:	e10e      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b3b0:	2308      	movs	r3, #8
 800b3b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3b6:	e10a      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b3b8:	2310      	movs	r3, #16
 800b3ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3be:	e106      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a7c      	ldr	r2, [pc, #496]	; (800b5b8 <UART_SetConfig+0x2e8>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d138      	bne.n	800b43c <UART_SetConfig+0x16c>
 800b3ca:	4b7a      	ldr	r3, [pc, #488]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b3cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3d0:	f003 030c 	and.w	r3, r3, #12
 800b3d4:	2b0c      	cmp	r3, #12
 800b3d6:	d82d      	bhi.n	800b434 <UART_SetConfig+0x164>
 800b3d8:	a201      	add	r2, pc, #4	; (adr r2, 800b3e0 <UART_SetConfig+0x110>)
 800b3da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3de:	bf00      	nop
 800b3e0:	0800b415 	.word	0x0800b415
 800b3e4:	0800b435 	.word	0x0800b435
 800b3e8:	0800b435 	.word	0x0800b435
 800b3ec:	0800b435 	.word	0x0800b435
 800b3f0:	0800b425 	.word	0x0800b425
 800b3f4:	0800b435 	.word	0x0800b435
 800b3f8:	0800b435 	.word	0x0800b435
 800b3fc:	0800b435 	.word	0x0800b435
 800b400:	0800b41d 	.word	0x0800b41d
 800b404:	0800b435 	.word	0x0800b435
 800b408:	0800b435 	.word	0x0800b435
 800b40c:	0800b435 	.word	0x0800b435
 800b410:	0800b42d 	.word	0x0800b42d
 800b414:	2300      	movs	r3, #0
 800b416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b41a:	e0d8      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b41c:	2302      	movs	r3, #2
 800b41e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b422:	e0d4      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b424:	2304      	movs	r3, #4
 800b426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b42a:	e0d0      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b42c:	2308      	movs	r3, #8
 800b42e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b432:	e0cc      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b434:	2310      	movs	r3, #16
 800b436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b43a:	e0c8      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a5e      	ldr	r2, [pc, #376]	; (800b5bc <UART_SetConfig+0x2ec>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d125      	bne.n	800b492 <UART_SetConfig+0x1c2>
 800b446:	4b5b      	ldr	r3, [pc, #364]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b44c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b450:	2b30      	cmp	r3, #48	; 0x30
 800b452:	d016      	beq.n	800b482 <UART_SetConfig+0x1b2>
 800b454:	2b30      	cmp	r3, #48	; 0x30
 800b456:	d818      	bhi.n	800b48a <UART_SetConfig+0x1ba>
 800b458:	2b20      	cmp	r3, #32
 800b45a:	d00a      	beq.n	800b472 <UART_SetConfig+0x1a2>
 800b45c:	2b20      	cmp	r3, #32
 800b45e:	d814      	bhi.n	800b48a <UART_SetConfig+0x1ba>
 800b460:	2b00      	cmp	r3, #0
 800b462:	d002      	beq.n	800b46a <UART_SetConfig+0x19a>
 800b464:	2b10      	cmp	r3, #16
 800b466:	d008      	beq.n	800b47a <UART_SetConfig+0x1aa>
 800b468:	e00f      	b.n	800b48a <UART_SetConfig+0x1ba>
 800b46a:	2300      	movs	r3, #0
 800b46c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b470:	e0ad      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b472:	2302      	movs	r3, #2
 800b474:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b478:	e0a9      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b47a:	2304      	movs	r3, #4
 800b47c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b480:	e0a5      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b482:	2308      	movs	r3, #8
 800b484:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b488:	e0a1      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b48a:	2310      	movs	r3, #16
 800b48c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b490:	e09d      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a4a      	ldr	r2, [pc, #296]	; (800b5c0 <UART_SetConfig+0x2f0>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d125      	bne.n	800b4e8 <UART_SetConfig+0x218>
 800b49c:	4b45      	ldr	r3, [pc, #276]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b4a6:	2bc0      	cmp	r3, #192	; 0xc0
 800b4a8:	d016      	beq.n	800b4d8 <UART_SetConfig+0x208>
 800b4aa:	2bc0      	cmp	r3, #192	; 0xc0
 800b4ac:	d818      	bhi.n	800b4e0 <UART_SetConfig+0x210>
 800b4ae:	2b80      	cmp	r3, #128	; 0x80
 800b4b0:	d00a      	beq.n	800b4c8 <UART_SetConfig+0x1f8>
 800b4b2:	2b80      	cmp	r3, #128	; 0x80
 800b4b4:	d814      	bhi.n	800b4e0 <UART_SetConfig+0x210>
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d002      	beq.n	800b4c0 <UART_SetConfig+0x1f0>
 800b4ba:	2b40      	cmp	r3, #64	; 0x40
 800b4bc:	d008      	beq.n	800b4d0 <UART_SetConfig+0x200>
 800b4be:	e00f      	b.n	800b4e0 <UART_SetConfig+0x210>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4c6:	e082      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b4c8:	2302      	movs	r3, #2
 800b4ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4ce:	e07e      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b4d0:	2304      	movs	r3, #4
 800b4d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4d6:	e07a      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b4d8:	2308      	movs	r3, #8
 800b4da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4de:	e076      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b4e0:	2310      	movs	r3, #16
 800b4e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4e6:	e072      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4a35      	ldr	r2, [pc, #212]	; (800b5c4 <UART_SetConfig+0x2f4>)
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	d12a      	bne.n	800b548 <UART_SetConfig+0x278>
 800b4f2:	4b30      	ldr	r3, [pc, #192]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b4f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b4fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b500:	d01a      	beq.n	800b538 <UART_SetConfig+0x268>
 800b502:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b506:	d81b      	bhi.n	800b540 <UART_SetConfig+0x270>
 800b508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b50c:	d00c      	beq.n	800b528 <UART_SetConfig+0x258>
 800b50e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b512:	d815      	bhi.n	800b540 <UART_SetConfig+0x270>
 800b514:	2b00      	cmp	r3, #0
 800b516:	d003      	beq.n	800b520 <UART_SetConfig+0x250>
 800b518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b51c:	d008      	beq.n	800b530 <UART_SetConfig+0x260>
 800b51e:	e00f      	b.n	800b540 <UART_SetConfig+0x270>
 800b520:	2300      	movs	r3, #0
 800b522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b526:	e052      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b528:	2302      	movs	r3, #2
 800b52a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b52e:	e04e      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b530:	2304      	movs	r3, #4
 800b532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b536:	e04a      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b538:	2308      	movs	r3, #8
 800b53a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b53e:	e046      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b540:	2310      	movs	r3, #16
 800b542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b546:	e042      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a17      	ldr	r2, [pc, #92]	; (800b5ac <UART_SetConfig+0x2dc>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d13a      	bne.n	800b5c8 <UART_SetConfig+0x2f8>
 800b552:	4b18      	ldr	r3, [pc, #96]	; (800b5b4 <UART_SetConfig+0x2e4>)
 800b554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b558:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b55c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b560:	d01a      	beq.n	800b598 <UART_SetConfig+0x2c8>
 800b562:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b566:	d81b      	bhi.n	800b5a0 <UART_SetConfig+0x2d0>
 800b568:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b56c:	d00c      	beq.n	800b588 <UART_SetConfig+0x2b8>
 800b56e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b572:	d815      	bhi.n	800b5a0 <UART_SetConfig+0x2d0>
 800b574:	2b00      	cmp	r3, #0
 800b576:	d003      	beq.n	800b580 <UART_SetConfig+0x2b0>
 800b578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b57c:	d008      	beq.n	800b590 <UART_SetConfig+0x2c0>
 800b57e:	e00f      	b.n	800b5a0 <UART_SetConfig+0x2d0>
 800b580:	2300      	movs	r3, #0
 800b582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b586:	e022      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b588:	2302      	movs	r3, #2
 800b58a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b58e:	e01e      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b590:	2304      	movs	r3, #4
 800b592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b596:	e01a      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b598:	2308      	movs	r3, #8
 800b59a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b59e:	e016      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b5a0:	2310      	movs	r3, #16
 800b5a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b5a6:	e012      	b.n	800b5ce <UART_SetConfig+0x2fe>
 800b5a8:	cfff69f3 	.word	0xcfff69f3
 800b5ac:	40008000 	.word	0x40008000
 800b5b0:	40013800 	.word	0x40013800
 800b5b4:	40021000 	.word	0x40021000
 800b5b8:	40004400 	.word	0x40004400
 800b5bc:	40004800 	.word	0x40004800
 800b5c0:	40004c00 	.word	0x40004c00
 800b5c4:	40005000 	.word	0x40005000
 800b5c8:	2310      	movs	r3, #16
 800b5ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4aae      	ldr	r2, [pc, #696]	; (800b88c <UART_SetConfig+0x5bc>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	f040 8097 	bne.w	800b708 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b5da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5de:	2b08      	cmp	r3, #8
 800b5e0:	d823      	bhi.n	800b62a <UART_SetConfig+0x35a>
 800b5e2:	a201      	add	r2, pc, #4	; (adr r2, 800b5e8 <UART_SetConfig+0x318>)
 800b5e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5e8:	0800b60d 	.word	0x0800b60d
 800b5ec:	0800b62b 	.word	0x0800b62b
 800b5f0:	0800b615 	.word	0x0800b615
 800b5f4:	0800b62b 	.word	0x0800b62b
 800b5f8:	0800b61b 	.word	0x0800b61b
 800b5fc:	0800b62b 	.word	0x0800b62b
 800b600:	0800b62b 	.word	0x0800b62b
 800b604:	0800b62b 	.word	0x0800b62b
 800b608:	0800b623 	.word	0x0800b623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b60c:	f7fa feb8 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 800b610:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b612:	e010      	b.n	800b636 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b614:	4b9e      	ldr	r3, [pc, #632]	; (800b890 <UART_SetConfig+0x5c0>)
 800b616:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b618:	e00d      	b.n	800b636 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b61a:	f7fa fe19 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800b61e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b620:	e009      	b.n	800b636 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b626:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b628:	e005      	b.n	800b636 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b62a:	2300      	movs	r3, #0
 800b62c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b62e:	2301      	movs	r3, #1
 800b630:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b634:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 8130 	beq.w	800b89e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b642:	4a94      	ldr	r2, [pc, #592]	; (800b894 <UART_SetConfig+0x5c4>)
 800b644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b648:	461a      	mov	r2, r3
 800b64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b650:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	685a      	ldr	r2, [r3, #4]
 800b656:	4613      	mov	r3, r2
 800b658:	005b      	lsls	r3, r3, #1
 800b65a:	4413      	add	r3, r2
 800b65c:	69ba      	ldr	r2, [r7, #24]
 800b65e:	429a      	cmp	r2, r3
 800b660:	d305      	bcc.n	800b66e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	685b      	ldr	r3, [r3, #4]
 800b666:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b668:	69ba      	ldr	r2, [r7, #24]
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d903      	bls.n	800b676 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b674:	e113      	b.n	800b89e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b678:	2200      	movs	r2, #0
 800b67a:	60bb      	str	r3, [r7, #8]
 800b67c:	60fa      	str	r2, [r7, #12]
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b682:	4a84      	ldr	r2, [pc, #528]	; (800b894 <UART_SetConfig+0x5c4>)
 800b684:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b688:	b29b      	uxth	r3, r3
 800b68a:	2200      	movs	r2, #0
 800b68c:	603b      	str	r3, [r7, #0]
 800b68e:	607a      	str	r2, [r7, #4]
 800b690:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b694:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b698:	f7f5 fa9e 	bl	8000bd8 <__aeabi_uldivmod>
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	f04f 0200 	mov.w	r2, #0
 800b6a8:	f04f 0300 	mov.w	r3, #0
 800b6ac:	020b      	lsls	r3, r1, #8
 800b6ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b6b2:	0202      	lsls	r2, r0, #8
 800b6b4:	6979      	ldr	r1, [r7, #20]
 800b6b6:	6849      	ldr	r1, [r1, #4]
 800b6b8:	0849      	lsrs	r1, r1, #1
 800b6ba:	2000      	movs	r0, #0
 800b6bc:	460c      	mov	r4, r1
 800b6be:	4605      	mov	r5, r0
 800b6c0:	eb12 0804 	adds.w	r8, r2, r4
 800b6c4:	eb43 0905 	adc.w	r9, r3, r5
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	469a      	mov	sl, r3
 800b6d0:	4693      	mov	fp, r2
 800b6d2:	4652      	mov	r2, sl
 800b6d4:	465b      	mov	r3, fp
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	4649      	mov	r1, r9
 800b6da:	f7f5 fa7d 	bl	8000bd8 <__aeabi_uldivmod>
 800b6de:	4602      	mov	r2, r0
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b6e6:	6a3b      	ldr	r3, [r7, #32]
 800b6e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b6ec:	d308      	bcc.n	800b700 <UART_SetConfig+0x430>
 800b6ee:	6a3b      	ldr	r3, [r7, #32]
 800b6f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6f4:	d204      	bcs.n	800b700 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	6a3a      	ldr	r2, [r7, #32]
 800b6fc:	60da      	str	r2, [r3, #12]
 800b6fe:	e0ce      	b.n	800b89e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b700:	2301      	movs	r3, #1
 800b702:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b706:	e0ca      	b.n	800b89e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	69db      	ldr	r3, [r3, #28]
 800b70c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b710:	d166      	bne.n	800b7e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b712:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b716:	2b08      	cmp	r3, #8
 800b718:	d827      	bhi.n	800b76a <UART_SetConfig+0x49a>
 800b71a:	a201      	add	r2, pc, #4	; (adr r2, 800b720 <UART_SetConfig+0x450>)
 800b71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b720:	0800b745 	.word	0x0800b745
 800b724:	0800b74d 	.word	0x0800b74d
 800b728:	0800b755 	.word	0x0800b755
 800b72c:	0800b76b 	.word	0x0800b76b
 800b730:	0800b75b 	.word	0x0800b75b
 800b734:	0800b76b 	.word	0x0800b76b
 800b738:	0800b76b 	.word	0x0800b76b
 800b73c:	0800b76b 	.word	0x0800b76b
 800b740:	0800b763 	.word	0x0800b763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b744:	f7fa fe1c 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 800b748:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b74a:	e014      	b.n	800b776 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b74c:	f7fa fe2e 	bl	80063ac <HAL_RCC_GetPCLK2Freq>
 800b750:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b752:	e010      	b.n	800b776 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b754:	4b4e      	ldr	r3, [pc, #312]	; (800b890 <UART_SetConfig+0x5c0>)
 800b756:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b758:	e00d      	b.n	800b776 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b75a:	f7fa fd79 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800b75e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b760:	e009      	b.n	800b776 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b766:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b768:	e005      	b.n	800b776 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b76a:	2300      	movs	r3, #0
 800b76c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b76e:	2301      	movs	r3, #1
 800b770:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b774:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b778:	2b00      	cmp	r3, #0
 800b77a:	f000 8090 	beq.w	800b89e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b782:	4a44      	ldr	r2, [pc, #272]	; (800b894 <UART_SetConfig+0x5c4>)
 800b784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b788:	461a      	mov	r2, r3
 800b78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b78c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b790:	005a      	lsls	r2, r3, #1
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	085b      	lsrs	r3, r3, #1
 800b798:	441a      	add	r2, r3
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7a2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7a4:	6a3b      	ldr	r3, [r7, #32]
 800b7a6:	2b0f      	cmp	r3, #15
 800b7a8:	d916      	bls.n	800b7d8 <UART_SetConfig+0x508>
 800b7aa:	6a3b      	ldr	r3, [r7, #32]
 800b7ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7b0:	d212      	bcs.n	800b7d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	f023 030f 	bic.w	r3, r3, #15
 800b7ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b7bc:	6a3b      	ldr	r3, [r7, #32]
 800b7be:	085b      	lsrs	r3, r3, #1
 800b7c0:	b29b      	uxth	r3, r3
 800b7c2:	f003 0307 	and.w	r3, r3, #7
 800b7c6:	b29a      	uxth	r2, r3
 800b7c8:	8bfb      	ldrh	r3, [r7, #30]
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	8bfa      	ldrh	r2, [r7, #30]
 800b7d4:	60da      	str	r2, [r3, #12]
 800b7d6:	e062      	b.n	800b89e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b7de:	e05e      	b.n	800b89e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b7e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b7e4:	2b08      	cmp	r3, #8
 800b7e6:	d828      	bhi.n	800b83a <UART_SetConfig+0x56a>
 800b7e8:	a201      	add	r2, pc, #4	; (adr r2, 800b7f0 <UART_SetConfig+0x520>)
 800b7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ee:	bf00      	nop
 800b7f0:	0800b815 	.word	0x0800b815
 800b7f4:	0800b81d 	.word	0x0800b81d
 800b7f8:	0800b825 	.word	0x0800b825
 800b7fc:	0800b83b 	.word	0x0800b83b
 800b800:	0800b82b 	.word	0x0800b82b
 800b804:	0800b83b 	.word	0x0800b83b
 800b808:	0800b83b 	.word	0x0800b83b
 800b80c:	0800b83b 	.word	0x0800b83b
 800b810:	0800b833 	.word	0x0800b833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b814:	f7fa fdb4 	bl	8006380 <HAL_RCC_GetPCLK1Freq>
 800b818:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b81a:	e014      	b.n	800b846 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b81c:	f7fa fdc6 	bl	80063ac <HAL_RCC_GetPCLK2Freq>
 800b820:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b822:	e010      	b.n	800b846 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b824:	4b1a      	ldr	r3, [pc, #104]	; (800b890 <UART_SetConfig+0x5c0>)
 800b826:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b828:	e00d      	b.n	800b846 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b82a:	f7fa fd11 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800b82e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b830:	e009      	b.n	800b846 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b836:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b838:	e005      	b.n	800b846 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b83a:	2300      	movs	r3, #0
 800b83c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b844:	bf00      	nop
    }

    if (pclk != 0U)
 800b846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d028      	beq.n	800b89e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b850:	4a10      	ldr	r2, [pc, #64]	; (800b894 <UART_SetConfig+0x5c4>)
 800b852:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b856:	461a      	mov	r2, r3
 800b858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b85a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	685b      	ldr	r3, [r3, #4]
 800b862:	085b      	lsrs	r3, r3, #1
 800b864:	441a      	add	r2, r3
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b86e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	2b0f      	cmp	r3, #15
 800b874:	d910      	bls.n	800b898 <UART_SetConfig+0x5c8>
 800b876:	6a3b      	ldr	r3, [r7, #32]
 800b878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b87c:	d20c      	bcs.n	800b898 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b87e:	6a3b      	ldr	r3, [r7, #32]
 800b880:	b29a      	uxth	r2, r3
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	60da      	str	r2, [r3, #12]
 800b888:	e009      	b.n	800b89e <UART_SetConfig+0x5ce>
 800b88a:	bf00      	nop
 800b88c:	40008000 	.word	0x40008000
 800b890:	00f42400 	.word	0x00f42400
 800b894:	0800ec1c 	.word	0x0800ec1c
      }
      else
      {
        ret = HAL_ERROR;
 800b898:	2301      	movs	r3, #1
 800b89a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800b8ba:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3730      	adds	r7, #48	; 0x30
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b8c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d4:	f003 0301 	and.w	r3, r3, #1
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d00a      	beq.n	800b8f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	685b      	ldr	r3, [r3, #4]
 800b8e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	430a      	orrs	r2, r1
 800b8f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f6:	f003 0302 	and.w	r3, r3, #2
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00a      	beq.n	800b914 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	430a      	orrs	r2, r1
 800b912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b918:	f003 0304 	and.w	r3, r3, #4
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d00a      	beq.n	800b936 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	430a      	orrs	r2, r1
 800b934:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b93a:	f003 0308 	and.w	r3, r3, #8
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d00a      	beq.n	800b958 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	685b      	ldr	r3, [r3, #4]
 800b948:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	430a      	orrs	r2, r1
 800b956:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95c:	f003 0310 	and.w	r3, r3, #16
 800b960:	2b00      	cmp	r3, #0
 800b962:	d00a      	beq.n	800b97a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	689b      	ldr	r3, [r3, #8]
 800b96a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	430a      	orrs	r2, r1
 800b978:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b97e:	f003 0320 	and.w	r3, r3, #32
 800b982:	2b00      	cmp	r3, #0
 800b984:	d00a      	beq.n	800b99c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	430a      	orrs	r2, r1
 800b99a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d01a      	beq.n	800b9de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	430a      	orrs	r2, r1
 800b9bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9c6:	d10a      	bne.n	800b9de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	685b      	ldr	r3, [r3, #4]
 800b9ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	430a      	orrs	r2, r1
 800b9dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d00a      	beq.n	800ba00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	430a      	orrs	r2, r1
 800b9fe:	605a      	str	r2, [r3, #4]
  }
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b086      	sub	sp, #24
 800ba10:	af02      	add	r7, sp, #8
 800ba12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ba1c:	f7f8 faba 	bl	8003f94 <HAL_GetTick>
 800ba20:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 0308 	and.w	r3, r3, #8
 800ba2c:	2b08      	cmp	r3, #8
 800ba2e:	d10e      	bne.n	800ba4e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba34:	9300      	str	r3, [sp, #0]
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	f000 f82f 	bl	800baa2 <UART_WaitOnFlagUntilTimeout>
 800ba44:	4603      	mov	r3, r0
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d001      	beq.n	800ba4e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba4a:	2303      	movs	r3, #3
 800ba4c:	e025      	b.n	800ba9a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f003 0304 	and.w	r3, r3, #4
 800ba58:	2b04      	cmp	r3, #4
 800ba5a:	d10e      	bne.n	800ba7a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba60:	9300      	str	r3, [sp, #0]
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2200      	movs	r2, #0
 800ba66:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 f819 	bl	800baa2 <UART_WaitOnFlagUntilTimeout>
 800ba70:	4603      	mov	r3, r0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d001      	beq.n	800ba7a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba76:	2303      	movs	r3, #3
 800ba78:	e00f      	b.n	800ba9a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2220      	movs	r2, #32
 800ba7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2220      	movs	r2, #32
 800ba86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ba98:	2300      	movs	r3, #0
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3710      	adds	r7, #16
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}

0800baa2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800baa2:	b580      	push	{r7, lr}
 800baa4:	b09c      	sub	sp, #112	; 0x70
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	60f8      	str	r0, [r7, #12]
 800baaa:	60b9      	str	r1, [r7, #8]
 800baac:	603b      	str	r3, [r7, #0]
 800baae:	4613      	mov	r3, r2
 800bab0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bab2:	e0a9      	b.n	800bc08 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bab4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800baba:	f000 80a5 	beq.w	800bc08 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800babe:	f7f8 fa69 	bl	8003f94 <HAL_GetTick>
 800bac2:	4602      	mov	r2, r0
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	1ad3      	subs	r3, r2, r3
 800bac8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800baca:	429a      	cmp	r2, r3
 800bacc:	d302      	bcc.n	800bad4 <UART_WaitOnFlagUntilTimeout+0x32>
 800bace:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d140      	bne.n	800bb56 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800badc:	e853 3f00 	ldrex	r3, [r3]
 800bae0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bae2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bae4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bae8:	667b      	str	r3, [r7, #100]	; 0x64
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	461a      	mov	r2, r3
 800baf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800baf2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800baf4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baf6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800baf8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bafa:	e841 2300 	strex	r3, r2, [r1]
 800bafe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800bb00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d1e6      	bne.n	800bad4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	3308      	adds	r3, #8
 800bb0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb10:	e853 3f00 	ldrex	r3, [r3]
 800bb14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb18:	f023 0301 	bic.w	r3, r3, #1
 800bb1c:	663b      	str	r3, [r7, #96]	; 0x60
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	3308      	adds	r3, #8
 800bb24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bb26:	64ba      	str	r2, [r7, #72]	; 0x48
 800bb28:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bb2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb2e:	e841 2300 	strex	r3, r2, [r1]
 800bb32:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bb34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d1e5      	bne.n	800bb06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2220      	movs	r2, #32
 800bb3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2220      	movs	r2, #32
 800bb46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800bb52:	2303      	movs	r3, #3
 800bb54:	e069      	b.n	800bc2a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f003 0304 	and.w	r3, r3, #4
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d051      	beq.n	800bc08 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	69db      	ldr	r3, [r3, #28]
 800bb6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb72:	d149      	bne.n	800bc08 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb7c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb86:	e853 3f00 	ldrex	r3, [r3]
 800bb8a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb8e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bb92:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	461a      	mov	r2, r3
 800bb9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb9c:	637b      	str	r3, [r7, #52]	; 0x34
 800bb9e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bba2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bba4:	e841 2300 	strex	r3, r2, [r1]
 800bba8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800bbaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d1e6      	bne.n	800bb7e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	3308      	adds	r3, #8
 800bbb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	e853 3f00 	ldrex	r3, [r3]
 800bbbe:	613b      	str	r3, [r7, #16]
   return(result);
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	f023 0301 	bic.w	r3, r3, #1
 800bbc6:	66bb      	str	r3, [r7, #104]	; 0x68
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	3308      	adds	r3, #8
 800bbce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bbd0:	623a      	str	r2, [r7, #32]
 800bbd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd4:	69f9      	ldr	r1, [r7, #28]
 800bbd6:	6a3a      	ldr	r2, [r7, #32]
 800bbd8:	e841 2300 	strex	r3, r2, [r1]
 800bbdc:	61bb      	str	r3, [r7, #24]
   return(result);
 800bbde:	69bb      	ldr	r3, [r7, #24]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1e5      	bne.n	800bbb0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	2220      	movs	r2, #32
 800bbe8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2220      	movs	r2, #32
 800bbf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2220      	movs	r2, #32
 800bbf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800bc04:	2303      	movs	r3, #3
 800bc06:	e010      	b.n	800bc2a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	69da      	ldr	r2, [r3, #28]
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	4013      	ands	r3, r2
 800bc12:	68ba      	ldr	r2, [r7, #8]
 800bc14:	429a      	cmp	r2, r3
 800bc16:	bf0c      	ite	eq
 800bc18:	2301      	moveq	r3, #1
 800bc1a:	2300      	movne	r3, #0
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	461a      	mov	r2, r3
 800bc20:	79fb      	ldrb	r3, [r7, #7]
 800bc22:	429a      	cmp	r2, r3
 800bc24:	f43f af46 	beq.w	800bab4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc28:	2300      	movs	r3, #0
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3770      	adds	r7, #112	; 0x70
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}

0800bc32 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bc32:	b480      	push	{r7}
 800bc34:	b085      	sub	sp, #20
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	d101      	bne.n	800bc48 <HAL_UARTEx_DisableFifoMode+0x16>
 800bc44:	2302      	movs	r3, #2
 800bc46:	e027      	b.n	800bc98 <HAL_UARTEx_DisableFifoMode+0x66>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2224      	movs	r2, #36	; 0x24
 800bc54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f022 0201 	bic.w	r2, r2, #1
 800bc6e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bc76:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2220      	movs	r2, #32
 800bc8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2200      	movs	r2, #0
 800bc92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bc96:	2300      	movs	r3, #0
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3714      	adds	r7, #20
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b084      	sub	sp, #16
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
 800bcac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bcb4:	2b01      	cmp	r3, #1
 800bcb6:	d101      	bne.n	800bcbc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bcb8:	2302      	movs	r3, #2
 800bcba:	e02d      	b.n	800bd18 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2224      	movs	r2, #36	; 0x24
 800bcc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f022 0201 	bic.w	r2, r2, #1
 800bce2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	683a      	ldr	r2, [r7, #0]
 800bcf4:	430a      	orrs	r2, r1
 800bcf6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f000 f84f 	bl	800bd9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	68fa      	ldr	r2, [r7, #12]
 800bd04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2220      	movs	r2, #32
 800bd0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bd16:	2300      	movs	r3, #0
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3710      	adds	r7, #16
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b084      	sub	sp, #16
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
 800bd28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d101      	bne.n	800bd38 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bd34:	2302      	movs	r3, #2
 800bd36:	e02d      	b.n	800bd94 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2224      	movs	r2, #36	; 0x24
 800bd44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f022 0201 	bic.w	r2, r2, #1
 800bd5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	689b      	ldr	r3, [r3, #8]
 800bd66:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	683a      	ldr	r2, [r7, #0]
 800bd70:	430a      	orrs	r2, r1
 800bd72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f000 f811 	bl	800bd9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	68fa      	ldr	r2, [r7, #12]
 800bd80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2220      	movs	r2, #32
 800bd86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3710      	adds	r7, #16
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d108      	bne.n	800bdbe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bdbc:	e031      	b.n	800be22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bdbe:	2308      	movs	r3, #8
 800bdc0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bdc2:	2308      	movs	r3, #8
 800bdc4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	0e5b      	lsrs	r3, r3, #25
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	f003 0307 	and.w	r3, r3, #7
 800bdd4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	0f5b      	lsrs	r3, r3, #29
 800bdde:	b2db      	uxtb	r3, r3
 800bde0:	f003 0307 	and.w	r3, r3, #7
 800bde4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bde6:	7bbb      	ldrb	r3, [r7, #14]
 800bde8:	7b3a      	ldrb	r2, [r7, #12]
 800bdea:	4911      	ldr	r1, [pc, #68]	; (800be30 <UARTEx_SetNbDataToProcess+0x94>)
 800bdec:	5c8a      	ldrb	r2, [r1, r2]
 800bdee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bdf2:	7b3a      	ldrb	r2, [r7, #12]
 800bdf4:	490f      	ldr	r1, [pc, #60]	; (800be34 <UARTEx_SetNbDataToProcess+0x98>)
 800bdf6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bdf8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdfc:	b29a      	uxth	r2, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be04:	7bfb      	ldrb	r3, [r7, #15]
 800be06:	7b7a      	ldrb	r2, [r7, #13]
 800be08:	4909      	ldr	r1, [pc, #36]	; (800be30 <UARTEx_SetNbDataToProcess+0x94>)
 800be0a:	5c8a      	ldrb	r2, [r1, r2]
 800be0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800be10:	7b7a      	ldrb	r2, [r7, #13]
 800be12:	4908      	ldr	r1, [pc, #32]	; (800be34 <UARTEx_SetNbDataToProcess+0x98>)
 800be14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be16:	fb93 f3f2 	sdiv	r3, r3, r2
 800be1a:	b29a      	uxth	r2, r3
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800be22:	bf00      	nop
 800be24:	3714      	adds	r7, #20
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	0800ec34 	.word	0x0800ec34
 800be34:	0800ec3c 	.word	0x0800ec3c

0800be38 <__errno>:
 800be38:	4b01      	ldr	r3, [pc, #4]	; (800be40 <__errno+0x8>)
 800be3a:	6818      	ldr	r0, [r3, #0]
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	20000020 	.word	0x20000020

0800be44 <__libc_init_array>:
 800be44:	b570      	push	{r4, r5, r6, lr}
 800be46:	4d0d      	ldr	r5, [pc, #52]	; (800be7c <__libc_init_array+0x38>)
 800be48:	4c0d      	ldr	r4, [pc, #52]	; (800be80 <__libc_init_array+0x3c>)
 800be4a:	1b64      	subs	r4, r4, r5
 800be4c:	10a4      	asrs	r4, r4, #2
 800be4e:	2600      	movs	r6, #0
 800be50:	42a6      	cmp	r6, r4
 800be52:	d109      	bne.n	800be68 <__libc_init_array+0x24>
 800be54:	4d0b      	ldr	r5, [pc, #44]	; (800be84 <__libc_init_array+0x40>)
 800be56:	4c0c      	ldr	r4, [pc, #48]	; (800be88 <__libc_init_array+0x44>)
 800be58:	f002 fdc4 	bl	800e9e4 <_init>
 800be5c:	1b64      	subs	r4, r4, r5
 800be5e:	10a4      	asrs	r4, r4, #2
 800be60:	2600      	movs	r6, #0
 800be62:	42a6      	cmp	r6, r4
 800be64:	d105      	bne.n	800be72 <__libc_init_array+0x2e>
 800be66:	bd70      	pop	{r4, r5, r6, pc}
 800be68:	f855 3b04 	ldr.w	r3, [r5], #4
 800be6c:	4798      	blx	r3
 800be6e:	3601      	adds	r6, #1
 800be70:	e7ee      	b.n	800be50 <__libc_init_array+0xc>
 800be72:	f855 3b04 	ldr.w	r3, [r5], #4
 800be76:	4798      	blx	r3
 800be78:	3601      	adds	r6, #1
 800be7a:	e7f2      	b.n	800be62 <__libc_init_array+0x1e>
 800be7c:	0800f024 	.word	0x0800f024
 800be80:	0800f024 	.word	0x0800f024
 800be84:	0800f024 	.word	0x0800f024
 800be88:	0800f028 	.word	0x0800f028

0800be8c <malloc>:
 800be8c:	4b02      	ldr	r3, [pc, #8]	; (800be98 <malloc+0xc>)
 800be8e:	4601      	mov	r1, r0
 800be90:	6818      	ldr	r0, [r3, #0]
 800be92:	f000 b877 	b.w	800bf84 <_malloc_r>
 800be96:	bf00      	nop
 800be98:	20000020 	.word	0x20000020

0800be9c <memset>:
 800be9c:	4402      	add	r2, r0
 800be9e:	4603      	mov	r3, r0
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d100      	bne.n	800bea6 <memset+0xa>
 800bea4:	4770      	bx	lr
 800bea6:	f803 1b01 	strb.w	r1, [r3], #1
 800beaa:	e7f9      	b.n	800bea0 <memset+0x4>

0800beac <_free_r>:
 800beac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beae:	2900      	cmp	r1, #0
 800beb0:	d044      	beq.n	800bf3c <_free_r+0x90>
 800beb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb6:	9001      	str	r0, [sp, #4]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	f1a1 0404 	sub.w	r4, r1, #4
 800bebe:	bfb8      	it	lt
 800bec0:	18e4      	addlt	r4, r4, r3
 800bec2:	f001 ff49 	bl	800dd58 <__malloc_lock>
 800bec6:	4a1e      	ldr	r2, [pc, #120]	; (800bf40 <_free_r+0x94>)
 800bec8:	9801      	ldr	r0, [sp, #4]
 800beca:	6813      	ldr	r3, [r2, #0]
 800becc:	b933      	cbnz	r3, 800bedc <_free_r+0x30>
 800bece:	6063      	str	r3, [r4, #4]
 800bed0:	6014      	str	r4, [r2, #0]
 800bed2:	b003      	add	sp, #12
 800bed4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bed8:	f001 bf44 	b.w	800dd64 <__malloc_unlock>
 800bedc:	42a3      	cmp	r3, r4
 800bede:	d908      	bls.n	800bef2 <_free_r+0x46>
 800bee0:	6825      	ldr	r5, [r4, #0]
 800bee2:	1961      	adds	r1, r4, r5
 800bee4:	428b      	cmp	r3, r1
 800bee6:	bf01      	itttt	eq
 800bee8:	6819      	ldreq	r1, [r3, #0]
 800beea:	685b      	ldreq	r3, [r3, #4]
 800beec:	1949      	addeq	r1, r1, r5
 800beee:	6021      	streq	r1, [r4, #0]
 800bef0:	e7ed      	b.n	800bece <_free_r+0x22>
 800bef2:	461a      	mov	r2, r3
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	b10b      	cbz	r3, 800befc <_free_r+0x50>
 800bef8:	42a3      	cmp	r3, r4
 800befa:	d9fa      	bls.n	800bef2 <_free_r+0x46>
 800befc:	6811      	ldr	r1, [r2, #0]
 800befe:	1855      	adds	r5, r2, r1
 800bf00:	42a5      	cmp	r5, r4
 800bf02:	d10b      	bne.n	800bf1c <_free_r+0x70>
 800bf04:	6824      	ldr	r4, [r4, #0]
 800bf06:	4421      	add	r1, r4
 800bf08:	1854      	adds	r4, r2, r1
 800bf0a:	42a3      	cmp	r3, r4
 800bf0c:	6011      	str	r1, [r2, #0]
 800bf0e:	d1e0      	bne.n	800bed2 <_free_r+0x26>
 800bf10:	681c      	ldr	r4, [r3, #0]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	6053      	str	r3, [r2, #4]
 800bf16:	4421      	add	r1, r4
 800bf18:	6011      	str	r1, [r2, #0]
 800bf1a:	e7da      	b.n	800bed2 <_free_r+0x26>
 800bf1c:	d902      	bls.n	800bf24 <_free_r+0x78>
 800bf1e:	230c      	movs	r3, #12
 800bf20:	6003      	str	r3, [r0, #0]
 800bf22:	e7d6      	b.n	800bed2 <_free_r+0x26>
 800bf24:	6825      	ldr	r5, [r4, #0]
 800bf26:	1961      	adds	r1, r4, r5
 800bf28:	428b      	cmp	r3, r1
 800bf2a:	bf04      	itt	eq
 800bf2c:	6819      	ldreq	r1, [r3, #0]
 800bf2e:	685b      	ldreq	r3, [r3, #4]
 800bf30:	6063      	str	r3, [r4, #4]
 800bf32:	bf04      	itt	eq
 800bf34:	1949      	addeq	r1, r1, r5
 800bf36:	6021      	streq	r1, [r4, #0]
 800bf38:	6054      	str	r4, [r2, #4]
 800bf3a:	e7ca      	b.n	800bed2 <_free_r+0x26>
 800bf3c:	b003      	add	sp, #12
 800bf3e:	bd30      	pop	{r4, r5, pc}
 800bf40:	20000864 	.word	0x20000864

0800bf44 <sbrk_aligned>:
 800bf44:	b570      	push	{r4, r5, r6, lr}
 800bf46:	4e0e      	ldr	r6, [pc, #56]	; (800bf80 <sbrk_aligned+0x3c>)
 800bf48:	460c      	mov	r4, r1
 800bf4a:	6831      	ldr	r1, [r6, #0]
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	b911      	cbnz	r1, 800bf56 <sbrk_aligned+0x12>
 800bf50:	f000 fd84 	bl	800ca5c <_sbrk_r>
 800bf54:	6030      	str	r0, [r6, #0]
 800bf56:	4621      	mov	r1, r4
 800bf58:	4628      	mov	r0, r5
 800bf5a:	f000 fd7f 	bl	800ca5c <_sbrk_r>
 800bf5e:	1c43      	adds	r3, r0, #1
 800bf60:	d00a      	beq.n	800bf78 <sbrk_aligned+0x34>
 800bf62:	1cc4      	adds	r4, r0, #3
 800bf64:	f024 0403 	bic.w	r4, r4, #3
 800bf68:	42a0      	cmp	r0, r4
 800bf6a:	d007      	beq.n	800bf7c <sbrk_aligned+0x38>
 800bf6c:	1a21      	subs	r1, r4, r0
 800bf6e:	4628      	mov	r0, r5
 800bf70:	f000 fd74 	bl	800ca5c <_sbrk_r>
 800bf74:	3001      	adds	r0, #1
 800bf76:	d101      	bne.n	800bf7c <sbrk_aligned+0x38>
 800bf78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bf7c:	4620      	mov	r0, r4
 800bf7e:	bd70      	pop	{r4, r5, r6, pc}
 800bf80:	20000868 	.word	0x20000868

0800bf84 <_malloc_r>:
 800bf84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf88:	1ccd      	adds	r5, r1, #3
 800bf8a:	f025 0503 	bic.w	r5, r5, #3
 800bf8e:	3508      	adds	r5, #8
 800bf90:	2d0c      	cmp	r5, #12
 800bf92:	bf38      	it	cc
 800bf94:	250c      	movcc	r5, #12
 800bf96:	2d00      	cmp	r5, #0
 800bf98:	4607      	mov	r7, r0
 800bf9a:	db01      	blt.n	800bfa0 <_malloc_r+0x1c>
 800bf9c:	42a9      	cmp	r1, r5
 800bf9e:	d905      	bls.n	800bfac <_malloc_r+0x28>
 800bfa0:	230c      	movs	r3, #12
 800bfa2:	603b      	str	r3, [r7, #0]
 800bfa4:	2600      	movs	r6, #0
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfac:	4e2e      	ldr	r6, [pc, #184]	; (800c068 <_malloc_r+0xe4>)
 800bfae:	f001 fed3 	bl	800dd58 <__malloc_lock>
 800bfb2:	6833      	ldr	r3, [r6, #0]
 800bfb4:	461c      	mov	r4, r3
 800bfb6:	bb34      	cbnz	r4, 800c006 <_malloc_r+0x82>
 800bfb8:	4629      	mov	r1, r5
 800bfba:	4638      	mov	r0, r7
 800bfbc:	f7ff ffc2 	bl	800bf44 <sbrk_aligned>
 800bfc0:	1c43      	adds	r3, r0, #1
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	d14d      	bne.n	800c062 <_malloc_r+0xde>
 800bfc6:	6834      	ldr	r4, [r6, #0]
 800bfc8:	4626      	mov	r6, r4
 800bfca:	2e00      	cmp	r6, #0
 800bfcc:	d140      	bne.n	800c050 <_malloc_r+0xcc>
 800bfce:	6823      	ldr	r3, [r4, #0]
 800bfd0:	4631      	mov	r1, r6
 800bfd2:	4638      	mov	r0, r7
 800bfd4:	eb04 0803 	add.w	r8, r4, r3
 800bfd8:	f000 fd40 	bl	800ca5c <_sbrk_r>
 800bfdc:	4580      	cmp	r8, r0
 800bfde:	d13a      	bne.n	800c056 <_malloc_r+0xd2>
 800bfe0:	6821      	ldr	r1, [r4, #0]
 800bfe2:	3503      	adds	r5, #3
 800bfe4:	1a6d      	subs	r5, r5, r1
 800bfe6:	f025 0503 	bic.w	r5, r5, #3
 800bfea:	3508      	adds	r5, #8
 800bfec:	2d0c      	cmp	r5, #12
 800bfee:	bf38      	it	cc
 800bff0:	250c      	movcc	r5, #12
 800bff2:	4629      	mov	r1, r5
 800bff4:	4638      	mov	r0, r7
 800bff6:	f7ff ffa5 	bl	800bf44 <sbrk_aligned>
 800bffa:	3001      	adds	r0, #1
 800bffc:	d02b      	beq.n	800c056 <_malloc_r+0xd2>
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	442b      	add	r3, r5
 800c002:	6023      	str	r3, [r4, #0]
 800c004:	e00e      	b.n	800c024 <_malloc_r+0xa0>
 800c006:	6822      	ldr	r2, [r4, #0]
 800c008:	1b52      	subs	r2, r2, r5
 800c00a:	d41e      	bmi.n	800c04a <_malloc_r+0xc6>
 800c00c:	2a0b      	cmp	r2, #11
 800c00e:	d916      	bls.n	800c03e <_malloc_r+0xba>
 800c010:	1961      	adds	r1, r4, r5
 800c012:	42a3      	cmp	r3, r4
 800c014:	6025      	str	r5, [r4, #0]
 800c016:	bf18      	it	ne
 800c018:	6059      	strne	r1, [r3, #4]
 800c01a:	6863      	ldr	r3, [r4, #4]
 800c01c:	bf08      	it	eq
 800c01e:	6031      	streq	r1, [r6, #0]
 800c020:	5162      	str	r2, [r4, r5]
 800c022:	604b      	str	r3, [r1, #4]
 800c024:	4638      	mov	r0, r7
 800c026:	f104 060b 	add.w	r6, r4, #11
 800c02a:	f001 fe9b 	bl	800dd64 <__malloc_unlock>
 800c02e:	f026 0607 	bic.w	r6, r6, #7
 800c032:	1d23      	adds	r3, r4, #4
 800c034:	1af2      	subs	r2, r6, r3
 800c036:	d0b6      	beq.n	800bfa6 <_malloc_r+0x22>
 800c038:	1b9b      	subs	r3, r3, r6
 800c03a:	50a3      	str	r3, [r4, r2]
 800c03c:	e7b3      	b.n	800bfa6 <_malloc_r+0x22>
 800c03e:	6862      	ldr	r2, [r4, #4]
 800c040:	42a3      	cmp	r3, r4
 800c042:	bf0c      	ite	eq
 800c044:	6032      	streq	r2, [r6, #0]
 800c046:	605a      	strne	r2, [r3, #4]
 800c048:	e7ec      	b.n	800c024 <_malloc_r+0xa0>
 800c04a:	4623      	mov	r3, r4
 800c04c:	6864      	ldr	r4, [r4, #4]
 800c04e:	e7b2      	b.n	800bfb6 <_malloc_r+0x32>
 800c050:	4634      	mov	r4, r6
 800c052:	6876      	ldr	r6, [r6, #4]
 800c054:	e7b9      	b.n	800bfca <_malloc_r+0x46>
 800c056:	230c      	movs	r3, #12
 800c058:	603b      	str	r3, [r7, #0]
 800c05a:	4638      	mov	r0, r7
 800c05c:	f001 fe82 	bl	800dd64 <__malloc_unlock>
 800c060:	e7a1      	b.n	800bfa6 <_malloc_r+0x22>
 800c062:	6025      	str	r5, [r4, #0]
 800c064:	e7de      	b.n	800c024 <_malloc_r+0xa0>
 800c066:	bf00      	nop
 800c068:	20000864 	.word	0x20000864

0800c06c <__cvt>:
 800c06c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c070:	ec55 4b10 	vmov	r4, r5, d0
 800c074:	2d00      	cmp	r5, #0
 800c076:	460e      	mov	r6, r1
 800c078:	4619      	mov	r1, r3
 800c07a:	462b      	mov	r3, r5
 800c07c:	bfbb      	ittet	lt
 800c07e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c082:	461d      	movlt	r5, r3
 800c084:	2300      	movge	r3, #0
 800c086:	232d      	movlt	r3, #45	; 0x2d
 800c088:	700b      	strb	r3, [r1, #0]
 800c08a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c08c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c090:	4691      	mov	r9, r2
 800c092:	f023 0820 	bic.w	r8, r3, #32
 800c096:	bfbc      	itt	lt
 800c098:	4622      	movlt	r2, r4
 800c09a:	4614      	movlt	r4, r2
 800c09c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0a0:	d005      	beq.n	800c0ae <__cvt+0x42>
 800c0a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c0a6:	d100      	bne.n	800c0aa <__cvt+0x3e>
 800c0a8:	3601      	adds	r6, #1
 800c0aa:	2102      	movs	r1, #2
 800c0ac:	e000      	b.n	800c0b0 <__cvt+0x44>
 800c0ae:	2103      	movs	r1, #3
 800c0b0:	ab03      	add	r3, sp, #12
 800c0b2:	9301      	str	r3, [sp, #4]
 800c0b4:	ab02      	add	r3, sp, #8
 800c0b6:	9300      	str	r3, [sp, #0]
 800c0b8:	ec45 4b10 	vmov	d0, r4, r5
 800c0bc:	4653      	mov	r3, sl
 800c0be:	4632      	mov	r2, r6
 800c0c0:	f000 fe2a 	bl	800cd18 <_dtoa_r>
 800c0c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c0c8:	4607      	mov	r7, r0
 800c0ca:	d102      	bne.n	800c0d2 <__cvt+0x66>
 800c0cc:	f019 0f01 	tst.w	r9, #1
 800c0d0:	d022      	beq.n	800c118 <__cvt+0xac>
 800c0d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0d6:	eb07 0906 	add.w	r9, r7, r6
 800c0da:	d110      	bne.n	800c0fe <__cvt+0x92>
 800c0dc:	783b      	ldrb	r3, [r7, #0]
 800c0de:	2b30      	cmp	r3, #48	; 0x30
 800c0e0:	d10a      	bne.n	800c0f8 <__cvt+0x8c>
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	f7f4 fd05 	bl	8000af8 <__aeabi_dcmpeq>
 800c0ee:	b918      	cbnz	r0, 800c0f8 <__cvt+0x8c>
 800c0f0:	f1c6 0601 	rsb	r6, r6, #1
 800c0f4:	f8ca 6000 	str.w	r6, [sl]
 800c0f8:	f8da 3000 	ldr.w	r3, [sl]
 800c0fc:	4499      	add	r9, r3
 800c0fe:	2200      	movs	r2, #0
 800c100:	2300      	movs	r3, #0
 800c102:	4620      	mov	r0, r4
 800c104:	4629      	mov	r1, r5
 800c106:	f7f4 fcf7 	bl	8000af8 <__aeabi_dcmpeq>
 800c10a:	b108      	cbz	r0, 800c110 <__cvt+0xa4>
 800c10c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c110:	2230      	movs	r2, #48	; 0x30
 800c112:	9b03      	ldr	r3, [sp, #12]
 800c114:	454b      	cmp	r3, r9
 800c116:	d307      	bcc.n	800c128 <__cvt+0xbc>
 800c118:	9b03      	ldr	r3, [sp, #12]
 800c11a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c11c:	1bdb      	subs	r3, r3, r7
 800c11e:	4638      	mov	r0, r7
 800c120:	6013      	str	r3, [r2, #0]
 800c122:	b004      	add	sp, #16
 800c124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c128:	1c59      	adds	r1, r3, #1
 800c12a:	9103      	str	r1, [sp, #12]
 800c12c:	701a      	strb	r2, [r3, #0]
 800c12e:	e7f0      	b.n	800c112 <__cvt+0xa6>

0800c130 <__exponent>:
 800c130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c132:	4603      	mov	r3, r0
 800c134:	2900      	cmp	r1, #0
 800c136:	bfb8      	it	lt
 800c138:	4249      	neglt	r1, r1
 800c13a:	f803 2b02 	strb.w	r2, [r3], #2
 800c13e:	bfb4      	ite	lt
 800c140:	222d      	movlt	r2, #45	; 0x2d
 800c142:	222b      	movge	r2, #43	; 0x2b
 800c144:	2909      	cmp	r1, #9
 800c146:	7042      	strb	r2, [r0, #1]
 800c148:	dd2a      	ble.n	800c1a0 <__exponent+0x70>
 800c14a:	f10d 0407 	add.w	r4, sp, #7
 800c14e:	46a4      	mov	ip, r4
 800c150:	270a      	movs	r7, #10
 800c152:	46a6      	mov	lr, r4
 800c154:	460a      	mov	r2, r1
 800c156:	fb91 f6f7 	sdiv	r6, r1, r7
 800c15a:	fb07 1516 	mls	r5, r7, r6, r1
 800c15e:	3530      	adds	r5, #48	; 0x30
 800c160:	2a63      	cmp	r2, #99	; 0x63
 800c162:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c166:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c16a:	4631      	mov	r1, r6
 800c16c:	dcf1      	bgt.n	800c152 <__exponent+0x22>
 800c16e:	3130      	adds	r1, #48	; 0x30
 800c170:	f1ae 0502 	sub.w	r5, lr, #2
 800c174:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c178:	1c44      	adds	r4, r0, #1
 800c17a:	4629      	mov	r1, r5
 800c17c:	4561      	cmp	r1, ip
 800c17e:	d30a      	bcc.n	800c196 <__exponent+0x66>
 800c180:	f10d 0209 	add.w	r2, sp, #9
 800c184:	eba2 020e 	sub.w	r2, r2, lr
 800c188:	4565      	cmp	r5, ip
 800c18a:	bf88      	it	hi
 800c18c:	2200      	movhi	r2, #0
 800c18e:	4413      	add	r3, r2
 800c190:	1a18      	subs	r0, r3, r0
 800c192:	b003      	add	sp, #12
 800c194:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c196:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c19a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c19e:	e7ed      	b.n	800c17c <__exponent+0x4c>
 800c1a0:	2330      	movs	r3, #48	; 0x30
 800c1a2:	3130      	adds	r1, #48	; 0x30
 800c1a4:	7083      	strb	r3, [r0, #2]
 800c1a6:	70c1      	strb	r1, [r0, #3]
 800c1a8:	1d03      	adds	r3, r0, #4
 800c1aa:	e7f1      	b.n	800c190 <__exponent+0x60>

0800c1ac <_printf_float>:
 800c1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b0:	ed2d 8b02 	vpush	{d8}
 800c1b4:	b08d      	sub	sp, #52	; 0x34
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c1bc:	4616      	mov	r6, r2
 800c1be:	461f      	mov	r7, r3
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	f001 fd4f 	bl	800dc64 <_localeconv_r>
 800c1c6:	f8d0 a000 	ldr.w	sl, [r0]
 800c1ca:	4650      	mov	r0, sl
 800c1cc:	f7f4 f818 	bl	8000200 <strlen>
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1d4:	6823      	ldr	r3, [r4, #0]
 800c1d6:	9305      	str	r3, [sp, #20]
 800c1d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c1dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c1e0:	3307      	adds	r3, #7
 800c1e2:	f023 0307 	bic.w	r3, r3, #7
 800c1e6:	f103 0208 	add.w	r2, r3, #8
 800c1ea:	f8c8 2000 	str.w	r2, [r8]
 800c1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c1f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c1fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1fe:	9307      	str	r3, [sp, #28]
 800c200:	f8cd 8018 	str.w	r8, [sp, #24]
 800c204:	ee08 0a10 	vmov	s16, r0
 800c208:	4b9f      	ldr	r3, [pc, #636]	; (800c488 <_printf_float+0x2dc>)
 800c20a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c20e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c212:	f7f4 fca3 	bl	8000b5c <__aeabi_dcmpun>
 800c216:	bb88      	cbnz	r0, 800c27c <_printf_float+0xd0>
 800c218:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c21c:	4b9a      	ldr	r3, [pc, #616]	; (800c488 <_printf_float+0x2dc>)
 800c21e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c222:	f7f4 fc7d 	bl	8000b20 <__aeabi_dcmple>
 800c226:	bb48      	cbnz	r0, 800c27c <_printf_float+0xd0>
 800c228:	2200      	movs	r2, #0
 800c22a:	2300      	movs	r3, #0
 800c22c:	4640      	mov	r0, r8
 800c22e:	4649      	mov	r1, r9
 800c230:	f7f4 fc6c 	bl	8000b0c <__aeabi_dcmplt>
 800c234:	b110      	cbz	r0, 800c23c <_printf_float+0x90>
 800c236:	232d      	movs	r3, #45	; 0x2d
 800c238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c23c:	4b93      	ldr	r3, [pc, #588]	; (800c48c <_printf_float+0x2e0>)
 800c23e:	4894      	ldr	r0, [pc, #592]	; (800c490 <_printf_float+0x2e4>)
 800c240:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c244:	bf94      	ite	ls
 800c246:	4698      	movls	r8, r3
 800c248:	4680      	movhi	r8, r0
 800c24a:	2303      	movs	r3, #3
 800c24c:	6123      	str	r3, [r4, #16]
 800c24e:	9b05      	ldr	r3, [sp, #20]
 800c250:	f023 0204 	bic.w	r2, r3, #4
 800c254:	6022      	str	r2, [r4, #0]
 800c256:	f04f 0900 	mov.w	r9, #0
 800c25a:	9700      	str	r7, [sp, #0]
 800c25c:	4633      	mov	r3, r6
 800c25e:	aa0b      	add	r2, sp, #44	; 0x2c
 800c260:	4621      	mov	r1, r4
 800c262:	4628      	mov	r0, r5
 800c264:	f000 f9d8 	bl	800c618 <_printf_common>
 800c268:	3001      	adds	r0, #1
 800c26a:	f040 8090 	bne.w	800c38e <_printf_float+0x1e2>
 800c26e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c272:	b00d      	add	sp, #52	; 0x34
 800c274:	ecbd 8b02 	vpop	{d8}
 800c278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c27c:	4642      	mov	r2, r8
 800c27e:	464b      	mov	r3, r9
 800c280:	4640      	mov	r0, r8
 800c282:	4649      	mov	r1, r9
 800c284:	f7f4 fc6a 	bl	8000b5c <__aeabi_dcmpun>
 800c288:	b140      	cbz	r0, 800c29c <_printf_float+0xf0>
 800c28a:	464b      	mov	r3, r9
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	bfbc      	itt	lt
 800c290:	232d      	movlt	r3, #45	; 0x2d
 800c292:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c296:	487f      	ldr	r0, [pc, #508]	; (800c494 <_printf_float+0x2e8>)
 800c298:	4b7f      	ldr	r3, [pc, #508]	; (800c498 <_printf_float+0x2ec>)
 800c29a:	e7d1      	b.n	800c240 <_printf_float+0x94>
 800c29c:	6863      	ldr	r3, [r4, #4]
 800c29e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c2a2:	9206      	str	r2, [sp, #24]
 800c2a4:	1c5a      	adds	r2, r3, #1
 800c2a6:	d13f      	bne.n	800c328 <_printf_float+0x17c>
 800c2a8:	2306      	movs	r3, #6
 800c2aa:	6063      	str	r3, [r4, #4]
 800c2ac:	9b05      	ldr	r3, [sp, #20]
 800c2ae:	6861      	ldr	r1, [r4, #4]
 800c2b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	9303      	str	r3, [sp, #12]
 800c2b8:	ab0a      	add	r3, sp, #40	; 0x28
 800c2ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c2be:	ab09      	add	r3, sp, #36	; 0x24
 800c2c0:	ec49 8b10 	vmov	d0, r8, r9
 800c2c4:	9300      	str	r3, [sp, #0]
 800c2c6:	6022      	str	r2, [r4, #0]
 800c2c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c2cc:	4628      	mov	r0, r5
 800c2ce:	f7ff fecd 	bl	800c06c <__cvt>
 800c2d2:	9b06      	ldr	r3, [sp, #24]
 800c2d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2d6:	2b47      	cmp	r3, #71	; 0x47
 800c2d8:	4680      	mov	r8, r0
 800c2da:	d108      	bne.n	800c2ee <_printf_float+0x142>
 800c2dc:	1cc8      	adds	r0, r1, #3
 800c2de:	db02      	blt.n	800c2e6 <_printf_float+0x13a>
 800c2e0:	6863      	ldr	r3, [r4, #4]
 800c2e2:	4299      	cmp	r1, r3
 800c2e4:	dd41      	ble.n	800c36a <_printf_float+0x1be>
 800c2e6:	f1ab 0b02 	sub.w	fp, fp, #2
 800c2ea:	fa5f fb8b 	uxtb.w	fp, fp
 800c2ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c2f2:	d820      	bhi.n	800c336 <_printf_float+0x18a>
 800c2f4:	3901      	subs	r1, #1
 800c2f6:	465a      	mov	r2, fp
 800c2f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c2fc:	9109      	str	r1, [sp, #36]	; 0x24
 800c2fe:	f7ff ff17 	bl	800c130 <__exponent>
 800c302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c304:	1813      	adds	r3, r2, r0
 800c306:	2a01      	cmp	r2, #1
 800c308:	4681      	mov	r9, r0
 800c30a:	6123      	str	r3, [r4, #16]
 800c30c:	dc02      	bgt.n	800c314 <_printf_float+0x168>
 800c30e:	6822      	ldr	r2, [r4, #0]
 800c310:	07d2      	lsls	r2, r2, #31
 800c312:	d501      	bpl.n	800c318 <_printf_float+0x16c>
 800c314:	3301      	adds	r3, #1
 800c316:	6123      	str	r3, [r4, #16]
 800c318:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d09c      	beq.n	800c25a <_printf_float+0xae>
 800c320:	232d      	movs	r3, #45	; 0x2d
 800c322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c326:	e798      	b.n	800c25a <_printf_float+0xae>
 800c328:	9a06      	ldr	r2, [sp, #24]
 800c32a:	2a47      	cmp	r2, #71	; 0x47
 800c32c:	d1be      	bne.n	800c2ac <_printf_float+0x100>
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1bc      	bne.n	800c2ac <_printf_float+0x100>
 800c332:	2301      	movs	r3, #1
 800c334:	e7b9      	b.n	800c2aa <_printf_float+0xfe>
 800c336:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c33a:	d118      	bne.n	800c36e <_printf_float+0x1c2>
 800c33c:	2900      	cmp	r1, #0
 800c33e:	6863      	ldr	r3, [r4, #4]
 800c340:	dd0b      	ble.n	800c35a <_printf_float+0x1ae>
 800c342:	6121      	str	r1, [r4, #16]
 800c344:	b913      	cbnz	r3, 800c34c <_printf_float+0x1a0>
 800c346:	6822      	ldr	r2, [r4, #0]
 800c348:	07d0      	lsls	r0, r2, #31
 800c34a:	d502      	bpl.n	800c352 <_printf_float+0x1a6>
 800c34c:	3301      	adds	r3, #1
 800c34e:	440b      	add	r3, r1
 800c350:	6123      	str	r3, [r4, #16]
 800c352:	65a1      	str	r1, [r4, #88]	; 0x58
 800c354:	f04f 0900 	mov.w	r9, #0
 800c358:	e7de      	b.n	800c318 <_printf_float+0x16c>
 800c35a:	b913      	cbnz	r3, 800c362 <_printf_float+0x1b6>
 800c35c:	6822      	ldr	r2, [r4, #0]
 800c35e:	07d2      	lsls	r2, r2, #31
 800c360:	d501      	bpl.n	800c366 <_printf_float+0x1ba>
 800c362:	3302      	adds	r3, #2
 800c364:	e7f4      	b.n	800c350 <_printf_float+0x1a4>
 800c366:	2301      	movs	r3, #1
 800c368:	e7f2      	b.n	800c350 <_printf_float+0x1a4>
 800c36a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c36e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c370:	4299      	cmp	r1, r3
 800c372:	db05      	blt.n	800c380 <_printf_float+0x1d4>
 800c374:	6823      	ldr	r3, [r4, #0]
 800c376:	6121      	str	r1, [r4, #16]
 800c378:	07d8      	lsls	r0, r3, #31
 800c37a:	d5ea      	bpl.n	800c352 <_printf_float+0x1a6>
 800c37c:	1c4b      	adds	r3, r1, #1
 800c37e:	e7e7      	b.n	800c350 <_printf_float+0x1a4>
 800c380:	2900      	cmp	r1, #0
 800c382:	bfd4      	ite	le
 800c384:	f1c1 0202 	rsble	r2, r1, #2
 800c388:	2201      	movgt	r2, #1
 800c38a:	4413      	add	r3, r2
 800c38c:	e7e0      	b.n	800c350 <_printf_float+0x1a4>
 800c38e:	6823      	ldr	r3, [r4, #0]
 800c390:	055a      	lsls	r2, r3, #21
 800c392:	d407      	bmi.n	800c3a4 <_printf_float+0x1f8>
 800c394:	6923      	ldr	r3, [r4, #16]
 800c396:	4642      	mov	r2, r8
 800c398:	4631      	mov	r1, r6
 800c39a:	4628      	mov	r0, r5
 800c39c:	47b8      	blx	r7
 800c39e:	3001      	adds	r0, #1
 800c3a0:	d12c      	bne.n	800c3fc <_printf_float+0x250>
 800c3a2:	e764      	b.n	800c26e <_printf_float+0xc2>
 800c3a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c3a8:	f240 80e0 	bls.w	800c56c <_printf_float+0x3c0>
 800c3ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f7f4 fba0 	bl	8000af8 <__aeabi_dcmpeq>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	d034      	beq.n	800c426 <_printf_float+0x27a>
 800c3bc:	4a37      	ldr	r2, [pc, #220]	; (800c49c <_printf_float+0x2f0>)
 800c3be:	2301      	movs	r3, #1
 800c3c0:	4631      	mov	r1, r6
 800c3c2:	4628      	mov	r0, r5
 800c3c4:	47b8      	blx	r7
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	f43f af51 	beq.w	800c26e <_printf_float+0xc2>
 800c3cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	db02      	blt.n	800c3da <_printf_float+0x22e>
 800c3d4:	6823      	ldr	r3, [r4, #0]
 800c3d6:	07d8      	lsls	r0, r3, #31
 800c3d8:	d510      	bpl.n	800c3fc <_printf_float+0x250>
 800c3da:	ee18 3a10 	vmov	r3, s16
 800c3de:	4652      	mov	r2, sl
 800c3e0:	4631      	mov	r1, r6
 800c3e2:	4628      	mov	r0, r5
 800c3e4:	47b8      	blx	r7
 800c3e6:	3001      	adds	r0, #1
 800c3e8:	f43f af41 	beq.w	800c26e <_printf_float+0xc2>
 800c3ec:	f04f 0800 	mov.w	r8, #0
 800c3f0:	f104 091a 	add.w	r9, r4, #26
 800c3f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3f6:	3b01      	subs	r3, #1
 800c3f8:	4543      	cmp	r3, r8
 800c3fa:	dc09      	bgt.n	800c410 <_printf_float+0x264>
 800c3fc:	6823      	ldr	r3, [r4, #0]
 800c3fe:	079b      	lsls	r3, r3, #30
 800c400:	f100 8105 	bmi.w	800c60e <_printf_float+0x462>
 800c404:	68e0      	ldr	r0, [r4, #12]
 800c406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c408:	4298      	cmp	r0, r3
 800c40a:	bfb8      	it	lt
 800c40c:	4618      	movlt	r0, r3
 800c40e:	e730      	b.n	800c272 <_printf_float+0xc6>
 800c410:	2301      	movs	r3, #1
 800c412:	464a      	mov	r2, r9
 800c414:	4631      	mov	r1, r6
 800c416:	4628      	mov	r0, r5
 800c418:	47b8      	blx	r7
 800c41a:	3001      	adds	r0, #1
 800c41c:	f43f af27 	beq.w	800c26e <_printf_float+0xc2>
 800c420:	f108 0801 	add.w	r8, r8, #1
 800c424:	e7e6      	b.n	800c3f4 <_printf_float+0x248>
 800c426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c428:	2b00      	cmp	r3, #0
 800c42a:	dc39      	bgt.n	800c4a0 <_printf_float+0x2f4>
 800c42c:	4a1b      	ldr	r2, [pc, #108]	; (800c49c <_printf_float+0x2f0>)
 800c42e:	2301      	movs	r3, #1
 800c430:	4631      	mov	r1, r6
 800c432:	4628      	mov	r0, r5
 800c434:	47b8      	blx	r7
 800c436:	3001      	adds	r0, #1
 800c438:	f43f af19 	beq.w	800c26e <_printf_float+0xc2>
 800c43c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c440:	4313      	orrs	r3, r2
 800c442:	d102      	bne.n	800c44a <_printf_float+0x29e>
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	07d9      	lsls	r1, r3, #31
 800c448:	d5d8      	bpl.n	800c3fc <_printf_float+0x250>
 800c44a:	ee18 3a10 	vmov	r3, s16
 800c44e:	4652      	mov	r2, sl
 800c450:	4631      	mov	r1, r6
 800c452:	4628      	mov	r0, r5
 800c454:	47b8      	blx	r7
 800c456:	3001      	adds	r0, #1
 800c458:	f43f af09 	beq.w	800c26e <_printf_float+0xc2>
 800c45c:	f04f 0900 	mov.w	r9, #0
 800c460:	f104 0a1a 	add.w	sl, r4, #26
 800c464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c466:	425b      	negs	r3, r3
 800c468:	454b      	cmp	r3, r9
 800c46a:	dc01      	bgt.n	800c470 <_printf_float+0x2c4>
 800c46c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c46e:	e792      	b.n	800c396 <_printf_float+0x1ea>
 800c470:	2301      	movs	r3, #1
 800c472:	4652      	mov	r2, sl
 800c474:	4631      	mov	r1, r6
 800c476:	4628      	mov	r0, r5
 800c478:	47b8      	blx	r7
 800c47a:	3001      	adds	r0, #1
 800c47c:	f43f aef7 	beq.w	800c26e <_printf_float+0xc2>
 800c480:	f109 0901 	add.w	r9, r9, #1
 800c484:	e7ee      	b.n	800c464 <_printf_float+0x2b8>
 800c486:	bf00      	nop
 800c488:	7fefffff 	.word	0x7fefffff
 800c48c:	0800ec48 	.word	0x0800ec48
 800c490:	0800ec4c 	.word	0x0800ec4c
 800c494:	0800ec54 	.word	0x0800ec54
 800c498:	0800ec50 	.word	0x0800ec50
 800c49c:	0800ec58 	.word	0x0800ec58
 800c4a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c4a4:	429a      	cmp	r2, r3
 800c4a6:	bfa8      	it	ge
 800c4a8:	461a      	movge	r2, r3
 800c4aa:	2a00      	cmp	r2, #0
 800c4ac:	4691      	mov	r9, r2
 800c4ae:	dc37      	bgt.n	800c520 <_printf_float+0x374>
 800c4b0:	f04f 0b00 	mov.w	fp, #0
 800c4b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4b8:	f104 021a 	add.w	r2, r4, #26
 800c4bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c4be:	9305      	str	r3, [sp, #20]
 800c4c0:	eba3 0309 	sub.w	r3, r3, r9
 800c4c4:	455b      	cmp	r3, fp
 800c4c6:	dc33      	bgt.n	800c530 <_printf_float+0x384>
 800c4c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	db3b      	blt.n	800c548 <_printf_float+0x39c>
 800c4d0:	6823      	ldr	r3, [r4, #0]
 800c4d2:	07da      	lsls	r2, r3, #31
 800c4d4:	d438      	bmi.n	800c548 <_printf_float+0x39c>
 800c4d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4d8:	9a05      	ldr	r2, [sp, #20]
 800c4da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c4dc:	1a9a      	subs	r2, r3, r2
 800c4de:	eba3 0901 	sub.w	r9, r3, r1
 800c4e2:	4591      	cmp	r9, r2
 800c4e4:	bfa8      	it	ge
 800c4e6:	4691      	movge	r9, r2
 800c4e8:	f1b9 0f00 	cmp.w	r9, #0
 800c4ec:	dc35      	bgt.n	800c55a <_printf_float+0x3ae>
 800c4ee:	f04f 0800 	mov.w	r8, #0
 800c4f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4f6:	f104 0a1a 	add.w	sl, r4, #26
 800c4fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4fe:	1a9b      	subs	r3, r3, r2
 800c500:	eba3 0309 	sub.w	r3, r3, r9
 800c504:	4543      	cmp	r3, r8
 800c506:	f77f af79 	ble.w	800c3fc <_printf_float+0x250>
 800c50a:	2301      	movs	r3, #1
 800c50c:	4652      	mov	r2, sl
 800c50e:	4631      	mov	r1, r6
 800c510:	4628      	mov	r0, r5
 800c512:	47b8      	blx	r7
 800c514:	3001      	adds	r0, #1
 800c516:	f43f aeaa 	beq.w	800c26e <_printf_float+0xc2>
 800c51a:	f108 0801 	add.w	r8, r8, #1
 800c51e:	e7ec      	b.n	800c4fa <_printf_float+0x34e>
 800c520:	4613      	mov	r3, r2
 800c522:	4631      	mov	r1, r6
 800c524:	4642      	mov	r2, r8
 800c526:	4628      	mov	r0, r5
 800c528:	47b8      	blx	r7
 800c52a:	3001      	adds	r0, #1
 800c52c:	d1c0      	bne.n	800c4b0 <_printf_float+0x304>
 800c52e:	e69e      	b.n	800c26e <_printf_float+0xc2>
 800c530:	2301      	movs	r3, #1
 800c532:	4631      	mov	r1, r6
 800c534:	4628      	mov	r0, r5
 800c536:	9205      	str	r2, [sp, #20]
 800c538:	47b8      	blx	r7
 800c53a:	3001      	adds	r0, #1
 800c53c:	f43f ae97 	beq.w	800c26e <_printf_float+0xc2>
 800c540:	9a05      	ldr	r2, [sp, #20]
 800c542:	f10b 0b01 	add.w	fp, fp, #1
 800c546:	e7b9      	b.n	800c4bc <_printf_float+0x310>
 800c548:	ee18 3a10 	vmov	r3, s16
 800c54c:	4652      	mov	r2, sl
 800c54e:	4631      	mov	r1, r6
 800c550:	4628      	mov	r0, r5
 800c552:	47b8      	blx	r7
 800c554:	3001      	adds	r0, #1
 800c556:	d1be      	bne.n	800c4d6 <_printf_float+0x32a>
 800c558:	e689      	b.n	800c26e <_printf_float+0xc2>
 800c55a:	9a05      	ldr	r2, [sp, #20]
 800c55c:	464b      	mov	r3, r9
 800c55e:	4442      	add	r2, r8
 800c560:	4631      	mov	r1, r6
 800c562:	4628      	mov	r0, r5
 800c564:	47b8      	blx	r7
 800c566:	3001      	adds	r0, #1
 800c568:	d1c1      	bne.n	800c4ee <_printf_float+0x342>
 800c56a:	e680      	b.n	800c26e <_printf_float+0xc2>
 800c56c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c56e:	2a01      	cmp	r2, #1
 800c570:	dc01      	bgt.n	800c576 <_printf_float+0x3ca>
 800c572:	07db      	lsls	r3, r3, #31
 800c574:	d538      	bpl.n	800c5e8 <_printf_float+0x43c>
 800c576:	2301      	movs	r3, #1
 800c578:	4642      	mov	r2, r8
 800c57a:	4631      	mov	r1, r6
 800c57c:	4628      	mov	r0, r5
 800c57e:	47b8      	blx	r7
 800c580:	3001      	adds	r0, #1
 800c582:	f43f ae74 	beq.w	800c26e <_printf_float+0xc2>
 800c586:	ee18 3a10 	vmov	r3, s16
 800c58a:	4652      	mov	r2, sl
 800c58c:	4631      	mov	r1, r6
 800c58e:	4628      	mov	r0, r5
 800c590:	47b8      	blx	r7
 800c592:	3001      	adds	r0, #1
 800c594:	f43f ae6b 	beq.w	800c26e <_printf_float+0xc2>
 800c598:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c59c:	2200      	movs	r2, #0
 800c59e:	2300      	movs	r3, #0
 800c5a0:	f7f4 faaa 	bl	8000af8 <__aeabi_dcmpeq>
 800c5a4:	b9d8      	cbnz	r0, 800c5de <_printf_float+0x432>
 800c5a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5a8:	f108 0201 	add.w	r2, r8, #1
 800c5ac:	3b01      	subs	r3, #1
 800c5ae:	4631      	mov	r1, r6
 800c5b0:	4628      	mov	r0, r5
 800c5b2:	47b8      	blx	r7
 800c5b4:	3001      	adds	r0, #1
 800c5b6:	d10e      	bne.n	800c5d6 <_printf_float+0x42a>
 800c5b8:	e659      	b.n	800c26e <_printf_float+0xc2>
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	4652      	mov	r2, sl
 800c5be:	4631      	mov	r1, r6
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	47b8      	blx	r7
 800c5c4:	3001      	adds	r0, #1
 800c5c6:	f43f ae52 	beq.w	800c26e <_printf_float+0xc2>
 800c5ca:	f108 0801 	add.w	r8, r8, #1
 800c5ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5d0:	3b01      	subs	r3, #1
 800c5d2:	4543      	cmp	r3, r8
 800c5d4:	dcf1      	bgt.n	800c5ba <_printf_float+0x40e>
 800c5d6:	464b      	mov	r3, r9
 800c5d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c5dc:	e6dc      	b.n	800c398 <_printf_float+0x1ec>
 800c5de:	f04f 0800 	mov.w	r8, #0
 800c5e2:	f104 0a1a 	add.w	sl, r4, #26
 800c5e6:	e7f2      	b.n	800c5ce <_printf_float+0x422>
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	4642      	mov	r2, r8
 800c5ec:	e7df      	b.n	800c5ae <_printf_float+0x402>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	464a      	mov	r2, r9
 800c5f2:	4631      	mov	r1, r6
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	47b8      	blx	r7
 800c5f8:	3001      	adds	r0, #1
 800c5fa:	f43f ae38 	beq.w	800c26e <_printf_float+0xc2>
 800c5fe:	f108 0801 	add.w	r8, r8, #1
 800c602:	68e3      	ldr	r3, [r4, #12]
 800c604:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c606:	1a5b      	subs	r3, r3, r1
 800c608:	4543      	cmp	r3, r8
 800c60a:	dcf0      	bgt.n	800c5ee <_printf_float+0x442>
 800c60c:	e6fa      	b.n	800c404 <_printf_float+0x258>
 800c60e:	f04f 0800 	mov.w	r8, #0
 800c612:	f104 0919 	add.w	r9, r4, #25
 800c616:	e7f4      	b.n	800c602 <_printf_float+0x456>

0800c618 <_printf_common>:
 800c618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c61c:	4616      	mov	r6, r2
 800c61e:	4699      	mov	r9, r3
 800c620:	688a      	ldr	r2, [r1, #8]
 800c622:	690b      	ldr	r3, [r1, #16]
 800c624:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c628:	4293      	cmp	r3, r2
 800c62a:	bfb8      	it	lt
 800c62c:	4613      	movlt	r3, r2
 800c62e:	6033      	str	r3, [r6, #0]
 800c630:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c634:	4607      	mov	r7, r0
 800c636:	460c      	mov	r4, r1
 800c638:	b10a      	cbz	r2, 800c63e <_printf_common+0x26>
 800c63a:	3301      	adds	r3, #1
 800c63c:	6033      	str	r3, [r6, #0]
 800c63e:	6823      	ldr	r3, [r4, #0]
 800c640:	0699      	lsls	r1, r3, #26
 800c642:	bf42      	ittt	mi
 800c644:	6833      	ldrmi	r3, [r6, #0]
 800c646:	3302      	addmi	r3, #2
 800c648:	6033      	strmi	r3, [r6, #0]
 800c64a:	6825      	ldr	r5, [r4, #0]
 800c64c:	f015 0506 	ands.w	r5, r5, #6
 800c650:	d106      	bne.n	800c660 <_printf_common+0x48>
 800c652:	f104 0a19 	add.w	sl, r4, #25
 800c656:	68e3      	ldr	r3, [r4, #12]
 800c658:	6832      	ldr	r2, [r6, #0]
 800c65a:	1a9b      	subs	r3, r3, r2
 800c65c:	42ab      	cmp	r3, r5
 800c65e:	dc26      	bgt.n	800c6ae <_printf_common+0x96>
 800c660:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c664:	1e13      	subs	r3, r2, #0
 800c666:	6822      	ldr	r2, [r4, #0]
 800c668:	bf18      	it	ne
 800c66a:	2301      	movne	r3, #1
 800c66c:	0692      	lsls	r2, r2, #26
 800c66e:	d42b      	bmi.n	800c6c8 <_printf_common+0xb0>
 800c670:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c674:	4649      	mov	r1, r9
 800c676:	4638      	mov	r0, r7
 800c678:	47c0      	blx	r8
 800c67a:	3001      	adds	r0, #1
 800c67c:	d01e      	beq.n	800c6bc <_printf_common+0xa4>
 800c67e:	6823      	ldr	r3, [r4, #0]
 800c680:	68e5      	ldr	r5, [r4, #12]
 800c682:	6832      	ldr	r2, [r6, #0]
 800c684:	f003 0306 	and.w	r3, r3, #6
 800c688:	2b04      	cmp	r3, #4
 800c68a:	bf08      	it	eq
 800c68c:	1aad      	subeq	r5, r5, r2
 800c68e:	68a3      	ldr	r3, [r4, #8]
 800c690:	6922      	ldr	r2, [r4, #16]
 800c692:	bf0c      	ite	eq
 800c694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c698:	2500      	movne	r5, #0
 800c69a:	4293      	cmp	r3, r2
 800c69c:	bfc4      	itt	gt
 800c69e:	1a9b      	subgt	r3, r3, r2
 800c6a0:	18ed      	addgt	r5, r5, r3
 800c6a2:	2600      	movs	r6, #0
 800c6a4:	341a      	adds	r4, #26
 800c6a6:	42b5      	cmp	r5, r6
 800c6a8:	d11a      	bne.n	800c6e0 <_printf_common+0xc8>
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	e008      	b.n	800c6c0 <_printf_common+0xa8>
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	4652      	mov	r2, sl
 800c6b2:	4649      	mov	r1, r9
 800c6b4:	4638      	mov	r0, r7
 800c6b6:	47c0      	blx	r8
 800c6b8:	3001      	adds	r0, #1
 800c6ba:	d103      	bne.n	800c6c4 <_printf_common+0xac>
 800c6bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6c4:	3501      	adds	r5, #1
 800c6c6:	e7c6      	b.n	800c656 <_printf_common+0x3e>
 800c6c8:	18e1      	adds	r1, r4, r3
 800c6ca:	1c5a      	adds	r2, r3, #1
 800c6cc:	2030      	movs	r0, #48	; 0x30
 800c6ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6d2:	4422      	add	r2, r4
 800c6d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6dc:	3302      	adds	r3, #2
 800c6de:	e7c7      	b.n	800c670 <_printf_common+0x58>
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	4622      	mov	r2, r4
 800c6e4:	4649      	mov	r1, r9
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	47c0      	blx	r8
 800c6ea:	3001      	adds	r0, #1
 800c6ec:	d0e6      	beq.n	800c6bc <_printf_common+0xa4>
 800c6ee:	3601      	adds	r6, #1
 800c6f0:	e7d9      	b.n	800c6a6 <_printf_common+0x8e>
	...

0800c6f4 <_printf_i>:
 800c6f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6f8:	7e0f      	ldrb	r7, [r1, #24]
 800c6fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c6fc:	2f78      	cmp	r7, #120	; 0x78
 800c6fe:	4691      	mov	r9, r2
 800c700:	4680      	mov	r8, r0
 800c702:	460c      	mov	r4, r1
 800c704:	469a      	mov	sl, r3
 800c706:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c70a:	d807      	bhi.n	800c71c <_printf_i+0x28>
 800c70c:	2f62      	cmp	r7, #98	; 0x62
 800c70e:	d80a      	bhi.n	800c726 <_printf_i+0x32>
 800c710:	2f00      	cmp	r7, #0
 800c712:	f000 80d8 	beq.w	800c8c6 <_printf_i+0x1d2>
 800c716:	2f58      	cmp	r7, #88	; 0x58
 800c718:	f000 80a3 	beq.w	800c862 <_printf_i+0x16e>
 800c71c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c720:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c724:	e03a      	b.n	800c79c <_printf_i+0xa8>
 800c726:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c72a:	2b15      	cmp	r3, #21
 800c72c:	d8f6      	bhi.n	800c71c <_printf_i+0x28>
 800c72e:	a101      	add	r1, pc, #4	; (adr r1, 800c734 <_printf_i+0x40>)
 800c730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c734:	0800c78d 	.word	0x0800c78d
 800c738:	0800c7a1 	.word	0x0800c7a1
 800c73c:	0800c71d 	.word	0x0800c71d
 800c740:	0800c71d 	.word	0x0800c71d
 800c744:	0800c71d 	.word	0x0800c71d
 800c748:	0800c71d 	.word	0x0800c71d
 800c74c:	0800c7a1 	.word	0x0800c7a1
 800c750:	0800c71d 	.word	0x0800c71d
 800c754:	0800c71d 	.word	0x0800c71d
 800c758:	0800c71d 	.word	0x0800c71d
 800c75c:	0800c71d 	.word	0x0800c71d
 800c760:	0800c8ad 	.word	0x0800c8ad
 800c764:	0800c7d1 	.word	0x0800c7d1
 800c768:	0800c88f 	.word	0x0800c88f
 800c76c:	0800c71d 	.word	0x0800c71d
 800c770:	0800c71d 	.word	0x0800c71d
 800c774:	0800c8cf 	.word	0x0800c8cf
 800c778:	0800c71d 	.word	0x0800c71d
 800c77c:	0800c7d1 	.word	0x0800c7d1
 800c780:	0800c71d 	.word	0x0800c71d
 800c784:	0800c71d 	.word	0x0800c71d
 800c788:	0800c897 	.word	0x0800c897
 800c78c:	682b      	ldr	r3, [r5, #0]
 800c78e:	1d1a      	adds	r2, r3, #4
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	602a      	str	r2, [r5, #0]
 800c794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c798:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c79c:	2301      	movs	r3, #1
 800c79e:	e0a3      	b.n	800c8e8 <_printf_i+0x1f4>
 800c7a0:	6820      	ldr	r0, [r4, #0]
 800c7a2:	6829      	ldr	r1, [r5, #0]
 800c7a4:	0606      	lsls	r6, r0, #24
 800c7a6:	f101 0304 	add.w	r3, r1, #4
 800c7aa:	d50a      	bpl.n	800c7c2 <_printf_i+0xce>
 800c7ac:	680e      	ldr	r6, [r1, #0]
 800c7ae:	602b      	str	r3, [r5, #0]
 800c7b0:	2e00      	cmp	r6, #0
 800c7b2:	da03      	bge.n	800c7bc <_printf_i+0xc8>
 800c7b4:	232d      	movs	r3, #45	; 0x2d
 800c7b6:	4276      	negs	r6, r6
 800c7b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7bc:	485e      	ldr	r0, [pc, #376]	; (800c938 <_printf_i+0x244>)
 800c7be:	230a      	movs	r3, #10
 800c7c0:	e019      	b.n	800c7f6 <_printf_i+0x102>
 800c7c2:	680e      	ldr	r6, [r1, #0]
 800c7c4:	602b      	str	r3, [r5, #0]
 800c7c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c7ca:	bf18      	it	ne
 800c7cc:	b236      	sxthne	r6, r6
 800c7ce:	e7ef      	b.n	800c7b0 <_printf_i+0xbc>
 800c7d0:	682b      	ldr	r3, [r5, #0]
 800c7d2:	6820      	ldr	r0, [r4, #0]
 800c7d4:	1d19      	adds	r1, r3, #4
 800c7d6:	6029      	str	r1, [r5, #0]
 800c7d8:	0601      	lsls	r1, r0, #24
 800c7da:	d501      	bpl.n	800c7e0 <_printf_i+0xec>
 800c7dc:	681e      	ldr	r6, [r3, #0]
 800c7de:	e002      	b.n	800c7e6 <_printf_i+0xf2>
 800c7e0:	0646      	lsls	r6, r0, #25
 800c7e2:	d5fb      	bpl.n	800c7dc <_printf_i+0xe8>
 800c7e4:	881e      	ldrh	r6, [r3, #0]
 800c7e6:	4854      	ldr	r0, [pc, #336]	; (800c938 <_printf_i+0x244>)
 800c7e8:	2f6f      	cmp	r7, #111	; 0x6f
 800c7ea:	bf0c      	ite	eq
 800c7ec:	2308      	moveq	r3, #8
 800c7ee:	230a      	movne	r3, #10
 800c7f0:	2100      	movs	r1, #0
 800c7f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7f6:	6865      	ldr	r5, [r4, #4]
 800c7f8:	60a5      	str	r5, [r4, #8]
 800c7fa:	2d00      	cmp	r5, #0
 800c7fc:	bfa2      	ittt	ge
 800c7fe:	6821      	ldrge	r1, [r4, #0]
 800c800:	f021 0104 	bicge.w	r1, r1, #4
 800c804:	6021      	strge	r1, [r4, #0]
 800c806:	b90e      	cbnz	r6, 800c80c <_printf_i+0x118>
 800c808:	2d00      	cmp	r5, #0
 800c80a:	d04d      	beq.n	800c8a8 <_printf_i+0x1b4>
 800c80c:	4615      	mov	r5, r2
 800c80e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c812:	fb03 6711 	mls	r7, r3, r1, r6
 800c816:	5dc7      	ldrb	r7, [r0, r7]
 800c818:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c81c:	4637      	mov	r7, r6
 800c81e:	42bb      	cmp	r3, r7
 800c820:	460e      	mov	r6, r1
 800c822:	d9f4      	bls.n	800c80e <_printf_i+0x11a>
 800c824:	2b08      	cmp	r3, #8
 800c826:	d10b      	bne.n	800c840 <_printf_i+0x14c>
 800c828:	6823      	ldr	r3, [r4, #0]
 800c82a:	07de      	lsls	r6, r3, #31
 800c82c:	d508      	bpl.n	800c840 <_printf_i+0x14c>
 800c82e:	6923      	ldr	r3, [r4, #16]
 800c830:	6861      	ldr	r1, [r4, #4]
 800c832:	4299      	cmp	r1, r3
 800c834:	bfde      	ittt	le
 800c836:	2330      	movle	r3, #48	; 0x30
 800c838:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c83c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c840:	1b52      	subs	r2, r2, r5
 800c842:	6122      	str	r2, [r4, #16]
 800c844:	f8cd a000 	str.w	sl, [sp]
 800c848:	464b      	mov	r3, r9
 800c84a:	aa03      	add	r2, sp, #12
 800c84c:	4621      	mov	r1, r4
 800c84e:	4640      	mov	r0, r8
 800c850:	f7ff fee2 	bl	800c618 <_printf_common>
 800c854:	3001      	adds	r0, #1
 800c856:	d14c      	bne.n	800c8f2 <_printf_i+0x1fe>
 800c858:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c85c:	b004      	add	sp, #16
 800c85e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c862:	4835      	ldr	r0, [pc, #212]	; (800c938 <_printf_i+0x244>)
 800c864:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c868:	6829      	ldr	r1, [r5, #0]
 800c86a:	6823      	ldr	r3, [r4, #0]
 800c86c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c870:	6029      	str	r1, [r5, #0]
 800c872:	061d      	lsls	r5, r3, #24
 800c874:	d514      	bpl.n	800c8a0 <_printf_i+0x1ac>
 800c876:	07df      	lsls	r7, r3, #31
 800c878:	bf44      	itt	mi
 800c87a:	f043 0320 	orrmi.w	r3, r3, #32
 800c87e:	6023      	strmi	r3, [r4, #0]
 800c880:	b91e      	cbnz	r6, 800c88a <_printf_i+0x196>
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	f023 0320 	bic.w	r3, r3, #32
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	2310      	movs	r3, #16
 800c88c:	e7b0      	b.n	800c7f0 <_printf_i+0xfc>
 800c88e:	6823      	ldr	r3, [r4, #0]
 800c890:	f043 0320 	orr.w	r3, r3, #32
 800c894:	6023      	str	r3, [r4, #0]
 800c896:	2378      	movs	r3, #120	; 0x78
 800c898:	4828      	ldr	r0, [pc, #160]	; (800c93c <_printf_i+0x248>)
 800c89a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c89e:	e7e3      	b.n	800c868 <_printf_i+0x174>
 800c8a0:	0659      	lsls	r1, r3, #25
 800c8a2:	bf48      	it	mi
 800c8a4:	b2b6      	uxthmi	r6, r6
 800c8a6:	e7e6      	b.n	800c876 <_printf_i+0x182>
 800c8a8:	4615      	mov	r5, r2
 800c8aa:	e7bb      	b.n	800c824 <_printf_i+0x130>
 800c8ac:	682b      	ldr	r3, [r5, #0]
 800c8ae:	6826      	ldr	r6, [r4, #0]
 800c8b0:	6961      	ldr	r1, [r4, #20]
 800c8b2:	1d18      	adds	r0, r3, #4
 800c8b4:	6028      	str	r0, [r5, #0]
 800c8b6:	0635      	lsls	r5, r6, #24
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	d501      	bpl.n	800c8c0 <_printf_i+0x1cc>
 800c8bc:	6019      	str	r1, [r3, #0]
 800c8be:	e002      	b.n	800c8c6 <_printf_i+0x1d2>
 800c8c0:	0670      	lsls	r0, r6, #25
 800c8c2:	d5fb      	bpl.n	800c8bc <_printf_i+0x1c8>
 800c8c4:	8019      	strh	r1, [r3, #0]
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	6123      	str	r3, [r4, #16]
 800c8ca:	4615      	mov	r5, r2
 800c8cc:	e7ba      	b.n	800c844 <_printf_i+0x150>
 800c8ce:	682b      	ldr	r3, [r5, #0]
 800c8d0:	1d1a      	adds	r2, r3, #4
 800c8d2:	602a      	str	r2, [r5, #0]
 800c8d4:	681d      	ldr	r5, [r3, #0]
 800c8d6:	6862      	ldr	r2, [r4, #4]
 800c8d8:	2100      	movs	r1, #0
 800c8da:	4628      	mov	r0, r5
 800c8dc:	f7f3 fc98 	bl	8000210 <memchr>
 800c8e0:	b108      	cbz	r0, 800c8e6 <_printf_i+0x1f2>
 800c8e2:	1b40      	subs	r0, r0, r5
 800c8e4:	6060      	str	r0, [r4, #4]
 800c8e6:	6863      	ldr	r3, [r4, #4]
 800c8e8:	6123      	str	r3, [r4, #16]
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8f0:	e7a8      	b.n	800c844 <_printf_i+0x150>
 800c8f2:	6923      	ldr	r3, [r4, #16]
 800c8f4:	462a      	mov	r2, r5
 800c8f6:	4649      	mov	r1, r9
 800c8f8:	4640      	mov	r0, r8
 800c8fa:	47d0      	blx	sl
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d0ab      	beq.n	800c858 <_printf_i+0x164>
 800c900:	6823      	ldr	r3, [r4, #0]
 800c902:	079b      	lsls	r3, r3, #30
 800c904:	d413      	bmi.n	800c92e <_printf_i+0x23a>
 800c906:	68e0      	ldr	r0, [r4, #12]
 800c908:	9b03      	ldr	r3, [sp, #12]
 800c90a:	4298      	cmp	r0, r3
 800c90c:	bfb8      	it	lt
 800c90e:	4618      	movlt	r0, r3
 800c910:	e7a4      	b.n	800c85c <_printf_i+0x168>
 800c912:	2301      	movs	r3, #1
 800c914:	4632      	mov	r2, r6
 800c916:	4649      	mov	r1, r9
 800c918:	4640      	mov	r0, r8
 800c91a:	47d0      	blx	sl
 800c91c:	3001      	adds	r0, #1
 800c91e:	d09b      	beq.n	800c858 <_printf_i+0x164>
 800c920:	3501      	adds	r5, #1
 800c922:	68e3      	ldr	r3, [r4, #12]
 800c924:	9903      	ldr	r1, [sp, #12]
 800c926:	1a5b      	subs	r3, r3, r1
 800c928:	42ab      	cmp	r3, r5
 800c92a:	dcf2      	bgt.n	800c912 <_printf_i+0x21e>
 800c92c:	e7eb      	b.n	800c906 <_printf_i+0x212>
 800c92e:	2500      	movs	r5, #0
 800c930:	f104 0619 	add.w	r6, r4, #25
 800c934:	e7f5      	b.n	800c922 <_printf_i+0x22e>
 800c936:	bf00      	nop
 800c938:	0800ec5a 	.word	0x0800ec5a
 800c93c:	0800ec6b 	.word	0x0800ec6b

0800c940 <iprintf>:
 800c940:	b40f      	push	{r0, r1, r2, r3}
 800c942:	4b0a      	ldr	r3, [pc, #40]	; (800c96c <iprintf+0x2c>)
 800c944:	b513      	push	{r0, r1, r4, lr}
 800c946:	681c      	ldr	r4, [r3, #0]
 800c948:	b124      	cbz	r4, 800c954 <iprintf+0x14>
 800c94a:	69a3      	ldr	r3, [r4, #24]
 800c94c:	b913      	cbnz	r3, 800c954 <iprintf+0x14>
 800c94e:	4620      	mov	r0, r4
 800c950:	f001 f8ea 	bl	800db28 <__sinit>
 800c954:	ab05      	add	r3, sp, #20
 800c956:	9a04      	ldr	r2, [sp, #16]
 800c958:	68a1      	ldr	r1, [r4, #8]
 800c95a:	9301      	str	r3, [sp, #4]
 800c95c:	4620      	mov	r0, r4
 800c95e:	f001 fdcb 	bl	800e4f8 <_vfiprintf_r>
 800c962:	b002      	add	sp, #8
 800c964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c968:	b004      	add	sp, #16
 800c96a:	4770      	bx	lr
 800c96c:	20000020 	.word	0x20000020

0800c970 <_puts_r>:
 800c970:	b570      	push	{r4, r5, r6, lr}
 800c972:	460e      	mov	r6, r1
 800c974:	4605      	mov	r5, r0
 800c976:	b118      	cbz	r0, 800c980 <_puts_r+0x10>
 800c978:	6983      	ldr	r3, [r0, #24]
 800c97a:	b90b      	cbnz	r3, 800c980 <_puts_r+0x10>
 800c97c:	f001 f8d4 	bl	800db28 <__sinit>
 800c980:	69ab      	ldr	r3, [r5, #24]
 800c982:	68ac      	ldr	r4, [r5, #8]
 800c984:	b913      	cbnz	r3, 800c98c <_puts_r+0x1c>
 800c986:	4628      	mov	r0, r5
 800c988:	f001 f8ce 	bl	800db28 <__sinit>
 800c98c:	4b2c      	ldr	r3, [pc, #176]	; (800ca40 <_puts_r+0xd0>)
 800c98e:	429c      	cmp	r4, r3
 800c990:	d120      	bne.n	800c9d4 <_puts_r+0x64>
 800c992:	686c      	ldr	r4, [r5, #4]
 800c994:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c996:	07db      	lsls	r3, r3, #31
 800c998:	d405      	bmi.n	800c9a6 <_puts_r+0x36>
 800c99a:	89a3      	ldrh	r3, [r4, #12]
 800c99c:	0598      	lsls	r0, r3, #22
 800c99e:	d402      	bmi.n	800c9a6 <_puts_r+0x36>
 800c9a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9a2:	f001 f964 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800c9a6:	89a3      	ldrh	r3, [r4, #12]
 800c9a8:	0719      	lsls	r1, r3, #28
 800c9aa:	d51d      	bpl.n	800c9e8 <_puts_r+0x78>
 800c9ac:	6923      	ldr	r3, [r4, #16]
 800c9ae:	b1db      	cbz	r3, 800c9e8 <_puts_r+0x78>
 800c9b0:	3e01      	subs	r6, #1
 800c9b2:	68a3      	ldr	r3, [r4, #8]
 800c9b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c9b8:	3b01      	subs	r3, #1
 800c9ba:	60a3      	str	r3, [r4, #8]
 800c9bc:	bb39      	cbnz	r1, 800ca0e <_puts_r+0x9e>
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	da38      	bge.n	800ca34 <_puts_r+0xc4>
 800c9c2:	4622      	mov	r2, r4
 800c9c4:	210a      	movs	r1, #10
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	f000 f858 	bl	800ca7c <__swbuf_r>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d011      	beq.n	800c9f4 <_puts_r+0x84>
 800c9d0:	250a      	movs	r5, #10
 800c9d2:	e011      	b.n	800c9f8 <_puts_r+0x88>
 800c9d4:	4b1b      	ldr	r3, [pc, #108]	; (800ca44 <_puts_r+0xd4>)
 800c9d6:	429c      	cmp	r4, r3
 800c9d8:	d101      	bne.n	800c9de <_puts_r+0x6e>
 800c9da:	68ac      	ldr	r4, [r5, #8]
 800c9dc:	e7da      	b.n	800c994 <_puts_r+0x24>
 800c9de:	4b1a      	ldr	r3, [pc, #104]	; (800ca48 <_puts_r+0xd8>)
 800c9e0:	429c      	cmp	r4, r3
 800c9e2:	bf08      	it	eq
 800c9e4:	68ec      	ldreq	r4, [r5, #12]
 800c9e6:	e7d5      	b.n	800c994 <_puts_r+0x24>
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	f000 f898 	bl	800cb20 <__swsetup_r>
 800c9f0:	2800      	cmp	r0, #0
 800c9f2:	d0dd      	beq.n	800c9b0 <_puts_r+0x40>
 800c9f4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c9f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9fa:	07da      	lsls	r2, r3, #31
 800c9fc:	d405      	bmi.n	800ca0a <_puts_r+0x9a>
 800c9fe:	89a3      	ldrh	r3, [r4, #12]
 800ca00:	059b      	lsls	r3, r3, #22
 800ca02:	d402      	bmi.n	800ca0a <_puts_r+0x9a>
 800ca04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca06:	f001 f933 	bl	800dc70 <__retarget_lock_release_recursive>
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	bd70      	pop	{r4, r5, r6, pc}
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	da04      	bge.n	800ca1c <_puts_r+0xac>
 800ca12:	69a2      	ldr	r2, [r4, #24]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	dc06      	bgt.n	800ca26 <_puts_r+0xb6>
 800ca18:	290a      	cmp	r1, #10
 800ca1a:	d004      	beq.n	800ca26 <_puts_r+0xb6>
 800ca1c:	6823      	ldr	r3, [r4, #0]
 800ca1e:	1c5a      	adds	r2, r3, #1
 800ca20:	6022      	str	r2, [r4, #0]
 800ca22:	7019      	strb	r1, [r3, #0]
 800ca24:	e7c5      	b.n	800c9b2 <_puts_r+0x42>
 800ca26:	4622      	mov	r2, r4
 800ca28:	4628      	mov	r0, r5
 800ca2a:	f000 f827 	bl	800ca7c <__swbuf_r>
 800ca2e:	3001      	adds	r0, #1
 800ca30:	d1bf      	bne.n	800c9b2 <_puts_r+0x42>
 800ca32:	e7df      	b.n	800c9f4 <_puts_r+0x84>
 800ca34:	6823      	ldr	r3, [r4, #0]
 800ca36:	250a      	movs	r5, #10
 800ca38:	1c5a      	adds	r2, r3, #1
 800ca3a:	6022      	str	r2, [r4, #0]
 800ca3c:	701d      	strb	r5, [r3, #0]
 800ca3e:	e7db      	b.n	800c9f8 <_puts_r+0x88>
 800ca40:	0800ed2c 	.word	0x0800ed2c
 800ca44:	0800ed4c 	.word	0x0800ed4c
 800ca48:	0800ed0c 	.word	0x0800ed0c

0800ca4c <puts>:
 800ca4c:	4b02      	ldr	r3, [pc, #8]	; (800ca58 <puts+0xc>)
 800ca4e:	4601      	mov	r1, r0
 800ca50:	6818      	ldr	r0, [r3, #0]
 800ca52:	f7ff bf8d 	b.w	800c970 <_puts_r>
 800ca56:	bf00      	nop
 800ca58:	20000020 	.word	0x20000020

0800ca5c <_sbrk_r>:
 800ca5c:	b538      	push	{r3, r4, r5, lr}
 800ca5e:	4d06      	ldr	r5, [pc, #24]	; (800ca78 <_sbrk_r+0x1c>)
 800ca60:	2300      	movs	r3, #0
 800ca62:	4604      	mov	r4, r0
 800ca64:	4608      	mov	r0, r1
 800ca66:	602b      	str	r3, [r5, #0]
 800ca68:	f7f7 f9ba 	bl	8003de0 <_sbrk>
 800ca6c:	1c43      	adds	r3, r0, #1
 800ca6e:	d102      	bne.n	800ca76 <_sbrk_r+0x1a>
 800ca70:	682b      	ldr	r3, [r5, #0]
 800ca72:	b103      	cbz	r3, 800ca76 <_sbrk_r+0x1a>
 800ca74:	6023      	str	r3, [r4, #0]
 800ca76:	bd38      	pop	{r3, r4, r5, pc}
 800ca78:	20000870 	.word	0x20000870

0800ca7c <__swbuf_r>:
 800ca7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca7e:	460e      	mov	r6, r1
 800ca80:	4614      	mov	r4, r2
 800ca82:	4605      	mov	r5, r0
 800ca84:	b118      	cbz	r0, 800ca8e <__swbuf_r+0x12>
 800ca86:	6983      	ldr	r3, [r0, #24]
 800ca88:	b90b      	cbnz	r3, 800ca8e <__swbuf_r+0x12>
 800ca8a:	f001 f84d 	bl	800db28 <__sinit>
 800ca8e:	4b21      	ldr	r3, [pc, #132]	; (800cb14 <__swbuf_r+0x98>)
 800ca90:	429c      	cmp	r4, r3
 800ca92:	d12b      	bne.n	800caec <__swbuf_r+0x70>
 800ca94:	686c      	ldr	r4, [r5, #4]
 800ca96:	69a3      	ldr	r3, [r4, #24]
 800ca98:	60a3      	str	r3, [r4, #8]
 800ca9a:	89a3      	ldrh	r3, [r4, #12]
 800ca9c:	071a      	lsls	r2, r3, #28
 800ca9e:	d52f      	bpl.n	800cb00 <__swbuf_r+0x84>
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	b36b      	cbz	r3, 800cb00 <__swbuf_r+0x84>
 800caa4:	6923      	ldr	r3, [r4, #16]
 800caa6:	6820      	ldr	r0, [r4, #0]
 800caa8:	1ac0      	subs	r0, r0, r3
 800caaa:	6963      	ldr	r3, [r4, #20]
 800caac:	b2f6      	uxtb	r6, r6
 800caae:	4283      	cmp	r3, r0
 800cab0:	4637      	mov	r7, r6
 800cab2:	dc04      	bgt.n	800cabe <__swbuf_r+0x42>
 800cab4:	4621      	mov	r1, r4
 800cab6:	4628      	mov	r0, r5
 800cab8:	f000 ffa2 	bl	800da00 <_fflush_r>
 800cabc:	bb30      	cbnz	r0, 800cb0c <__swbuf_r+0x90>
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	3b01      	subs	r3, #1
 800cac2:	60a3      	str	r3, [r4, #8]
 800cac4:	6823      	ldr	r3, [r4, #0]
 800cac6:	1c5a      	adds	r2, r3, #1
 800cac8:	6022      	str	r2, [r4, #0]
 800caca:	701e      	strb	r6, [r3, #0]
 800cacc:	6963      	ldr	r3, [r4, #20]
 800cace:	3001      	adds	r0, #1
 800cad0:	4283      	cmp	r3, r0
 800cad2:	d004      	beq.n	800cade <__swbuf_r+0x62>
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	07db      	lsls	r3, r3, #31
 800cad8:	d506      	bpl.n	800cae8 <__swbuf_r+0x6c>
 800cada:	2e0a      	cmp	r6, #10
 800cadc:	d104      	bne.n	800cae8 <__swbuf_r+0x6c>
 800cade:	4621      	mov	r1, r4
 800cae0:	4628      	mov	r0, r5
 800cae2:	f000 ff8d 	bl	800da00 <_fflush_r>
 800cae6:	b988      	cbnz	r0, 800cb0c <__swbuf_r+0x90>
 800cae8:	4638      	mov	r0, r7
 800caea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800caec:	4b0a      	ldr	r3, [pc, #40]	; (800cb18 <__swbuf_r+0x9c>)
 800caee:	429c      	cmp	r4, r3
 800caf0:	d101      	bne.n	800caf6 <__swbuf_r+0x7a>
 800caf2:	68ac      	ldr	r4, [r5, #8]
 800caf4:	e7cf      	b.n	800ca96 <__swbuf_r+0x1a>
 800caf6:	4b09      	ldr	r3, [pc, #36]	; (800cb1c <__swbuf_r+0xa0>)
 800caf8:	429c      	cmp	r4, r3
 800cafa:	bf08      	it	eq
 800cafc:	68ec      	ldreq	r4, [r5, #12]
 800cafe:	e7ca      	b.n	800ca96 <__swbuf_r+0x1a>
 800cb00:	4621      	mov	r1, r4
 800cb02:	4628      	mov	r0, r5
 800cb04:	f000 f80c 	bl	800cb20 <__swsetup_r>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	d0cb      	beq.n	800caa4 <__swbuf_r+0x28>
 800cb0c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cb10:	e7ea      	b.n	800cae8 <__swbuf_r+0x6c>
 800cb12:	bf00      	nop
 800cb14:	0800ed2c 	.word	0x0800ed2c
 800cb18:	0800ed4c 	.word	0x0800ed4c
 800cb1c:	0800ed0c 	.word	0x0800ed0c

0800cb20 <__swsetup_r>:
 800cb20:	4b32      	ldr	r3, [pc, #200]	; (800cbec <__swsetup_r+0xcc>)
 800cb22:	b570      	push	{r4, r5, r6, lr}
 800cb24:	681d      	ldr	r5, [r3, #0]
 800cb26:	4606      	mov	r6, r0
 800cb28:	460c      	mov	r4, r1
 800cb2a:	b125      	cbz	r5, 800cb36 <__swsetup_r+0x16>
 800cb2c:	69ab      	ldr	r3, [r5, #24]
 800cb2e:	b913      	cbnz	r3, 800cb36 <__swsetup_r+0x16>
 800cb30:	4628      	mov	r0, r5
 800cb32:	f000 fff9 	bl	800db28 <__sinit>
 800cb36:	4b2e      	ldr	r3, [pc, #184]	; (800cbf0 <__swsetup_r+0xd0>)
 800cb38:	429c      	cmp	r4, r3
 800cb3a:	d10f      	bne.n	800cb5c <__swsetup_r+0x3c>
 800cb3c:	686c      	ldr	r4, [r5, #4]
 800cb3e:	89a3      	ldrh	r3, [r4, #12]
 800cb40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb44:	0719      	lsls	r1, r3, #28
 800cb46:	d42c      	bmi.n	800cba2 <__swsetup_r+0x82>
 800cb48:	06dd      	lsls	r5, r3, #27
 800cb4a:	d411      	bmi.n	800cb70 <__swsetup_r+0x50>
 800cb4c:	2309      	movs	r3, #9
 800cb4e:	6033      	str	r3, [r6, #0]
 800cb50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cb54:	81a3      	strh	r3, [r4, #12]
 800cb56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb5a:	e03e      	b.n	800cbda <__swsetup_r+0xba>
 800cb5c:	4b25      	ldr	r3, [pc, #148]	; (800cbf4 <__swsetup_r+0xd4>)
 800cb5e:	429c      	cmp	r4, r3
 800cb60:	d101      	bne.n	800cb66 <__swsetup_r+0x46>
 800cb62:	68ac      	ldr	r4, [r5, #8]
 800cb64:	e7eb      	b.n	800cb3e <__swsetup_r+0x1e>
 800cb66:	4b24      	ldr	r3, [pc, #144]	; (800cbf8 <__swsetup_r+0xd8>)
 800cb68:	429c      	cmp	r4, r3
 800cb6a:	bf08      	it	eq
 800cb6c:	68ec      	ldreq	r4, [r5, #12]
 800cb6e:	e7e6      	b.n	800cb3e <__swsetup_r+0x1e>
 800cb70:	0758      	lsls	r0, r3, #29
 800cb72:	d512      	bpl.n	800cb9a <__swsetup_r+0x7a>
 800cb74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb76:	b141      	cbz	r1, 800cb8a <__swsetup_r+0x6a>
 800cb78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb7c:	4299      	cmp	r1, r3
 800cb7e:	d002      	beq.n	800cb86 <__swsetup_r+0x66>
 800cb80:	4630      	mov	r0, r6
 800cb82:	f7ff f993 	bl	800beac <_free_r>
 800cb86:	2300      	movs	r3, #0
 800cb88:	6363      	str	r3, [r4, #52]	; 0x34
 800cb8a:	89a3      	ldrh	r3, [r4, #12]
 800cb8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb90:	81a3      	strh	r3, [r4, #12]
 800cb92:	2300      	movs	r3, #0
 800cb94:	6063      	str	r3, [r4, #4]
 800cb96:	6923      	ldr	r3, [r4, #16]
 800cb98:	6023      	str	r3, [r4, #0]
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	f043 0308 	orr.w	r3, r3, #8
 800cba0:	81a3      	strh	r3, [r4, #12]
 800cba2:	6923      	ldr	r3, [r4, #16]
 800cba4:	b94b      	cbnz	r3, 800cbba <__swsetup_r+0x9a>
 800cba6:	89a3      	ldrh	r3, [r4, #12]
 800cba8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cbac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbb0:	d003      	beq.n	800cbba <__swsetup_r+0x9a>
 800cbb2:	4621      	mov	r1, r4
 800cbb4:	4630      	mov	r0, r6
 800cbb6:	f001 f881 	bl	800dcbc <__smakebuf_r>
 800cbba:	89a0      	ldrh	r0, [r4, #12]
 800cbbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cbc0:	f010 0301 	ands.w	r3, r0, #1
 800cbc4:	d00a      	beq.n	800cbdc <__swsetup_r+0xbc>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	60a3      	str	r3, [r4, #8]
 800cbca:	6963      	ldr	r3, [r4, #20]
 800cbcc:	425b      	negs	r3, r3
 800cbce:	61a3      	str	r3, [r4, #24]
 800cbd0:	6923      	ldr	r3, [r4, #16]
 800cbd2:	b943      	cbnz	r3, 800cbe6 <__swsetup_r+0xc6>
 800cbd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cbd8:	d1ba      	bne.n	800cb50 <__swsetup_r+0x30>
 800cbda:	bd70      	pop	{r4, r5, r6, pc}
 800cbdc:	0781      	lsls	r1, r0, #30
 800cbde:	bf58      	it	pl
 800cbe0:	6963      	ldrpl	r3, [r4, #20]
 800cbe2:	60a3      	str	r3, [r4, #8]
 800cbe4:	e7f4      	b.n	800cbd0 <__swsetup_r+0xb0>
 800cbe6:	2000      	movs	r0, #0
 800cbe8:	e7f7      	b.n	800cbda <__swsetup_r+0xba>
 800cbea:	bf00      	nop
 800cbec:	20000020 	.word	0x20000020
 800cbf0:	0800ed2c 	.word	0x0800ed2c
 800cbf4:	0800ed4c 	.word	0x0800ed4c
 800cbf8:	0800ed0c 	.word	0x0800ed0c

0800cbfc <quorem>:
 800cbfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc00:	6903      	ldr	r3, [r0, #16]
 800cc02:	690c      	ldr	r4, [r1, #16]
 800cc04:	42a3      	cmp	r3, r4
 800cc06:	4607      	mov	r7, r0
 800cc08:	f2c0 8081 	blt.w	800cd0e <quorem+0x112>
 800cc0c:	3c01      	subs	r4, #1
 800cc0e:	f101 0814 	add.w	r8, r1, #20
 800cc12:	f100 0514 	add.w	r5, r0, #20
 800cc16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc1a:	9301      	str	r3, [sp, #4]
 800cc1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cc20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc24:	3301      	adds	r3, #1
 800cc26:	429a      	cmp	r2, r3
 800cc28:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cc2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cc30:	fbb2 f6f3 	udiv	r6, r2, r3
 800cc34:	d331      	bcc.n	800cc9a <quorem+0x9e>
 800cc36:	f04f 0e00 	mov.w	lr, #0
 800cc3a:	4640      	mov	r0, r8
 800cc3c:	46ac      	mov	ip, r5
 800cc3e:	46f2      	mov	sl, lr
 800cc40:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc44:	b293      	uxth	r3, r2
 800cc46:	fb06 e303 	mla	r3, r6, r3, lr
 800cc4a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	ebaa 0303 	sub.w	r3, sl, r3
 800cc54:	f8dc a000 	ldr.w	sl, [ip]
 800cc58:	0c12      	lsrs	r2, r2, #16
 800cc5a:	fa13 f38a 	uxtah	r3, r3, sl
 800cc5e:	fb06 e202 	mla	r2, r6, r2, lr
 800cc62:	9300      	str	r3, [sp, #0]
 800cc64:	9b00      	ldr	r3, [sp, #0]
 800cc66:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cc6a:	b292      	uxth	r2, r2
 800cc6c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cc70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc74:	f8bd 3000 	ldrh.w	r3, [sp]
 800cc78:	4581      	cmp	r9, r0
 800cc7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc7e:	f84c 3b04 	str.w	r3, [ip], #4
 800cc82:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc86:	d2db      	bcs.n	800cc40 <quorem+0x44>
 800cc88:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc8c:	b92b      	cbnz	r3, 800cc9a <quorem+0x9e>
 800cc8e:	9b01      	ldr	r3, [sp, #4]
 800cc90:	3b04      	subs	r3, #4
 800cc92:	429d      	cmp	r5, r3
 800cc94:	461a      	mov	r2, r3
 800cc96:	d32e      	bcc.n	800ccf6 <quorem+0xfa>
 800cc98:	613c      	str	r4, [r7, #16]
 800cc9a:	4638      	mov	r0, r7
 800cc9c:	f001 faea 	bl	800e274 <__mcmp>
 800cca0:	2800      	cmp	r0, #0
 800cca2:	db24      	blt.n	800ccee <quorem+0xf2>
 800cca4:	3601      	adds	r6, #1
 800cca6:	4628      	mov	r0, r5
 800cca8:	f04f 0c00 	mov.w	ip, #0
 800ccac:	f858 2b04 	ldr.w	r2, [r8], #4
 800ccb0:	f8d0 e000 	ldr.w	lr, [r0]
 800ccb4:	b293      	uxth	r3, r2
 800ccb6:	ebac 0303 	sub.w	r3, ip, r3
 800ccba:	0c12      	lsrs	r2, r2, #16
 800ccbc:	fa13 f38e 	uxtah	r3, r3, lr
 800ccc0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ccc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ccc8:	b29b      	uxth	r3, r3
 800ccca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ccce:	45c1      	cmp	r9, r8
 800ccd0:	f840 3b04 	str.w	r3, [r0], #4
 800ccd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ccd8:	d2e8      	bcs.n	800ccac <quorem+0xb0>
 800ccda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ccde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cce2:	b922      	cbnz	r2, 800ccee <quorem+0xf2>
 800cce4:	3b04      	subs	r3, #4
 800cce6:	429d      	cmp	r5, r3
 800cce8:	461a      	mov	r2, r3
 800ccea:	d30a      	bcc.n	800cd02 <quorem+0x106>
 800ccec:	613c      	str	r4, [r7, #16]
 800ccee:	4630      	mov	r0, r6
 800ccf0:	b003      	add	sp, #12
 800ccf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf6:	6812      	ldr	r2, [r2, #0]
 800ccf8:	3b04      	subs	r3, #4
 800ccfa:	2a00      	cmp	r2, #0
 800ccfc:	d1cc      	bne.n	800cc98 <quorem+0x9c>
 800ccfe:	3c01      	subs	r4, #1
 800cd00:	e7c7      	b.n	800cc92 <quorem+0x96>
 800cd02:	6812      	ldr	r2, [r2, #0]
 800cd04:	3b04      	subs	r3, #4
 800cd06:	2a00      	cmp	r2, #0
 800cd08:	d1f0      	bne.n	800ccec <quorem+0xf0>
 800cd0a:	3c01      	subs	r4, #1
 800cd0c:	e7eb      	b.n	800cce6 <quorem+0xea>
 800cd0e:	2000      	movs	r0, #0
 800cd10:	e7ee      	b.n	800ccf0 <quorem+0xf4>
 800cd12:	0000      	movs	r0, r0
 800cd14:	0000      	movs	r0, r0
	...

0800cd18 <_dtoa_r>:
 800cd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd1c:	ed2d 8b04 	vpush	{d8-d9}
 800cd20:	ec57 6b10 	vmov	r6, r7, d0
 800cd24:	b093      	sub	sp, #76	; 0x4c
 800cd26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cd28:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cd2c:	9106      	str	r1, [sp, #24]
 800cd2e:	ee10 aa10 	vmov	sl, s0
 800cd32:	4604      	mov	r4, r0
 800cd34:	9209      	str	r2, [sp, #36]	; 0x24
 800cd36:	930c      	str	r3, [sp, #48]	; 0x30
 800cd38:	46bb      	mov	fp, r7
 800cd3a:	b975      	cbnz	r5, 800cd5a <_dtoa_r+0x42>
 800cd3c:	2010      	movs	r0, #16
 800cd3e:	f7ff f8a5 	bl	800be8c <malloc>
 800cd42:	4602      	mov	r2, r0
 800cd44:	6260      	str	r0, [r4, #36]	; 0x24
 800cd46:	b920      	cbnz	r0, 800cd52 <_dtoa_r+0x3a>
 800cd48:	4ba7      	ldr	r3, [pc, #668]	; (800cfe8 <_dtoa_r+0x2d0>)
 800cd4a:	21ea      	movs	r1, #234	; 0xea
 800cd4c:	48a7      	ldr	r0, [pc, #668]	; (800cfec <_dtoa_r+0x2d4>)
 800cd4e:	f001 fd59 	bl	800e804 <__assert_func>
 800cd52:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd56:	6005      	str	r5, [r0, #0]
 800cd58:	60c5      	str	r5, [r0, #12]
 800cd5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd5c:	6819      	ldr	r1, [r3, #0]
 800cd5e:	b151      	cbz	r1, 800cd76 <_dtoa_r+0x5e>
 800cd60:	685a      	ldr	r2, [r3, #4]
 800cd62:	604a      	str	r2, [r1, #4]
 800cd64:	2301      	movs	r3, #1
 800cd66:	4093      	lsls	r3, r2
 800cd68:	608b      	str	r3, [r1, #8]
 800cd6a:	4620      	mov	r0, r4
 800cd6c:	f001 f840 	bl	800ddf0 <_Bfree>
 800cd70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd72:	2200      	movs	r2, #0
 800cd74:	601a      	str	r2, [r3, #0]
 800cd76:	1e3b      	subs	r3, r7, #0
 800cd78:	bfaa      	itet	ge
 800cd7a:	2300      	movge	r3, #0
 800cd7c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cd80:	f8c8 3000 	strge.w	r3, [r8]
 800cd84:	4b9a      	ldr	r3, [pc, #616]	; (800cff0 <_dtoa_r+0x2d8>)
 800cd86:	bfbc      	itt	lt
 800cd88:	2201      	movlt	r2, #1
 800cd8a:	f8c8 2000 	strlt.w	r2, [r8]
 800cd8e:	ea33 030b 	bics.w	r3, r3, fp
 800cd92:	d11b      	bne.n	800cdcc <_dtoa_r+0xb4>
 800cd94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd96:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd9a:	6013      	str	r3, [r2, #0]
 800cd9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cda0:	4333      	orrs	r3, r6
 800cda2:	f000 8592 	beq.w	800d8ca <_dtoa_r+0xbb2>
 800cda6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cda8:	b963      	cbnz	r3, 800cdc4 <_dtoa_r+0xac>
 800cdaa:	4b92      	ldr	r3, [pc, #584]	; (800cff4 <_dtoa_r+0x2dc>)
 800cdac:	e022      	b.n	800cdf4 <_dtoa_r+0xdc>
 800cdae:	4b92      	ldr	r3, [pc, #584]	; (800cff8 <_dtoa_r+0x2e0>)
 800cdb0:	9301      	str	r3, [sp, #4]
 800cdb2:	3308      	adds	r3, #8
 800cdb4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cdb6:	6013      	str	r3, [r2, #0]
 800cdb8:	9801      	ldr	r0, [sp, #4]
 800cdba:	b013      	add	sp, #76	; 0x4c
 800cdbc:	ecbd 8b04 	vpop	{d8-d9}
 800cdc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc4:	4b8b      	ldr	r3, [pc, #556]	; (800cff4 <_dtoa_r+0x2dc>)
 800cdc6:	9301      	str	r3, [sp, #4]
 800cdc8:	3303      	adds	r3, #3
 800cdca:	e7f3      	b.n	800cdb4 <_dtoa_r+0x9c>
 800cdcc:	2200      	movs	r2, #0
 800cdce:	2300      	movs	r3, #0
 800cdd0:	4650      	mov	r0, sl
 800cdd2:	4659      	mov	r1, fp
 800cdd4:	f7f3 fe90 	bl	8000af8 <__aeabi_dcmpeq>
 800cdd8:	ec4b ab19 	vmov	d9, sl, fp
 800cddc:	4680      	mov	r8, r0
 800cdde:	b158      	cbz	r0, 800cdf8 <_dtoa_r+0xe0>
 800cde0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cde2:	2301      	movs	r3, #1
 800cde4:	6013      	str	r3, [r2, #0]
 800cde6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	f000 856b 	beq.w	800d8c4 <_dtoa_r+0xbac>
 800cdee:	4883      	ldr	r0, [pc, #524]	; (800cffc <_dtoa_r+0x2e4>)
 800cdf0:	6018      	str	r0, [r3, #0]
 800cdf2:	1e43      	subs	r3, r0, #1
 800cdf4:	9301      	str	r3, [sp, #4]
 800cdf6:	e7df      	b.n	800cdb8 <_dtoa_r+0xa0>
 800cdf8:	ec4b ab10 	vmov	d0, sl, fp
 800cdfc:	aa10      	add	r2, sp, #64	; 0x40
 800cdfe:	a911      	add	r1, sp, #68	; 0x44
 800ce00:	4620      	mov	r0, r4
 800ce02:	f001 fadd 	bl	800e3c0 <__d2b>
 800ce06:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ce0a:	ee08 0a10 	vmov	s16, r0
 800ce0e:	2d00      	cmp	r5, #0
 800ce10:	f000 8084 	beq.w	800cf1c <_dtoa_r+0x204>
 800ce14:	ee19 3a90 	vmov	r3, s19
 800ce18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce1c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ce20:	4656      	mov	r6, sl
 800ce22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ce26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ce2a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ce2e:	4b74      	ldr	r3, [pc, #464]	; (800d000 <_dtoa_r+0x2e8>)
 800ce30:	2200      	movs	r2, #0
 800ce32:	4630      	mov	r0, r6
 800ce34:	4639      	mov	r1, r7
 800ce36:	f7f3 fa3f 	bl	80002b8 <__aeabi_dsub>
 800ce3a:	a365      	add	r3, pc, #404	; (adr r3, 800cfd0 <_dtoa_r+0x2b8>)
 800ce3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce40:	f7f3 fbf2 	bl	8000628 <__aeabi_dmul>
 800ce44:	a364      	add	r3, pc, #400	; (adr r3, 800cfd8 <_dtoa_r+0x2c0>)
 800ce46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4a:	f7f3 fa37 	bl	80002bc <__adddf3>
 800ce4e:	4606      	mov	r6, r0
 800ce50:	4628      	mov	r0, r5
 800ce52:	460f      	mov	r7, r1
 800ce54:	f7f3 fb7e 	bl	8000554 <__aeabi_i2d>
 800ce58:	a361      	add	r3, pc, #388	; (adr r3, 800cfe0 <_dtoa_r+0x2c8>)
 800ce5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5e:	f7f3 fbe3 	bl	8000628 <__aeabi_dmul>
 800ce62:	4602      	mov	r2, r0
 800ce64:	460b      	mov	r3, r1
 800ce66:	4630      	mov	r0, r6
 800ce68:	4639      	mov	r1, r7
 800ce6a:	f7f3 fa27 	bl	80002bc <__adddf3>
 800ce6e:	4606      	mov	r6, r0
 800ce70:	460f      	mov	r7, r1
 800ce72:	f7f3 fe89 	bl	8000b88 <__aeabi_d2iz>
 800ce76:	2200      	movs	r2, #0
 800ce78:	9000      	str	r0, [sp, #0]
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	4630      	mov	r0, r6
 800ce7e:	4639      	mov	r1, r7
 800ce80:	f7f3 fe44 	bl	8000b0c <__aeabi_dcmplt>
 800ce84:	b150      	cbz	r0, 800ce9c <_dtoa_r+0x184>
 800ce86:	9800      	ldr	r0, [sp, #0]
 800ce88:	f7f3 fb64 	bl	8000554 <__aeabi_i2d>
 800ce8c:	4632      	mov	r2, r6
 800ce8e:	463b      	mov	r3, r7
 800ce90:	f7f3 fe32 	bl	8000af8 <__aeabi_dcmpeq>
 800ce94:	b910      	cbnz	r0, 800ce9c <_dtoa_r+0x184>
 800ce96:	9b00      	ldr	r3, [sp, #0]
 800ce98:	3b01      	subs	r3, #1
 800ce9a:	9300      	str	r3, [sp, #0]
 800ce9c:	9b00      	ldr	r3, [sp, #0]
 800ce9e:	2b16      	cmp	r3, #22
 800cea0:	d85a      	bhi.n	800cf58 <_dtoa_r+0x240>
 800cea2:	9a00      	ldr	r2, [sp, #0]
 800cea4:	4b57      	ldr	r3, [pc, #348]	; (800d004 <_dtoa_r+0x2ec>)
 800cea6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ceaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceae:	ec51 0b19 	vmov	r0, r1, d9
 800ceb2:	f7f3 fe2b 	bl	8000b0c <__aeabi_dcmplt>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d050      	beq.n	800cf5c <_dtoa_r+0x244>
 800ceba:	9b00      	ldr	r3, [sp, #0]
 800cebc:	3b01      	subs	r3, #1
 800cebe:	9300      	str	r3, [sp, #0]
 800cec0:	2300      	movs	r3, #0
 800cec2:	930b      	str	r3, [sp, #44]	; 0x2c
 800cec4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cec6:	1b5d      	subs	r5, r3, r5
 800cec8:	1e6b      	subs	r3, r5, #1
 800ceca:	9305      	str	r3, [sp, #20]
 800cecc:	bf45      	ittet	mi
 800cece:	f1c5 0301 	rsbmi	r3, r5, #1
 800ced2:	9304      	strmi	r3, [sp, #16]
 800ced4:	2300      	movpl	r3, #0
 800ced6:	2300      	movmi	r3, #0
 800ced8:	bf4c      	ite	mi
 800ceda:	9305      	strmi	r3, [sp, #20]
 800cedc:	9304      	strpl	r3, [sp, #16]
 800cede:	9b00      	ldr	r3, [sp, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	db3d      	blt.n	800cf60 <_dtoa_r+0x248>
 800cee4:	9b05      	ldr	r3, [sp, #20]
 800cee6:	9a00      	ldr	r2, [sp, #0]
 800cee8:	920a      	str	r2, [sp, #40]	; 0x28
 800ceea:	4413      	add	r3, r2
 800ceec:	9305      	str	r3, [sp, #20]
 800ceee:	2300      	movs	r3, #0
 800cef0:	9307      	str	r3, [sp, #28]
 800cef2:	9b06      	ldr	r3, [sp, #24]
 800cef4:	2b09      	cmp	r3, #9
 800cef6:	f200 8089 	bhi.w	800d00c <_dtoa_r+0x2f4>
 800cefa:	2b05      	cmp	r3, #5
 800cefc:	bfc4      	itt	gt
 800cefe:	3b04      	subgt	r3, #4
 800cf00:	9306      	strgt	r3, [sp, #24]
 800cf02:	9b06      	ldr	r3, [sp, #24]
 800cf04:	f1a3 0302 	sub.w	r3, r3, #2
 800cf08:	bfcc      	ite	gt
 800cf0a:	2500      	movgt	r5, #0
 800cf0c:	2501      	movle	r5, #1
 800cf0e:	2b03      	cmp	r3, #3
 800cf10:	f200 8087 	bhi.w	800d022 <_dtoa_r+0x30a>
 800cf14:	e8df f003 	tbb	[pc, r3]
 800cf18:	59383a2d 	.word	0x59383a2d
 800cf1c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cf20:	441d      	add	r5, r3
 800cf22:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cf26:	2b20      	cmp	r3, #32
 800cf28:	bfc1      	itttt	gt
 800cf2a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cf2e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cf32:	fa0b f303 	lslgt.w	r3, fp, r3
 800cf36:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cf3a:	bfda      	itte	le
 800cf3c:	f1c3 0320 	rsble	r3, r3, #32
 800cf40:	fa06 f003 	lslle.w	r0, r6, r3
 800cf44:	4318      	orrgt	r0, r3
 800cf46:	f7f3 faf5 	bl	8000534 <__aeabi_ui2d>
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	4606      	mov	r6, r0
 800cf4e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cf52:	3d01      	subs	r5, #1
 800cf54:	930e      	str	r3, [sp, #56]	; 0x38
 800cf56:	e76a      	b.n	800ce2e <_dtoa_r+0x116>
 800cf58:	2301      	movs	r3, #1
 800cf5a:	e7b2      	b.n	800cec2 <_dtoa_r+0x1aa>
 800cf5c:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf5e:	e7b1      	b.n	800cec4 <_dtoa_r+0x1ac>
 800cf60:	9b04      	ldr	r3, [sp, #16]
 800cf62:	9a00      	ldr	r2, [sp, #0]
 800cf64:	1a9b      	subs	r3, r3, r2
 800cf66:	9304      	str	r3, [sp, #16]
 800cf68:	4253      	negs	r3, r2
 800cf6a:	9307      	str	r3, [sp, #28]
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf70:	e7bf      	b.n	800cef2 <_dtoa_r+0x1da>
 800cf72:	2300      	movs	r3, #0
 800cf74:	9308      	str	r3, [sp, #32]
 800cf76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	dc55      	bgt.n	800d028 <_dtoa_r+0x310>
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf82:	461a      	mov	r2, r3
 800cf84:	9209      	str	r2, [sp, #36]	; 0x24
 800cf86:	e00c      	b.n	800cfa2 <_dtoa_r+0x28a>
 800cf88:	2301      	movs	r3, #1
 800cf8a:	e7f3      	b.n	800cf74 <_dtoa_r+0x25c>
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf90:	9308      	str	r3, [sp, #32]
 800cf92:	9b00      	ldr	r3, [sp, #0]
 800cf94:	4413      	add	r3, r2
 800cf96:	9302      	str	r3, [sp, #8]
 800cf98:	3301      	adds	r3, #1
 800cf9a:	2b01      	cmp	r3, #1
 800cf9c:	9303      	str	r3, [sp, #12]
 800cf9e:	bfb8      	it	lt
 800cfa0:	2301      	movlt	r3, #1
 800cfa2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	6042      	str	r2, [r0, #4]
 800cfa8:	2204      	movs	r2, #4
 800cfaa:	f102 0614 	add.w	r6, r2, #20
 800cfae:	429e      	cmp	r6, r3
 800cfb0:	6841      	ldr	r1, [r0, #4]
 800cfb2:	d93d      	bls.n	800d030 <_dtoa_r+0x318>
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fedb 	bl	800dd70 <_Balloc>
 800cfba:	9001      	str	r0, [sp, #4]
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d13b      	bne.n	800d038 <_dtoa_r+0x320>
 800cfc0:	4b11      	ldr	r3, [pc, #68]	; (800d008 <_dtoa_r+0x2f0>)
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cfc8:	e6c0      	b.n	800cd4c <_dtoa_r+0x34>
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e7df      	b.n	800cf8e <_dtoa_r+0x276>
 800cfce:	bf00      	nop
 800cfd0:	636f4361 	.word	0x636f4361
 800cfd4:	3fd287a7 	.word	0x3fd287a7
 800cfd8:	8b60c8b3 	.word	0x8b60c8b3
 800cfdc:	3fc68a28 	.word	0x3fc68a28
 800cfe0:	509f79fb 	.word	0x509f79fb
 800cfe4:	3fd34413 	.word	0x3fd34413
 800cfe8:	0800ec89 	.word	0x0800ec89
 800cfec:	0800eca0 	.word	0x0800eca0
 800cff0:	7ff00000 	.word	0x7ff00000
 800cff4:	0800ec85 	.word	0x0800ec85
 800cff8:	0800ec7c 	.word	0x0800ec7c
 800cffc:	0800ec59 	.word	0x0800ec59
 800d000:	3ff80000 	.word	0x3ff80000
 800d004:	0800edf0 	.word	0x0800edf0
 800d008:	0800ecfb 	.word	0x0800ecfb
 800d00c:	2501      	movs	r5, #1
 800d00e:	2300      	movs	r3, #0
 800d010:	9306      	str	r3, [sp, #24]
 800d012:	9508      	str	r5, [sp, #32]
 800d014:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d018:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d01c:	2200      	movs	r2, #0
 800d01e:	2312      	movs	r3, #18
 800d020:	e7b0      	b.n	800cf84 <_dtoa_r+0x26c>
 800d022:	2301      	movs	r3, #1
 800d024:	9308      	str	r3, [sp, #32]
 800d026:	e7f5      	b.n	800d014 <_dtoa_r+0x2fc>
 800d028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d02a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d02e:	e7b8      	b.n	800cfa2 <_dtoa_r+0x28a>
 800d030:	3101      	adds	r1, #1
 800d032:	6041      	str	r1, [r0, #4]
 800d034:	0052      	lsls	r2, r2, #1
 800d036:	e7b8      	b.n	800cfaa <_dtoa_r+0x292>
 800d038:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d03a:	9a01      	ldr	r2, [sp, #4]
 800d03c:	601a      	str	r2, [r3, #0]
 800d03e:	9b03      	ldr	r3, [sp, #12]
 800d040:	2b0e      	cmp	r3, #14
 800d042:	f200 809d 	bhi.w	800d180 <_dtoa_r+0x468>
 800d046:	2d00      	cmp	r5, #0
 800d048:	f000 809a 	beq.w	800d180 <_dtoa_r+0x468>
 800d04c:	9b00      	ldr	r3, [sp, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	dd32      	ble.n	800d0b8 <_dtoa_r+0x3a0>
 800d052:	4ab7      	ldr	r2, [pc, #732]	; (800d330 <_dtoa_r+0x618>)
 800d054:	f003 030f 	and.w	r3, r3, #15
 800d058:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d05c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d060:	9b00      	ldr	r3, [sp, #0]
 800d062:	05d8      	lsls	r0, r3, #23
 800d064:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d068:	d516      	bpl.n	800d098 <_dtoa_r+0x380>
 800d06a:	4bb2      	ldr	r3, [pc, #712]	; (800d334 <_dtoa_r+0x61c>)
 800d06c:	ec51 0b19 	vmov	r0, r1, d9
 800d070:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d074:	f7f3 fc02 	bl	800087c <__aeabi_ddiv>
 800d078:	f007 070f 	and.w	r7, r7, #15
 800d07c:	4682      	mov	sl, r0
 800d07e:	468b      	mov	fp, r1
 800d080:	2503      	movs	r5, #3
 800d082:	4eac      	ldr	r6, [pc, #688]	; (800d334 <_dtoa_r+0x61c>)
 800d084:	b957      	cbnz	r7, 800d09c <_dtoa_r+0x384>
 800d086:	4642      	mov	r2, r8
 800d088:	464b      	mov	r3, r9
 800d08a:	4650      	mov	r0, sl
 800d08c:	4659      	mov	r1, fp
 800d08e:	f7f3 fbf5 	bl	800087c <__aeabi_ddiv>
 800d092:	4682      	mov	sl, r0
 800d094:	468b      	mov	fp, r1
 800d096:	e028      	b.n	800d0ea <_dtoa_r+0x3d2>
 800d098:	2502      	movs	r5, #2
 800d09a:	e7f2      	b.n	800d082 <_dtoa_r+0x36a>
 800d09c:	07f9      	lsls	r1, r7, #31
 800d09e:	d508      	bpl.n	800d0b2 <_dtoa_r+0x39a>
 800d0a0:	4640      	mov	r0, r8
 800d0a2:	4649      	mov	r1, r9
 800d0a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d0a8:	f7f3 fabe 	bl	8000628 <__aeabi_dmul>
 800d0ac:	3501      	adds	r5, #1
 800d0ae:	4680      	mov	r8, r0
 800d0b0:	4689      	mov	r9, r1
 800d0b2:	107f      	asrs	r7, r7, #1
 800d0b4:	3608      	adds	r6, #8
 800d0b6:	e7e5      	b.n	800d084 <_dtoa_r+0x36c>
 800d0b8:	f000 809b 	beq.w	800d1f2 <_dtoa_r+0x4da>
 800d0bc:	9b00      	ldr	r3, [sp, #0]
 800d0be:	4f9d      	ldr	r7, [pc, #628]	; (800d334 <_dtoa_r+0x61c>)
 800d0c0:	425e      	negs	r6, r3
 800d0c2:	4b9b      	ldr	r3, [pc, #620]	; (800d330 <_dtoa_r+0x618>)
 800d0c4:	f006 020f 	and.w	r2, r6, #15
 800d0c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d0:	ec51 0b19 	vmov	r0, r1, d9
 800d0d4:	f7f3 faa8 	bl	8000628 <__aeabi_dmul>
 800d0d8:	1136      	asrs	r6, r6, #4
 800d0da:	4682      	mov	sl, r0
 800d0dc:	468b      	mov	fp, r1
 800d0de:	2300      	movs	r3, #0
 800d0e0:	2502      	movs	r5, #2
 800d0e2:	2e00      	cmp	r6, #0
 800d0e4:	d17a      	bne.n	800d1dc <_dtoa_r+0x4c4>
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d1d3      	bne.n	800d092 <_dtoa_r+0x37a>
 800d0ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f000 8082 	beq.w	800d1f6 <_dtoa_r+0x4de>
 800d0f2:	4b91      	ldr	r3, [pc, #580]	; (800d338 <_dtoa_r+0x620>)
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	4650      	mov	r0, sl
 800d0f8:	4659      	mov	r1, fp
 800d0fa:	f7f3 fd07 	bl	8000b0c <__aeabi_dcmplt>
 800d0fe:	2800      	cmp	r0, #0
 800d100:	d079      	beq.n	800d1f6 <_dtoa_r+0x4de>
 800d102:	9b03      	ldr	r3, [sp, #12]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d076      	beq.n	800d1f6 <_dtoa_r+0x4de>
 800d108:	9b02      	ldr	r3, [sp, #8]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	dd36      	ble.n	800d17c <_dtoa_r+0x464>
 800d10e:	9b00      	ldr	r3, [sp, #0]
 800d110:	4650      	mov	r0, sl
 800d112:	4659      	mov	r1, fp
 800d114:	1e5f      	subs	r7, r3, #1
 800d116:	2200      	movs	r2, #0
 800d118:	4b88      	ldr	r3, [pc, #544]	; (800d33c <_dtoa_r+0x624>)
 800d11a:	f7f3 fa85 	bl	8000628 <__aeabi_dmul>
 800d11e:	9e02      	ldr	r6, [sp, #8]
 800d120:	4682      	mov	sl, r0
 800d122:	468b      	mov	fp, r1
 800d124:	3501      	adds	r5, #1
 800d126:	4628      	mov	r0, r5
 800d128:	f7f3 fa14 	bl	8000554 <__aeabi_i2d>
 800d12c:	4652      	mov	r2, sl
 800d12e:	465b      	mov	r3, fp
 800d130:	f7f3 fa7a 	bl	8000628 <__aeabi_dmul>
 800d134:	4b82      	ldr	r3, [pc, #520]	; (800d340 <_dtoa_r+0x628>)
 800d136:	2200      	movs	r2, #0
 800d138:	f7f3 f8c0 	bl	80002bc <__adddf3>
 800d13c:	46d0      	mov	r8, sl
 800d13e:	46d9      	mov	r9, fp
 800d140:	4682      	mov	sl, r0
 800d142:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d146:	2e00      	cmp	r6, #0
 800d148:	d158      	bne.n	800d1fc <_dtoa_r+0x4e4>
 800d14a:	4b7e      	ldr	r3, [pc, #504]	; (800d344 <_dtoa_r+0x62c>)
 800d14c:	2200      	movs	r2, #0
 800d14e:	4640      	mov	r0, r8
 800d150:	4649      	mov	r1, r9
 800d152:	f7f3 f8b1 	bl	80002b8 <__aeabi_dsub>
 800d156:	4652      	mov	r2, sl
 800d158:	465b      	mov	r3, fp
 800d15a:	4680      	mov	r8, r0
 800d15c:	4689      	mov	r9, r1
 800d15e:	f7f3 fcf3 	bl	8000b48 <__aeabi_dcmpgt>
 800d162:	2800      	cmp	r0, #0
 800d164:	f040 8295 	bne.w	800d692 <_dtoa_r+0x97a>
 800d168:	4652      	mov	r2, sl
 800d16a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d16e:	4640      	mov	r0, r8
 800d170:	4649      	mov	r1, r9
 800d172:	f7f3 fccb 	bl	8000b0c <__aeabi_dcmplt>
 800d176:	2800      	cmp	r0, #0
 800d178:	f040 8289 	bne.w	800d68e <_dtoa_r+0x976>
 800d17c:	ec5b ab19 	vmov	sl, fp, d9
 800d180:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d182:	2b00      	cmp	r3, #0
 800d184:	f2c0 8148 	blt.w	800d418 <_dtoa_r+0x700>
 800d188:	9a00      	ldr	r2, [sp, #0]
 800d18a:	2a0e      	cmp	r2, #14
 800d18c:	f300 8144 	bgt.w	800d418 <_dtoa_r+0x700>
 800d190:	4b67      	ldr	r3, [pc, #412]	; (800d330 <_dtoa_r+0x618>)
 800d192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d196:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d19a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	f280 80d5 	bge.w	800d34c <_dtoa_r+0x634>
 800d1a2:	9b03      	ldr	r3, [sp, #12]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	f300 80d1 	bgt.w	800d34c <_dtoa_r+0x634>
 800d1aa:	f040 826f 	bne.w	800d68c <_dtoa_r+0x974>
 800d1ae:	4b65      	ldr	r3, [pc, #404]	; (800d344 <_dtoa_r+0x62c>)
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	4640      	mov	r0, r8
 800d1b4:	4649      	mov	r1, r9
 800d1b6:	f7f3 fa37 	bl	8000628 <__aeabi_dmul>
 800d1ba:	4652      	mov	r2, sl
 800d1bc:	465b      	mov	r3, fp
 800d1be:	f7f3 fcb9 	bl	8000b34 <__aeabi_dcmpge>
 800d1c2:	9e03      	ldr	r6, [sp, #12]
 800d1c4:	4637      	mov	r7, r6
 800d1c6:	2800      	cmp	r0, #0
 800d1c8:	f040 8245 	bne.w	800d656 <_dtoa_r+0x93e>
 800d1cc:	9d01      	ldr	r5, [sp, #4]
 800d1ce:	2331      	movs	r3, #49	; 0x31
 800d1d0:	f805 3b01 	strb.w	r3, [r5], #1
 800d1d4:	9b00      	ldr	r3, [sp, #0]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	9300      	str	r3, [sp, #0]
 800d1da:	e240      	b.n	800d65e <_dtoa_r+0x946>
 800d1dc:	07f2      	lsls	r2, r6, #31
 800d1de:	d505      	bpl.n	800d1ec <_dtoa_r+0x4d4>
 800d1e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1e4:	f7f3 fa20 	bl	8000628 <__aeabi_dmul>
 800d1e8:	3501      	adds	r5, #1
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	1076      	asrs	r6, r6, #1
 800d1ee:	3708      	adds	r7, #8
 800d1f0:	e777      	b.n	800d0e2 <_dtoa_r+0x3ca>
 800d1f2:	2502      	movs	r5, #2
 800d1f4:	e779      	b.n	800d0ea <_dtoa_r+0x3d2>
 800d1f6:	9f00      	ldr	r7, [sp, #0]
 800d1f8:	9e03      	ldr	r6, [sp, #12]
 800d1fa:	e794      	b.n	800d126 <_dtoa_r+0x40e>
 800d1fc:	9901      	ldr	r1, [sp, #4]
 800d1fe:	4b4c      	ldr	r3, [pc, #304]	; (800d330 <_dtoa_r+0x618>)
 800d200:	4431      	add	r1, r6
 800d202:	910d      	str	r1, [sp, #52]	; 0x34
 800d204:	9908      	ldr	r1, [sp, #32]
 800d206:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d20a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d20e:	2900      	cmp	r1, #0
 800d210:	d043      	beq.n	800d29a <_dtoa_r+0x582>
 800d212:	494d      	ldr	r1, [pc, #308]	; (800d348 <_dtoa_r+0x630>)
 800d214:	2000      	movs	r0, #0
 800d216:	f7f3 fb31 	bl	800087c <__aeabi_ddiv>
 800d21a:	4652      	mov	r2, sl
 800d21c:	465b      	mov	r3, fp
 800d21e:	f7f3 f84b 	bl	80002b8 <__aeabi_dsub>
 800d222:	9d01      	ldr	r5, [sp, #4]
 800d224:	4682      	mov	sl, r0
 800d226:	468b      	mov	fp, r1
 800d228:	4649      	mov	r1, r9
 800d22a:	4640      	mov	r0, r8
 800d22c:	f7f3 fcac 	bl	8000b88 <__aeabi_d2iz>
 800d230:	4606      	mov	r6, r0
 800d232:	f7f3 f98f 	bl	8000554 <__aeabi_i2d>
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	4640      	mov	r0, r8
 800d23c:	4649      	mov	r1, r9
 800d23e:	f7f3 f83b 	bl	80002b8 <__aeabi_dsub>
 800d242:	3630      	adds	r6, #48	; 0x30
 800d244:	f805 6b01 	strb.w	r6, [r5], #1
 800d248:	4652      	mov	r2, sl
 800d24a:	465b      	mov	r3, fp
 800d24c:	4680      	mov	r8, r0
 800d24e:	4689      	mov	r9, r1
 800d250:	f7f3 fc5c 	bl	8000b0c <__aeabi_dcmplt>
 800d254:	2800      	cmp	r0, #0
 800d256:	d163      	bne.n	800d320 <_dtoa_r+0x608>
 800d258:	4642      	mov	r2, r8
 800d25a:	464b      	mov	r3, r9
 800d25c:	4936      	ldr	r1, [pc, #216]	; (800d338 <_dtoa_r+0x620>)
 800d25e:	2000      	movs	r0, #0
 800d260:	f7f3 f82a 	bl	80002b8 <__aeabi_dsub>
 800d264:	4652      	mov	r2, sl
 800d266:	465b      	mov	r3, fp
 800d268:	f7f3 fc50 	bl	8000b0c <__aeabi_dcmplt>
 800d26c:	2800      	cmp	r0, #0
 800d26e:	f040 80b5 	bne.w	800d3dc <_dtoa_r+0x6c4>
 800d272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d274:	429d      	cmp	r5, r3
 800d276:	d081      	beq.n	800d17c <_dtoa_r+0x464>
 800d278:	4b30      	ldr	r3, [pc, #192]	; (800d33c <_dtoa_r+0x624>)
 800d27a:	2200      	movs	r2, #0
 800d27c:	4650      	mov	r0, sl
 800d27e:	4659      	mov	r1, fp
 800d280:	f7f3 f9d2 	bl	8000628 <__aeabi_dmul>
 800d284:	4b2d      	ldr	r3, [pc, #180]	; (800d33c <_dtoa_r+0x624>)
 800d286:	4682      	mov	sl, r0
 800d288:	468b      	mov	fp, r1
 800d28a:	4640      	mov	r0, r8
 800d28c:	4649      	mov	r1, r9
 800d28e:	2200      	movs	r2, #0
 800d290:	f7f3 f9ca 	bl	8000628 <__aeabi_dmul>
 800d294:	4680      	mov	r8, r0
 800d296:	4689      	mov	r9, r1
 800d298:	e7c6      	b.n	800d228 <_dtoa_r+0x510>
 800d29a:	4650      	mov	r0, sl
 800d29c:	4659      	mov	r1, fp
 800d29e:	f7f3 f9c3 	bl	8000628 <__aeabi_dmul>
 800d2a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2a4:	9d01      	ldr	r5, [sp, #4]
 800d2a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2a8:	4682      	mov	sl, r0
 800d2aa:	468b      	mov	fp, r1
 800d2ac:	4649      	mov	r1, r9
 800d2ae:	4640      	mov	r0, r8
 800d2b0:	f7f3 fc6a 	bl	8000b88 <__aeabi_d2iz>
 800d2b4:	4606      	mov	r6, r0
 800d2b6:	f7f3 f94d 	bl	8000554 <__aeabi_i2d>
 800d2ba:	3630      	adds	r6, #48	; 0x30
 800d2bc:	4602      	mov	r2, r0
 800d2be:	460b      	mov	r3, r1
 800d2c0:	4640      	mov	r0, r8
 800d2c2:	4649      	mov	r1, r9
 800d2c4:	f7f2 fff8 	bl	80002b8 <__aeabi_dsub>
 800d2c8:	f805 6b01 	strb.w	r6, [r5], #1
 800d2cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2ce:	429d      	cmp	r5, r3
 800d2d0:	4680      	mov	r8, r0
 800d2d2:	4689      	mov	r9, r1
 800d2d4:	f04f 0200 	mov.w	r2, #0
 800d2d8:	d124      	bne.n	800d324 <_dtoa_r+0x60c>
 800d2da:	4b1b      	ldr	r3, [pc, #108]	; (800d348 <_dtoa_r+0x630>)
 800d2dc:	4650      	mov	r0, sl
 800d2de:	4659      	mov	r1, fp
 800d2e0:	f7f2 ffec 	bl	80002bc <__adddf3>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	460b      	mov	r3, r1
 800d2e8:	4640      	mov	r0, r8
 800d2ea:	4649      	mov	r1, r9
 800d2ec:	f7f3 fc2c 	bl	8000b48 <__aeabi_dcmpgt>
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	d173      	bne.n	800d3dc <_dtoa_r+0x6c4>
 800d2f4:	4652      	mov	r2, sl
 800d2f6:	465b      	mov	r3, fp
 800d2f8:	4913      	ldr	r1, [pc, #76]	; (800d348 <_dtoa_r+0x630>)
 800d2fa:	2000      	movs	r0, #0
 800d2fc:	f7f2 ffdc 	bl	80002b8 <__aeabi_dsub>
 800d300:	4602      	mov	r2, r0
 800d302:	460b      	mov	r3, r1
 800d304:	4640      	mov	r0, r8
 800d306:	4649      	mov	r1, r9
 800d308:	f7f3 fc00 	bl	8000b0c <__aeabi_dcmplt>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	f43f af35 	beq.w	800d17c <_dtoa_r+0x464>
 800d312:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d314:	1e6b      	subs	r3, r5, #1
 800d316:	930f      	str	r3, [sp, #60]	; 0x3c
 800d318:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d31c:	2b30      	cmp	r3, #48	; 0x30
 800d31e:	d0f8      	beq.n	800d312 <_dtoa_r+0x5fa>
 800d320:	9700      	str	r7, [sp, #0]
 800d322:	e049      	b.n	800d3b8 <_dtoa_r+0x6a0>
 800d324:	4b05      	ldr	r3, [pc, #20]	; (800d33c <_dtoa_r+0x624>)
 800d326:	f7f3 f97f 	bl	8000628 <__aeabi_dmul>
 800d32a:	4680      	mov	r8, r0
 800d32c:	4689      	mov	r9, r1
 800d32e:	e7bd      	b.n	800d2ac <_dtoa_r+0x594>
 800d330:	0800edf0 	.word	0x0800edf0
 800d334:	0800edc8 	.word	0x0800edc8
 800d338:	3ff00000 	.word	0x3ff00000
 800d33c:	40240000 	.word	0x40240000
 800d340:	401c0000 	.word	0x401c0000
 800d344:	40140000 	.word	0x40140000
 800d348:	3fe00000 	.word	0x3fe00000
 800d34c:	9d01      	ldr	r5, [sp, #4]
 800d34e:	4656      	mov	r6, sl
 800d350:	465f      	mov	r7, fp
 800d352:	4642      	mov	r2, r8
 800d354:	464b      	mov	r3, r9
 800d356:	4630      	mov	r0, r6
 800d358:	4639      	mov	r1, r7
 800d35a:	f7f3 fa8f 	bl	800087c <__aeabi_ddiv>
 800d35e:	f7f3 fc13 	bl	8000b88 <__aeabi_d2iz>
 800d362:	4682      	mov	sl, r0
 800d364:	f7f3 f8f6 	bl	8000554 <__aeabi_i2d>
 800d368:	4642      	mov	r2, r8
 800d36a:	464b      	mov	r3, r9
 800d36c:	f7f3 f95c 	bl	8000628 <__aeabi_dmul>
 800d370:	4602      	mov	r2, r0
 800d372:	460b      	mov	r3, r1
 800d374:	4630      	mov	r0, r6
 800d376:	4639      	mov	r1, r7
 800d378:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d37c:	f7f2 ff9c 	bl	80002b8 <__aeabi_dsub>
 800d380:	f805 6b01 	strb.w	r6, [r5], #1
 800d384:	9e01      	ldr	r6, [sp, #4]
 800d386:	9f03      	ldr	r7, [sp, #12]
 800d388:	1bae      	subs	r6, r5, r6
 800d38a:	42b7      	cmp	r7, r6
 800d38c:	4602      	mov	r2, r0
 800d38e:	460b      	mov	r3, r1
 800d390:	d135      	bne.n	800d3fe <_dtoa_r+0x6e6>
 800d392:	f7f2 ff93 	bl	80002bc <__adddf3>
 800d396:	4642      	mov	r2, r8
 800d398:	464b      	mov	r3, r9
 800d39a:	4606      	mov	r6, r0
 800d39c:	460f      	mov	r7, r1
 800d39e:	f7f3 fbd3 	bl	8000b48 <__aeabi_dcmpgt>
 800d3a2:	b9d0      	cbnz	r0, 800d3da <_dtoa_r+0x6c2>
 800d3a4:	4642      	mov	r2, r8
 800d3a6:	464b      	mov	r3, r9
 800d3a8:	4630      	mov	r0, r6
 800d3aa:	4639      	mov	r1, r7
 800d3ac:	f7f3 fba4 	bl	8000af8 <__aeabi_dcmpeq>
 800d3b0:	b110      	cbz	r0, 800d3b8 <_dtoa_r+0x6a0>
 800d3b2:	f01a 0f01 	tst.w	sl, #1
 800d3b6:	d110      	bne.n	800d3da <_dtoa_r+0x6c2>
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	ee18 1a10 	vmov	r1, s16
 800d3be:	f000 fd17 	bl	800ddf0 <_Bfree>
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	9800      	ldr	r0, [sp, #0]
 800d3c6:	702b      	strb	r3, [r5, #0]
 800d3c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3ca:	3001      	adds	r0, #1
 800d3cc:	6018      	str	r0, [r3, #0]
 800d3ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	f43f acf1 	beq.w	800cdb8 <_dtoa_r+0xa0>
 800d3d6:	601d      	str	r5, [r3, #0]
 800d3d8:	e4ee      	b.n	800cdb8 <_dtoa_r+0xa0>
 800d3da:	9f00      	ldr	r7, [sp, #0]
 800d3dc:	462b      	mov	r3, r5
 800d3de:	461d      	mov	r5, r3
 800d3e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3e4:	2a39      	cmp	r2, #57	; 0x39
 800d3e6:	d106      	bne.n	800d3f6 <_dtoa_r+0x6de>
 800d3e8:	9a01      	ldr	r2, [sp, #4]
 800d3ea:	429a      	cmp	r2, r3
 800d3ec:	d1f7      	bne.n	800d3de <_dtoa_r+0x6c6>
 800d3ee:	9901      	ldr	r1, [sp, #4]
 800d3f0:	2230      	movs	r2, #48	; 0x30
 800d3f2:	3701      	adds	r7, #1
 800d3f4:	700a      	strb	r2, [r1, #0]
 800d3f6:	781a      	ldrb	r2, [r3, #0]
 800d3f8:	3201      	adds	r2, #1
 800d3fa:	701a      	strb	r2, [r3, #0]
 800d3fc:	e790      	b.n	800d320 <_dtoa_r+0x608>
 800d3fe:	4ba6      	ldr	r3, [pc, #664]	; (800d698 <_dtoa_r+0x980>)
 800d400:	2200      	movs	r2, #0
 800d402:	f7f3 f911 	bl	8000628 <__aeabi_dmul>
 800d406:	2200      	movs	r2, #0
 800d408:	2300      	movs	r3, #0
 800d40a:	4606      	mov	r6, r0
 800d40c:	460f      	mov	r7, r1
 800d40e:	f7f3 fb73 	bl	8000af8 <__aeabi_dcmpeq>
 800d412:	2800      	cmp	r0, #0
 800d414:	d09d      	beq.n	800d352 <_dtoa_r+0x63a>
 800d416:	e7cf      	b.n	800d3b8 <_dtoa_r+0x6a0>
 800d418:	9a08      	ldr	r2, [sp, #32]
 800d41a:	2a00      	cmp	r2, #0
 800d41c:	f000 80d7 	beq.w	800d5ce <_dtoa_r+0x8b6>
 800d420:	9a06      	ldr	r2, [sp, #24]
 800d422:	2a01      	cmp	r2, #1
 800d424:	f300 80ba 	bgt.w	800d59c <_dtoa_r+0x884>
 800d428:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d42a:	2a00      	cmp	r2, #0
 800d42c:	f000 80b2 	beq.w	800d594 <_dtoa_r+0x87c>
 800d430:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d434:	9e07      	ldr	r6, [sp, #28]
 800d436:	9d04      	ldr	r5, [sp, #16]
 800d438:	9a04      	ldr	r2, [sp, #16]
 800d43a:	441a      	add	r2, r3
 800d43c:	9204      	str	r2, [sp, #16]
 800d43e:	9a05      	ldr	r2, [sp, #20]
 800d440:	2101      	movs	r1, #1
 800d442:	441a      	add	r2, r3
 800d444:	4620      	mov	r0, r4
 800d446:	9205      	str	r2, [sp, #20]
 800d448:	f000 fd8a 	bl	800df60 <__i2b>
 800d44c:	4607      	mov	r7, r0
 800d44e:	2d00      	cmp	r5, #0
 800d450:	dd0c      	ble.n	800d46c <_dtoa_r+0x754>
 800d452:	9b05      	ldr	r3, [sp, #20]
 800d454:	2b00      	cmp	r3, #0
 800d456:	dd09      	ble.n	800d46c <_dtoa_r+0x754>
 800d458:	42ab      	cmp	r3, r5
 800d45a:	9a04      	ldr	r2, [sp, #16]
 800d45c:	bfa8      	it	ge
 800d45e:	462b      	movge	r3, r5
 800d460:	1ad2      	subs	r2, r2, r3
 800d462:	9204      	str	r2, [sp, #16]
 800d464:	9a05      	ldr	r2, [sp, #20]
 800d466:	1aed      	subs	r5, r5, r3
 800d468:	1ad3      	subs	r3, r2, r3
 800d46a:	9305      	str	r3, [sp, #20]
 800d46c:	9b07      	ldr	r3, [sp, #28]
 800d46e:	b31b      	cbz	r3, 800d4b8 <_dtoa_r+0x7a0>
 800d470:	9b08      	ldr	r3, [sp, #32]
 800d472:	2b00      	cmp	r3, #0
 800d474:	f000 80af 	beq.w	800d5d6 <_dtoa_r+0x8be>
 800d478:	2e00      	cmp	r6, #0
 800d47a:	dd13      	ble.n	800d4a4 <_dtoa_r+0x78c>
 800d47c:	4639      	mov	r1, r7
 800d47e:	4632      	mov	r2, r6
 800d480:	4620      	mov	r0, r4
 800d482:	f000 fe2d 	bl	800e0e0 <__pow5mult>
 800d486:	ee18 2a10 	vmov	r2, s16
 800d48a:	4601      	mov	r1, r0
 800d48c:	4607      	mov	r7, r0
 800d48e:	4620      	mov	r0, r4
 800d490:	f000 fd7c 	bl	800df8c <__multiply>
 800d494:	ee18 1a10 	vmov	r1, s16
 800d498:	4680      	mov	r8, r0
 800d49a:	4620      	mov	r0, r4
 800d49c:	f000 fca8 	bl	800ddf0 <_Bfree>
 800d4a0:	ee08 8a10 	vmov	s16, r8
 800d4a4:	9b07      	ldr	r3, [sp, #28]
 800d4a6:	1b9a      	subs	r2, r3, r6
 800d4a8:	d006      	beq.n	800d4b8 <_dtoa_r+0x7a0>
 800d4aa:	ee18 1a10 	vmov	r1, s16
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 fe16 	bl	800e0e0 <__pow5mult>
 800d4b4:	ee08 0a10 	vmov	s16, r0
 800d4b8:	2101      	movs	r1, #1
 800d4ba:	4620      	mov	r0, r4
 800d4bc:	f000 fd50 	bl	800df60 <__i2b>
 800d4c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	4606      	mov	r6, r0
 800d4c6:	f340 8088 	ble.w	800d5da <_dtoa_r+0x8c2>
 800d4ca:	461a      	mov	r2, r3
 800d4cc:	4601      	mov	r1, r0
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	f000 fe06 	bl	800e0e0 <__pow5mult>
 800d4d4:	9b06      	ldr	r3, [sp, #24]
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	4606      	mov	r6, r0
 800d4da:	f340 8081 	ble.w	800d5e0 <_dtoa_r+0x8c8>
 800d4de:	f04f 0800 	mov.w	r8, #0
 800d4e2:	6933      	ldr	r3, [r6, #16]
 800d4e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d4e8:	6918      	ldr	r0, [r3, #16]
 800d4ea:	f000 fce9 	bl	800dec0 <__hi0bits>
 800d4ee:	f1c0 0020 	rsb	r0, r0, #32
 800d4f2:	9b05      	ldr	r3, [sp, #20]
 800d4f4:	4418      	add	r0, r3
 800d4f6:	f010 001f 	ands.w	r0, r0, #31
 800d4fa:	f000 8092 	beq.w	800d622 <_dtoa_r+0x90a>
 800d4fe:	f1c0 0320 	rsb	r3, r0, #32
 800d502:	2b04      	cmp	r3, #4
 800d504:	f340 808a 	ble.w	800d61c <_dtoa_r+0x904>
 800d508:	f1c0 001c 	rsb	r0, r0, #28
 800d50c:	9b04      	ldr	r3, [sp, #16]
 800d50e:	4403      	add	r3, r0
 800d510:	9304      	str	r3, [sp, #16]
 800d512:	9b05      	ldr	r3, [sp, #20]
 800d514:	4403      	add	r3, r0
 800d516:	4405      	add	r5, r0
 800d518:	9305      	str	r3, [sp, #20]
 800d51a:	9b04      	ldr	r3, [sp, #16]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	dd07      	ble.n	800d530 <_dtoa_r+0x818>
 800d520:	ee18 1a10 	vmov	r1, s16
 800d524:	461a      	mov	r2, r3
 800d526:	4620      	mov	r0, r4
 800d528:	f000 fe34 	bl	800e194 <__lshift>
 800d52c:	ee08 0a10 	vmov	s16, r0
 800d530:	9b05      	ldr	r3, [sp, #20]
 800d532:	2b00      	cmp	r3, #0
 800d534:	dd05      	ble.n	800d542 <_dtoa_r+0x82a>
 800d536:	4631      	mov	r1, r6
 800d538:	461a      	mov	r2, r3
 800d53a:	4620      	mov	r0, r4
 800d53c:	f000 fe2a 	bl	800e194 <__lshift>
 800d540:	4606      	mov	r6, r0
 800d542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d544:	2b00      	cmp	r3, #0
 800d546:	d06e      	beq.n	800d626 <_dtoa_r+0x90e>
 800d548:	ee18 0a10 	vmov	r0, s16
 800d54c:	4631      	mov	r1, r6
 800d54e:	f000 fe91 	bl	800e274 <__mcmp>
 800d552:	2800      	cmp	r0, #0
 800d554:	da67      	bge.n	800d626 <_dtoa_r+0x90e>
 800d556:	9b00      	ldr	r3, [sp, #0]
 800d558:	3b01      	subs	r3, #1
 800d55a:	ee18 1a10 	vmov	r1, s16
 800d55e:	9300      	str	r3, [sp, #0]
 800d560:	220a      	movs	r2, #10
 800d562:	2300      	movs	r3, #0
 800d564:	4620      	mov	r0, r4
 800d566:	f000 fc65 	bl	800de34 <__multadd>
 800d56a:	9b08      	ldr	r3, [sp, #32]
 800d56c:	ee08 0a10 	vmov	s16, r0
 800d570:	2b00      	cmp	r3, #0
 800d572:	f000 81b1 	beq.w	800d8d8 <_dtoa_r+0xbc0>
 800d576:	2300      	movs	r3, #0
 800d578:	4639      	mov	r1, r7
 800d57a:	220a      	movs	r2, #10
 800d57c:	4620      	mov	r0, r4
 800d57e:	f000 fc59 	bl	800de34 <__multadd>
 800d582:	9b02      	ldr	r3, [sp, #8]
 800d584:	2b00      	cmp	r3, #0
 800d586:	4607      	mov	r7, r0
 800d588:	f300 808e 	bgt.w	800d6a8 <_dtoa_r+0x990>
 800d58c:	9b06      	ldr	r3, [sp, #24]
 800d58e:	2b02      	cmp	r3, #2
 800d590:	dc51      	bgt.n	800d636 <_dtoa_r+0x91e>
 800d592:	e089      	b.n	800d6a8 <_dtoa_r+0x990>
 800d594:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d596:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d59a:	e74b      	b.n	800d434 <_dtoa_r+0x71c>
 800d59c:	9b03      	ldr	r3, [sp, #12]
 800d59e:	1e5e      	subs	r6, r3, #1
 800d5a0:	9b07      	ldr	r3, [sp, #28]
 800d5a2:	42b3      	cmp	r3, r6
 800d5a4:	bfbf      	itttt	lt
 800d5a6:	9b07      	ldrlt	r3, [sp, #28]
 800d5a8:	9607      	strlt	r6, [sp, #28]
 800d5aa:	1af2      	sublt	r2, r6, r3
 800d5ac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d5ae:	bfb6      	itet	lt
 800d5b0:	189b      	addlt	r3, r3, r2
 800d5b2:	1b9e      	subge	r6, r3, r6
 800d5b4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d5b6:	9b03      	ldr	r3, [sp, #12]
 800d5b8:	bfb8      	it	lt
 800d5ba:	2600      	movlt	r6, #0
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	bfb7      	itett	lt
 800d5c0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d5c4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d5c8:	1a9d      	sublt	r5, r3, r2
 800d5ca:	2300      	movlt	r3, #0
 800d5cc:	e734      	b.n	800d438 <_dtoa_r+0x720>
 800d5ce:	9e07      	ldr	r6, [sp, #28]
 800d5d0:	9d04      	ldr	r5, [sp, #16]
 800d5d2:	9f08      	ldr	r7, [sp, #32]
 800d5d4:	e73b      	b.n	800d44e <_dtoa_r+0x736>
 800d5d6:	9a07      	ldr	r2, [sp, #28]
 800d5d8:	e767      	b.n	800d4aa <_dtoa_r+0x792>
 800d5da:	9b06      	ldr	r3, [sp, #24]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	dc18      	bgt.n	800d612 <_dtoa_r+0x8fa>
 800d5e0:	f1ba 0f00 	cmp.w	sl, #0
 800d5e4:	d115      	bne.n	800d612 <_dtoa_r+0x8fa>
 800d5e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5ea:	b993      	cbnz	r3, 800d612 <_dtoa_r+0x8fa>
 800d5ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5f0:	0d1b      	lsrs	r3, r3, #20
 800d5f2:	051b      	lsls	r3, r3, #20
 800d5f4:	b183      	cbz	r3, 800d618 <_dtoa_r+0x900>
 800d5f6:	9b04      	ldr	r3, [sp, #16]
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	9304      	str	r3, [sp, #16]
 800d5fc:	9b05      	ldr	r3, [sp, #20]
 800d5fe:	3301      	adds	r3, #1
 800d600:	9305      	str	r3, [sp, #20]
 800d602:	f04f 0801 	mov.w	r8, #1
 800d606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f47f af6a 	bne.w	800d4e2 <_dtoa_r+0x7ca>
 800d60e:	2001      	movs	r0, #1
 800d610:	e76f      	b.n	800d4f2 <_dtoa_r+0x7da>
 800d612:	f04f 0800 	mov.w	r8, #0
 800d616:	e7f6      	b.n	800d606 <_dtoa_r+0x8ee>
 800d618:	4698      	mov	r8, r3
 800d61a:	e7f4      	b.n	800d606 <_dtoa_r+0x8ee>
 800d61c:	f43f af7d 	beq.w	800d51a <_dtoa_r+0x802>
 800d620:	4618      	mov	r0, r3
 800d622:	301c      	adds	r0, #28
 800d624:	e772      	b.n	800d50c <_dtoa_r+0x7f4>
 800d626:	9b03      	ldr	r3, [sp, #12]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	dc37      	bgt.n	800d69c <_dtoa_r+0x984>
 800d62c:	9b06      	ldr	r3, [sp, #24]
 800d62e:	2b02      	cmp	r3, #2
 800d630:	dd34      	ble.n	800d69c <_dtoa_r+0x984>
 800d632:	9b03      	ldr	r3, [sp, #12]
 800d634:	9302      	str	r3, [sp, #8]
 800d636:	9b02      	ldr	r3, [sp, #8]
 800d638:	b96b      	cbnz	r3, 800d656 <_dtoa_r+0x93e>
 800d63a:	4631      	mov	r1, r6
 800d63c:	2205      	movs	r2, #5
 800d63e:	4620      	mov	r0, r4
 800d640:	f000 fbf8 	bl	800de34 <__multadd>
 800d644:	4601      	mov	r1, r0
 800d646:	4606      	mov	r6, r0
 800d648:	ee18 0a10 	vmov	r0, s16
 800d64c:	f000 fe12 	bl	800e274 <__mcmp>
 800d650:	2800      	cmp	r0, #0
 800d652:	f73f adbb 	bgt.w	800d1cc <_dtoa_r+0x4b4>
 800d656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d658:	9d01      	ldr	r5, [sp, #4]
 800d65a:	43db      	mvns	r3, r3
 800d65c:	9300      	str	r3, [sp, #0]
 800d65e:	f04f 0800 	mov.w	r8, #0
 800d662:	4631      	mov	r1, r6
 800d664:	4620      	mov	r0, r4
 800d666:	f000 fbc3 	bl	800ddf0 <_Bfree>
 800d66a:	2f00      	cmp	r7, #0
 800d66c:	f43f aea4 	beq.w	800d3b8 <_dtoa_r+0x6a0>
 800d670:	f1b8 0f00 	cmp.w	r8, #0
 800d674:	d005      	beq.n	800d682 <_dtoa_r+0x96a>
 800d676:	45b8      	cmp	r8, r7
 800d678:	d003      	beq.n	800d682 <_dtoa_r+0x96a>
 800d67a:	4641      	mov	r1, r8
 800d67c:	4620      	mov	r0, r4
 800d67e:	f000 fbb7 	bl	800ddf0 <_Bfree>
 800d682:	4639      	mov	r1, r7
 800d684:	4620      	mov	r0, r4
 800d686:	f000 fbb3 	bl	800ddf0 <_Bfree>
 800d68a:	e695      	b.n	800d3b8 <_dtoa_r+0x6a0>
 800d68c:	2600      	movs	r6, #0
 800d68e:	4637      	mov	r7, r6
 800d690:	e7e1      	b.n	800d656 <_dtoa_r+0x93e>
 800d692:	9700      	str	r7, [sp, #0]
 800d694:	4637      	mov	r7, r6
 800d696:	e599      	b.n	800d1cc <_dtoa_r+0x4b4>
 800d698:	40240000 	.word	0x40240000
 800d69c:	9b08      	ldr	r3, [sp, #32]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	f000 80ca 	beq.w	800d838 <_dtoa_r+0xb20>
 800d6a4:	9b03      	ldr	r3, [sp, #12]
 800d6a6:	9302      	str	r3, [sp, #8]
 800d6a8:	2d00      	cmp	r5, #0
 800d6aa:	dd05      	ble.n	800d6b8 <_dtoa_r+0x9a0>
 800d6ac:	4639      	mov	r1, r7
 800d6ae:	462a      	mov	r2, r5
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 fd6f 	bl	800e194 <__lshift>
 800d6b6:	4607      	mov	r7, r0
 800d6b8:	f1b8 0f00 	cmp.w	r8, #0
 800d6bc:	d05b      	beq.n	800d776 <_dtoa_r+0xa5e>
 800d6be:	6879      	ldr	r1, [r7, #4]
 800d6c0:	4620      	mov	r0, r4
 800d6c2:	f000 fb55 	bl	800dd70 <_Balloc>
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	b928      	cbnz	r0, 800d6d6 <_dtoa_r+0x9be>
 800d6ca:	4b87      	ldr	r3, [pc, #540]	; (800d8e8 <_dtoa_r+0xbd0>)
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d6d2:	f7ff bb3b 	b.w	800cd4c <_dtoa_r+0x34>
 800d6d6:	693a      	ldr	r2, [r7, #16]
 800d6d8:	3202      	adds	r2, #2
 800d6da:	0092      	lsls	r2, r2, #2
 800d6dc:	f107 010c 	add.w	r1, r7, #12
 800d6e0:	300c      	adds	r0, #12
 800d6e2:	f000 fb2b 	bl	800dd3c <memcpy>
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	4629      	mov	r1, r5
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	f000 fd52 	bl	800e194 <__lshift>
 800d6f0:	9b01      	ldr	r3, [sp, #4]
 800d6f2:	f103 0901 	add.w	r9, r3, #1
 800d6f6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d6fa:	4413      	add	r3, r2
 800d6fc:	9305      	str	r3, [sp, #20]
 800d6fe:	f00a 0301 	and.w	r3, sl, #1
 800d702:	46b8      	mov	r8, r7
 800d704:	9304      	str	r3, [sp, #16]
 800d706:	4607      	mov	r7, r0
 800d708:	4631      	mov	r1, r6
 800d70a:	ee18 0a10 	vmov	r0, s16
 800d70e:	f7ff fa75 	bl	800cbfc <quorem>
 800d712:	4641      	mov	r1, r8
 800d714:	9002      	str	r0, [sp, #8]
 800d716:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d71a:	ee18 0a10 	vmov	r0, s16
 800d71e:	f000 fda9 	bl	800e274 <__mcmp>
 800d722:	463a      	mov	r2, r7
 800d724:	9003      	str	r0, [sp, #12]
 800d726:	4631      	mov	r1, r6
 800d728:	4620      	mov	r0, r4
 800d72a:	f000 fdbf 	bl	800e2ac <__mdiff>
 800d72e:	68c2      	ldr	r2, [r0, #12]
 800d730:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800d734:	4605      	mov	r5, r0
 800d736:	bb02      	cbnz	r2, 800d77a <_dtoa_r+0xa62>
 800d738:	4601      	mov	r1, r0
 800d73a:	ee18 0a10 	vmov	r0, s16
 800d73e:	f000 fd99 	bl	800e274 <__mcmp>
 800d742:	4602      	mov	r2, r0
 800d744:	4629      	mov	r1, r5
 800d746:	4620      	mov	r0, r4
 800d748:	9207      	str	r2, [sp, #28]
 800d74a:	f000 fb51 	bl	800ddf0 <_Bfree>
 800d74e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d752:	ea43 0102 	orr.w	r1, r3, r2
 800d756:	9b04      	ldr	r3, [sp, #16]
 800d758:	430b      	orrs	r3, r1
 800d75a:	464d      	mov	r5, r9
 800d75c:	d10f      	bne.n	800d77e <_dtoa_r+0xa66>
 800d75e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d762:	d02a      	beq.n	800d7ba <_dtoa_r+0xaa2>
 800d764:	9b03      	ldr	r3, [sp, #12]
 800d766:	2b00      	cmp	r3, #0
 800d768:	dd02      	ble.n	800d770 <_dtoa_r+0xa58>
 800d76a:	9b02      	ldr	r3, [sp, #8]
 800d76c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d770:	f88b a000 	strb.w	sl, [fp]
 800d774:	e775      	b.n	800d662 <_dtoa_r+0x94a>
 800d776:	4638      	mov	r0, r7
 800d778:	e7ba      	b.n	800d6f0 <_dtoa_r+0x9d8>
 800d77a:	2201      	movs	r2, #1
 800d77c:	e7e2      	b.n	800d744 <_dtoa_r+0xa2c>
 800d77e:	9b03      	ldr	r3, [sp, #12]
 800d780:	2b00      	cmp	r3, #0
 800d782:	db04      	blt.n	800d78e <_dtoa_r+0xa76>
 800d784:	9906      	ldr	r1, [sp, #24]
 800d786:	430b      	orrs	r3, r1
 800d788:	9904      	ldr	r1, [sp, #16]
 800d78a:	430b      	orrs	r3, r1
 800d78c:	d122      	bne.n	800d7d4 <_dtoa_r+0xabc>
 800d78e:	2a00      	cmp	r2, #0
 800d790:	ddee      	ble.n	800d770 <_dtoa_r+0xa58>
 800d792:	ee18 1a10 	vmov	r1, s16
 800d796:	2201      	movs	r2, #1
 800d798:	4620      	mov	r0, r4
 800d79a:	f000 fcfb 	bl	800e194 <__lshift>
 800d79e:	4631      	mov	r1, r6
 800d7a0:	ee08 0a10 	vmov	s16, r0
 800d7a4:	f000 fd66 	bl	800e274 <__mcmp>
 800d7a8:	2800      	cmp	r0, #0
 800d7aa:	dc03      	bgt.n	800d7b4 <_dtoa_r+0xa9c>
 800d7ac:	d1e0      	bne.n	800d770 <_dtoa_r+0xa58>
 800d7ae:	f01a 0f01 	tst.w	sl, #1
 800d7b2:	d0dd      	beq.n	800d770 <_dtoa_r+0xa58>
 800d7b4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7b8:	d1d7      	bne.n	800d76a <_dtoa_r+0xa52>
 800d7ba:	2339      	movs	r3, #57	; 0x39
 800d7bc:	f88b 3000 	strb.w	r3, [fp]
 800d7c0:	462b      	mov	r3, r5
 800d7c2:	461d      	mov	r5, r3
 800d7c4:	3b01      	subs	r3, #1
 800d7c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d7ca:	2a39      	cmp	r2, #57	; 0x39
 800d7cc:	d071      	beq.n	800d8b2 <_dtoa_r+0xb9a>
 800d7ce:	3201      	adds	r2, #1
 800d7d0:	701a      	strb	r2, [r3, #0]
 800d7d2:	e746      	b.n	800d662 <_dtoa_r+0x94a>
 800d7d4:	2a00      	cmp	r2, #0
 800d7d6:	dd07      	ble.n	800d7e8 <_dtoa_r+0xad0>
 800d7d8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7dc:	d0ed      	beq.n	800d7ba <_dtoa_r+0xaa2>
 800d7de:	f10a 0301 	add.w	r3, sl, #1
 800d7e2:	f88b 3000 	strb.w	r3, [fp]
 800d7e6:	e73c      	b.n	800d662 <_dtoa_r+0x94a>
 800d7e8:	9b05      	ldr	r3, [sp, #20]
 800d7ea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d7ee:	4599      	cmp	r9, r3
 800d7f0:	d047      	beq.n	800d882 <_dtoa_r+0xb6a>
 800d7f2:	ee18 1a10 	vmov	r1, s16
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	220a      	movs	r2, #10
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f000 fb1a 	bl	800de34 <__multadd>
 800d800:	45b8      	cmp	r8, r7
 800d802:	ee08 0a10 	vmov	s16, r0
 800d806:	f04f 0300 	mov.w	r3, #0
 800d80a:	f04f 020a 	mov.w	r2, #10
 800d80e:	4641      	mov	r1, r8
 800d810:	4620      	mov	r0, r4
 800d812:	d106      	bne.n	800d822 <_dtoa_r+0xb0a>
 800d814:	f000 fb0e 	bl	800de34 <__multadd>
 800d818:	4680      	mov	r8, r0
 800d81a:	4607      	mov	r7, r0
 800d81c:	f109 0901 	add.w	r9, r9, #1
 800d820:	e772      	b.n	800d708 <_dtoa_r+0x9f0>
 800d822:	f000 fb07 	bl	800de34 <__multadd>
 800d826:	4639      	mov	r1, r7
 800d828:	4680      	mov	r8, r0
 800d82a:	2300      	movs	r3, #0
 800d82c:	220a      	movs	r2, #10
 800d82e:	4620      	mov	r0, r4
 800d830:	f000 fb00 	bl	800de34 <__multadd>
 800d834:	4607      	mov	r7, r0
 800d836:	e7f1      	b.n	800d81c <_dtoa_r+0xb04>
 800d838:	9b03      	ldr	r3, [sp, #12]
 800d83a:	9302      	str	r3, [sp, #8]
 800d83c:	9d01      	ldr	r5, [sp, #4]
 800d83e:	ee18 0a10 	vmov	r0, s16
 800d842:	4631      	mov	r1, r6
 800d844:	f7ff f9da 	bl	800cbfc <quorem>
 800d848:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d84c:	9b01      	ldr	r3, [sp, #4]
 800d84e:	f805 ab01 	strb.w	sl, [r5], #1
 800d852:	1aea      	subs	r2, r5, r3
 800d854:	9b02      	ldr	r3, [sp, #8]
 800d856:	4293      	cmp	r3, r2
 800d858:	dd09      	ble.n	800d86e <_dtoa_r+0xb56>
 800d85a:	ee18 1a10 	vmov	r1, s16
 800d85e:	2300      	movs	r3, #0
 800d860:	220a      	movs	r2, #10
 800d862:	4620      	mov	r0, r4
 800d864:	f000 fae6 	bl	800de34 <__multadd>
 800d868:	ee08 0a10 	vmov	s16, r0
 800d86c:	e7e7      	b.n	800d83e <_dtoa_r+0xb26>
 800d86e:	9b02      	ldr	r3, [sp, #8]
 800d870:	2b00      	cmp	r3, #0
 800d872:	bfc8      	it	gt
 800d874:	461d      	movgt	r5, r3
 800d876:	9b01      	ldr	r3, [sp, #4]
 800d878:	bfd8      	it	le
 800d87a:	2501      	movle	r5, #1
 800d87c:	441d      	add	r5, r3
 800d87e:	f04f 0800 	mov.w	r8, #0
 800d882:	ee18 1a10 	vmov	r1, s16
 800d886:	2201      	movs	r2, #1
 800d888:	4620      	mov	r0, r4
 800d88a:	f000 fc83 	bl	800e194 <__lshift>
 800d88e:	4631      	mov	r1, r6
 800d890:	ee08 0a10 	vmov	s16, r0
 800d894:	f000 fcee 	bl	800e274 <__mcmp>
 800d898:	2800      	cmp	r0, #0
 800d89a:	dc91      	bgt.n	800d7c0 <_dtoa_r+0xaa8>
 800d89c:	d102      	bne.n	800d8a4 <_dtoa_r+0xb8c>
 800d89e:	f01a 0f01 	tst.w	sl, #1
 800d8a2:	d18d      	bne.n	800d7c0 <_dtoa_r+0xaa8>
 800d8a4:	462b      	mov	r3, r5
 800d8a6:	461d      	mov	r5, r3
 800d8a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8ac:	2a30      	cmp	r2, #48	; 0x30
 800d8ae:	d0fa      	beq.n	800d8a6 <_dtoa_r+0xb8e>
 800d8b0:	e6d7      	b.n	800d662 <_dtoa_r+0x94a>
 800d8b2:	9a01      	ldr	r2, [sp, #4]
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d184      	bne.n	800d7c2 <_dtoa_r+0xaaa>
 800d8b8:	9b00      	ldr	r3, [sp, #0]
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	9300      	str	r3, [sp, #0]
 800d8be:	2331      	movs	r3, #49	; 0x31
 800d8c0:	7013      	strb	r3, [r2, #0]
 800d8c2:	e6ce      	b.n	800d662 <_dtoa_r+0x94a>
 800d8c4:	4b09      	ldr	r3, [pc, #36]	; (800d8ec <_dtoa_r+0xbd4>)
 800d8c6:	f7ff ba95 	b.w	800cdf4 <_dtoa_r+0xdc>
 800d8ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	f47f aa6e 	bne.w	800cdae <_dtoa_r+0x96>
 800d8d2:	4b07      	ldr	r3, [pc, #28]	; (800d8f0 <_dtoa_r+0xbd8>)
 800d8d4:	f7ff ba8e 	b.w	800cdf4 <_dtoa_r+0xdc>
 800d8d8:	9b02      	ldr	r3, [sp, #8]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	dcae      	bgt.n	800d83c <_dtoa_r+0xb24>
 800d8de:	9b06      	ldr	r3, [sp, #24]
 800d8e0:	2b02      	cmp	r3, #2
 800d8e2:	f73f aea8 	bgt.w	800d636 <_dtoa_r+0x91e>
 800d8e6:	e7a9      	b.n	800d83c <_dtoa_r+0xb24>
 800d8e8:	0800ecfb 	.word	0x0800ecfb
 800d8ec:	0800ec58 	.word	0x0800ec58
 800d8f0:	0800ec7c 	.word	0x0800ec7c

0800d8f4 <__sflush_r>:
 800d8f4:	898a      	ldrh	r2, [r1, #12]
 800d8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8fa:	4605      	mov	r5, r0
 800d8fc:	0710      	lsls	r0, r2, #28
 800d8fe:	460c      	mov	r4, r1
 800d900:	d458      	bmi.n	800d9b4 <__sflush_r+0xc0>
 800d902:	684b      	ldr	r3, [r1, #4]
 800d904:	2b00      	cmp	r3, #0
 800d906:	dc05      	bgt.n	800d914 <__sflush_r+0x20>
 800d908:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	dc02      	bgt.n	800d914 <__sflush_r+0x20>
 800d90e:	2000      	movs	r0, #0
 800d910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d916:	2e00      	cmp	r6, #0
 800d918:	d0f9      	beq.n	800d90e <__sflush_r+0x1a>
 800d91a:	2300      	movs	r3, #0
 800d91c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d920:	682f      	ldr	r7, [r5, #0]
 800d922:	602b      	str	r3, [r5, #0]
 800d924:	d032      	beq.n	800d98c <__sflush_r+0x98>
 800d926:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	075a      	lsls	r2, r3, #29
 800d92c:	d505      	bpl.n	800d93a <__sflush_r+0x46>
 800d92e:	6863      	ldr	r3, [r4, #4]
 800d930:	1ac0      	subs	r0, r0, r3
 800d932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d934:	b10b      	cbz	r3, 800d93a <__sflush_r+0x46>
 800d936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d938:	1ac0      	subs	r0, r0, r3
 800d93a:	2300      	movs	r3, #0
 800d93c:	4602      	mov	r2, r0
 800d93e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d940:	6a21      	ldr	r1, [r4, #32]
 800d942:	4628      	mov	r0, r5
 800d944:	47b0      	blx	r6
 800d946:	1c43      	adds	r3, r0, #1
 800d948:	89a3      	ldrh	r3, [r4, #12]
 800d94a:	d106      	bne.n	800d95a <__sflush_r+0x66>
 800d94c:	6829      	ldr	r1, [r5, #0]
 800d94e:	291d      	cmp	r1, #29
 800d950:	d82c      	bhi.n	800d9ac <__sflush_r+0xb8>
 800d952:	4a2a      	ldr	r2, [pc, #168]	; (800d9fc <__sflush_r+0x108>)
 800d954:	40ca      	lsrs	r2, r1
 800d956:	07d6      	lsls	r6, r2, #31
 800d958:	d528      	bpl.n	800d9ac <__sflush_r+0xb8>
 800d95a:	2200      	movs	r2, #0
 800d95c:	6062      	str	r2, [r4, #4]
 800d95e:	04d9      	lsls	r1, r3, #19
 800d960:	6922      	ldr	r2, [r4, #16]
 800d962:	6022      	str	r2, [r4, #0]
 800d964:	d504      	bpl.n	800d970 <__sflush_r+0x7c>
 800d966:	1c42      	adds	r2, r0, #1
 800d968:	d101      	bne.n	800d96e <__sflush_r+0x7a>
 800d96a:	682b      	ldr	r3, [r5, #0]
 800d96c:	b903      	cbnz	r3, 800d970 <__sflush_r+0x7c>
 800d96e:	6560      	str	r0, [r4, #84]	; 0x54
 800d970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d972:	602f      	str	r7, [r5, #0]
 800d974:	2900      	cmp	r1, #0
 800d976:	d0ca      	beq.n	800d90e <__sflush_r+0x1a>
 800d978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d97c:	4299      	cmp	r1, r3
 800d97e:	d002      	beq.n	800d986 <__sflush_r+0x92>
 800d980:	4628      	mov	r0, r5
 800d982:	f7fe fa93 	bl	800beac <_free_r>
 800d986:	2000      	movs	r0, #0
 800d988:	6360      	str	r0, [r4, #52]	; 0x34
 800d98a:	e7c1      	b.n	800d910 <__sflush_r+0x1c>
 800d98c:	6a21      	ldr	r1, [r4, #32]
 800d98e:	2301      	movs	r3, #1
 800d990:	4628      	mov	r0, r5
 800d992:	47b0      	blx	r6
 800d994:	1c41      	adds	r1, r0, #1
 800d996:	d1c7      	bne.n	800d928 <__sflush_r+0x34>
 800d998:	682b      	ldr	r3, [r5, #0]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d0c4      	beq.n	800d928 <__sflush_r+0x34>
 800d99e:	2b1d      	cmp	r3, #29
 800d9a0:	d001      	beq.n	800d9a6 <__sflush_r+0xb2>
 800d9a2:	2b16      	cmp	r3, #22
 800d9a4:	d101      	bne.n	800d9aa <__sflush_r+0xb6>
 800d9a6:	602f      	str	r7, [r5, #0]
 800d9a8:	e7b1      	b.n	800d90e <__sflush_r+0x1a>
 800d9aa:	89a3      	ldrh	r3, [r4, #12]
 800d9ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9b0:	81a3      	strh	r3, [r4, #12]
 800d9b2:	e7ad      	b.n	800d910 <__sflush_r+0x1c>
 800d9b4:	690f      	ldr	r7, [r1, #16]
 800d9b6:	2f00      	cmp	r7, #0
 800d9b8:	d0a9      	beq.n	800d90e <__sflush_r+0x1a>
 800d9ba:	0793      	lsls	r3, r2, #30
 800d9bc:	680e      	ldr	r6, [r1, #0]
 800d9be:	bf08      	it	eq
 800d9c0:	694b      	ldreq	r3, [r1, #20]
 800d9c2:	600f      	str	r7, [r1, #0]
 800d9c4:	bf18      	it	ne
 800d9c6:	2300      	movne	r3, #0
 800d9c8:	eba6 0807 	sub.w	r8, r6, r7
 800d9cc:	608b      	str	r3, [r1, #8]
 800d9ce:	f1b8 0f00 	cmp.w	r8, #0
 800d9d2:	dd9c      	ble.n	800d90e <__sflush_r+0x1a>
 800d9d4:	6a21      	ldr	r1, [r4, #32]
 800d9d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d9d8:	4643      	mov	r3, r8
 800d9da:	463a      	mov	r2, r7
 800d9dc:	4628      	mov	r0, r5
 800d9de:	47b0      	blx	r6
 800d9e0:	2800      	cmp	r0, #0
 800d9e2:	dc06      	bgt.n	800d9f2 <__sflush_r+0xfe>
 800d9e4:	89a3      	ldrh	r3, [r4, #12]
 800d9e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9ea:	81a3      	strh	r3, [r4, #12]
 800d9ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9f0:	e78e      	b.n	800d910 <__sflush_r+0x1c>
 800d9f2:	4407      	add	r7, r0
 800d9f4:	eba8 0800 	sub.w	r8, r8, r0
 800d9f8:	e7e9      	b.n	800d9ce <__sflush_r+0xda>
 800d9fa:	bf00      	nop
 800d9fc:	20400001 	.word	0x20400001

0800da00 <_fflush_r>:
 800da00:	b538      	push	{r3, r4, r5, lr}
 800da02:	690b      	ldr	r3, [r1, #16]
 800da04:	4605      	mov	r5, r0
 800da06:	460c      	mov	r4, r1
 800da08:	b913      	cbnz	r3, 800da10 <_fflush_r+0x10>
 800da0a:	2500      	movs	r5, #0
 800da0c:	4628      	mov	r0, r5
 800da0e:	bd38      	pop	{r3, r4, r5, pc}
 800da10:	b118      	cbz	r0, 800da1a <_fflush_r+0x1a>
 800da12:	6983      	ldr	r3, [r0, #24]
 800da14:	b90b      	cbnz	r3, 800da1a <_fflush_r+0x1a>
 800da16:	f000 f887 	bl	800db28 <__sinit>
 800da1a:	4b14      	ldr	r3, [pc, #80]	; (800da6c <_fflush_r+0x6c>)
 800da1c:	429c      	cmp	r4, r3
 800da1e:	d11b      	bne.n	800da58 <_fflush_r+0x58>
 800da20:	686c      	ldr	r4, [r5, #4]
 800da22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d0ef      	beq.n	800da0a <_fflush_r+0xa>
 800da2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da2c:	07d0      	lsls	r0, r2, #31
 800da2e:	d404      	bmi.n	800da3a <_fflush_r+0x3a>
 800da30:	0599      	lsls	r1, r3, #22
 800da32:	d402      	bmi.n	800da3a <_fflush_r+0x3a>
 800da34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da36:	f000 f91a 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800da3a:	4628      	mov	r0, r5
 800da3c:	4621      	mov	r1, r4
 800da3e:	f7ff ff59 	bl	800d8f4 <__sflush_r>
 800da42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da44:	07da      	lsls	r2, r3, #31
 800da46:	4605      	mov	r5, r0
 800da48:	d4e0      	bmi.n	800da0c <_fflush_r+0xc>
 800da4a:	89a3      	ldrh	r3, [r4, #12]
 800da4c:	059b      	lsls	r3, r3, #22
 800da4e:	d4dd      	bmi.n	800da0c <_fflush_r+0xc>
 800da50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da52:	f000 f90d 	bl	800dc70 <__retarget_lock_release_recursive>
 800da56:	e7d9      	b.n	800da0c <_fflush_r+0xc>
 800da58:	4b05      	ldr	r3, [pc, #20]	; (800da70 <_fflush_r+0x70>)
 800da5a:	429c      	cmp	r4, r3
 800da5c:	d101      	bne.n	800da62 <_fflush_r+0x62>
 800da5e:	68ac      	ldr	r4, [r5, #8]
 800da60:	e7df      	b.n	800da22 <_fflush_r+0x22>
 800da62:	4b04      	ldr	r3, [pc, #16]	; (800da74 <_fflush_r+0x74>)
 800da64:	429c      	cmp	r4, r3
 800da66:	bf08      	it	eq
 800da68:	68ec      	ldreq	r4, [r5, #12]
 800da6a:	e7da      	b.n	800da22 <_fflush_r+0x22>
 800da6c:	0800ed2c 	.word	0x0800ed2c
 800da70:	0800ed4c 	.word	0x0800ed4c
 800da74:	0800ed0c 	.word	0x0800ed0c

0800da78 <std>:
 800da78:	2300      	movs	r3, #0
 800da7a:	b510      	push	{r4, lr}
 800da7c:	4604      	mov	r4, r0
 800da7e:	e9c0 3300 	strd	r3, r3, [r0]
 800da82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da86:	6083      	str	r3, [r0, #8]
 800da88:	8181      	strh	r1, [r0, #12]
 800da8a:	6643      	str	r3, [r0, #100]	; 0x64
 800da8c:	81c2      	strh	r2, [r0, #14]
 800da8e:	6183      	str	r3, [r0, #24]
 800da90:	4619      	mov	r1, r3
 800da92:	2208      	movs	r2, #8
 800da94:	305c      	adds	r0, #92	; 0x5c
 800da96:	f7fe fa01 	bl	800be9c <memset>
 800da9a:	4b05      	ldr	r3, [pc, #20]	; (800dab0 <std+0x38>)
 800da9c:	6263      	str	r3, [r4, #36]	; 0x24
 800da9e:	4b05      	ldr	r3, [pc, #20]	; (800dab4 <std+0x3c>)
 800daa0:	62a3      	str	r3, [r4, #40]	; 0x28
 800daa2:	4b05      	ldr	r3, [pc, #20]	; (800dab8 <std+0x40>)
 800daa4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800daa6:	4b05      	ldr	r3, [pc, #20]	; (800dabc <std+0x44>)
 800daa8:	6224      	str	r4, [r4, #32]
 800daaa:	6323      	str	r3, [r4, #48]	; 0x30
 800daac:	bd10      	pop	{r4, pc}
 800daae:	bf00      	nop
 800dab0:	0800e759 	.word	0x0800e759
 800dab4:	0800e77b 	.word	0x0800e77b
 800dab8:	0800e7b3 	.word	0x0800e7b3
 800dabc:	0800e7d7 	.word	0x0800e7d7

0800dac0 <_cleanup_r>:
 800dac0:	4901      	ldr	r1, [pc, #4]	; (800dac8 <_cleanup_r+0x8>)
 800dac2:	f000 b8af 	b.w	800dc24 <_fwalk_reent>
 800dac6:	bf00      	nop
 800dac8:	0800da01 	.word	0x0800da01

0800dacc <__sfmoreglue>:
 800dacc:	b570      	push	{r4, r5, r6, lr}
 800dace:	2268      	movs	r2, #104	; 0x68
 800dad0:	1e4d      	subs	r5, r1, #1
 800dad2:	4355      	muls	r5, r2
 800dad4:	460e      	mov	r6, r1
 800dad6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dada:	f7fe fa53 	bl	800bf84 <_malloc_r>
 800dade:	4604      	mov	r4, r0
 800dae0:	b140      	cbz	r0, 800daf4 <__sfmoreglue+0x28>
 800dae2:	2100      	movs	r1, #0
 800dae4:	e9c0 1600 	strd	r1, r6, [r0]
 800dae8:	300c      	adds	r0, #12
 800daea:	60a0      	str	r0, [r4, #8]
 800daec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800daf0:	f7fe f9d4 	bl	800be9c <memset>
 800daf4:	4620      	mov	r0, r4
 800daf6:	bd70      	pop	{r4, r5, r6, pc}

0800daf8 <__sfp_lock_acquire>:
 800daf8:	4801      	ldr	r0, [pc, #4]	; (800db00 <__sfp_lock_acquire+0x8>)
 800dafa:	f000 b8b8 	b.w	800dc6e <__retarget_lock_acquire_recursive>
 800dafe:	bf00      	nop
 800db00:	2000086d 	.word	0x2000086d

0800db04 <__sfp_lock_release>:
 800db04:	4801      	ldr	r0, [pc, #4]	; (800db0c <__sfp_lock_release+0x8>)
 800db06:	f000 b8b3 	b.w	800dc70 <__retarget_lock_release_recursive>
 800db0a:	bf00      	nop
 800db0c:	2000086d 	.word	0x2000086d

0800db10 <__sinit_lock_acquire>:
 800db10:	4801      	ldr	r0, [pc, #4]	; (800db18 <__sinit_lock_acquire+0x8>)
 800db12:	f000 b8ac 	b.w	800dc6e <__retarget_lock_acquire_recursive>
 800db16:	bf00      	nop
 800db18:	2000086e 	.word	0x2000086e

0800db1c <__sinit_lock_release>:
 800db1c:	4801      	ldr	r0, [pc, #4]	; (800db24 <__sinit_lock_release+0x8>)
 800db1e:	f000 b8a7 	b.w	800dc70 <__retarget_lock_release_recursive>
 800db22:	bf00      	nop
 800db24:	2000086e 	.word	0x2000086e

0800db28 <__sinit>:
 800db28:	b510      	push	{r4, lr}
 800db2a:	4604      	mov	r4, r0
 800db2c:	f7ff fff0 	bl	800db10 <__sinit_lock_acquire>
 800db30:	69a3      	ldr	r3, [r4, #24]
 800db32:	b11b      	cbz	r3, 800db3c <__sinit+0x14>
 800db34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db38:	f7ff bff0 	b.w	800db1c <__sinit_lock_release>
 800db3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800db40:	6523      	str	r3, [r4, #80]	; 0x50
 800db42:	4b13      	ldr	r3, [pc, #76]	; (800db90 <__sinit+0x68>)
 800db44:	4a13      	ldr	r2, [pc, #76]	; (800db94 <__sinit+0x6c>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	62a2      	str	r2, [r4, #40]	; 0x28
 800db4a:	42a3      	cmp	r3, r4
 800db4c:	bf04      	itt	eq
 800db4e:	2301      	moveq	r3, #1
 800db50:	61a3      	streq	r3, [r4, #24]
 800db52:	4620      	mov	r0, r4
 800db54:	f000 f820 	bl	800db98 <__sfp>
 800db58:	6060      	str	r0, [r4, #4]
 800db5a:	4620      	mov	r0, r4
 800db5c:	f000 f81c 	bl	800db98 <__sfp>
 800db60:	60a0      	str	r0, [r4, #8]
 800db62:	4620      	mov	r0, r4
 800db64:	f000 f818 	bl	800db98 <__sfp>
 800db68:	2200      	movs	r2, #0
 800db6a:	60e0      	str	r0, [r4, #12]
 800db6c:	2104      	movs	r1, #4
 800db6e:	6860      	ldr	r0, [r4, #4]
 800db70:	f7ff ff82 	bl	800da78 <std>
 800db74:	68a0      	ldr	r0, [r4, #8]
 800db76:	2201      	movs	r2, #1
 800db78:	2109      	movs	r1, #9
 800db7a:	f7ff ff7d 	bl	800da78 <std>
 800db7e:	68e0      	ldr	r0, [r4, #12]
 800db80:	2202      	movs	r2, #2
 800db82:	2112      	movs	r1, #18
 800db84:	f7ff ff78 	bl	800da78 <std>
 800db88:	2301      	movs	r3, #1
 800db8a:	61a3      	str	r3, [r4, #24]
 800db8c:	e7d2      	b.n	800db34 <__sinit+0xc>
 800db8e:	bf00      	nop
 800db90:	0800ec44 	.word	0x0800ec44
 800db94:	0800dac1 	.word	0x0800dac1

0800db98 <__sfp>:
 800db98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db9a:	4607      	mov	r7, r0
 800db9c:	f7ff ffac 	bl	800daf8 <__sfp_lock_acquire>
 800dba0:	4b1e      	ldr	r3, [pc, #120]	; (800dc1c <__sfp+0x84>)
 800dba2:	681e      	ldr	r6, [r3, #0]
 800dba4:	69b3      	ldr	r3, [r6, #24]
 800dba6:	b913      	cbnz	r3, 800dbae <__sfp+0x16>
 800dba8:	4630      	mov	r0, r6
 800dbaa:	f7ff ffbd 	bl	800db28 <__sinit>
 800dbae:	3648      	adds	r6, #72	; 0x48
 800dbb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dbb4:	3b01      	subs	r3, #1
 800dbb6:	d503      	bpl.n	800dbc0 <__sfp+0x28>
 800dbb8:	6833      	ldr	r3, [r6, #0]
 800dbba:	b30b      	cbz	r3, 800dc00 <__sfp+0x68>
 800dbbc:	6836      	ldr	r6, [r6, #0]
 800dbbe:	e7f7      	b.n	800dbb0 <__sfp+0x18>
 800dbc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dbc4:	b9d5      	cbnz	r5, 800dbfc <__sfp+0x64>
 800dbc6:	4b16      	ldr	r3, [pc, #88]	; (800dc20 <__sfp+0x88>)
 800dbc8:	60e3      	str	r3, [r4, #12]
 800dbca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dbce:	6665      	str	r5, [r4, #100]	; 0x64
 800dbd0:	f000 f84c 	bl	800dc6c <__retarget_lock_init_recursive>
 800dbd4:	f7ff ff96 	bl	800db04 <__sfp_lock_release>
 800dbd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dbdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dbe0:	6025      	str	r5, [r4, #0]
 800dbe2:	61a5      	str	r5, [r4, #24]
 800dbe4:	2208      	movs	r2, #8
 800dbe6:	4629      	mov	r1, r5
 800dbe8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dbec:	f7fe f956 	bl	800be9c <memset>
 800dbf0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dbf4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dbf8:	4620      	mov	r0, r4
 800dbfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbfc:	3468      	adds	r4, #104	; 0x68
 800dbfe:	e7d9      	b.n	800dbb4 <__sfp+0x1c>
 800dc00:	2104      	movs	r1, #4
 800dc02:	4638      	mov	r0, r7
 800dc04:	f7ff ff62 	bl	800dacc <__sfmoreglue>
 800dc08:	4604      	mov	r4, r0
 800dc0a:	6030      	str	r0, [r6, #0]
 800dc0c:	2800      	cmp	r0, #0
 800dc0e:	d1d5      	bne.n	800dbbc <__sfp+0x24>
 800dc10:	f7ff ff78 	bl	800db04 <__sfp_lock_release>
 800dc14:	230c      	movs	r3, #12
 800dc16:	603b      	str	r3, [r7, #0]
 800dc18:	e7ee      	b.n	800dbf8 <__sfp+0x60>
 800dc1a:	bf00      	nop
 800dc1c:	0800ec44 	.word	0x0800ec44
 800dc20:	ffff0001 	.word	0xffff0001

0800dc24 <_fwalk_reent>:
 800dc24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc28:	4606      	mov	r6, r0
 800dc2a:	4688      	mov	r8, r1
 800dc2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dc30:	2700      	movs	r7, #0
 800dc32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dc36:	f1b9 0901 	subs.w	r9, r9, #1
 800dc3a:	d505      	bpl.n	800dc48 <_fwalk_reent+0x24>
 800dc3c:	6824      	ldr	r4, [r4, #0]
 800dc3e:	2c00      	cmp	r4, #0
 800dc40:	d1f7      	bne.n	800dc32 <_fwalk_reent+0xe>
 800dc42:	4638      	mov	r0, r7
 800dc44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc48:	89ab      	ldrh	r3, [r5, #12]
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d907      	bls.n	800dc5e <_fwalk_reent+0x3a>
 800dc4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dc52:	3301      	adds	r3, #1
 800dc54:	d003      	beq.n	800dc5e <_fwalk_reent+0x3a>
 800dc56:	4629      	mov	r1, r5
 800dc58:	4630      	mov	r0, r6
 800dc5a:	47c0      	blx	r8
 800dc5c:	4307      	orrs	r7, r0
 800dc5e:	3568      	adds	r5, #104	; 0x68
 800dc60:	e7e9      	b.n	800dc36 <_fwalk_reent+0x12>
	...

0800dc64 <_localeconv_r>:
 800dc64:	4800      	ldr	r0, [pc, #0]	; (800dc68 <_localeconv_r+0x4>)
 800dc66:	4770      	bx	lr
 800dc68:	20000174 	.word	0x20000174

0800dc6c <__retarget_lock_init_recursive>:
 800dc6c:	4770      	bx	lr

0800dc6e <__retarget_lock_acquire_recursive>:
 800dc6e:	4770      	bx	lr

0800dc70 <__retarget_lock_release_recursive>:
 800dc70:	4770      	bx	lr

0800dc72 <__swhatbuf_r>:
 800dc72:	b570      	push	{r4, r5, r6, lr}
 800dc74:	460e      	mov	r6, r1
 800dc76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc7a:	2900      	cmp	r1, #0
 800dc7c:	b096      	sub	sp, #88	; 0x58
 800dc7e:	4614      	mov	r4, r2
 800dc80:	461d      	mov	r5, r3
 800dc82:	da08      	bge.n	800dc96 <__swhatbuf_r+0x24>
 800dc84:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	602a      	str	r2, [r5, #0]
 800dc8c:	061a      	lsls	r2, r3, #24
 800dc8e:	d410      	bmi.n	800dcb2 <__swhatbuf_r+0x40>
 800dc90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc94:	e00e      	b.n	800dcb4 <__swhatbuf_r+0x42>
 800dc96:	466a      	mov	r2, sp
 800dc98:	f000 fdf4 	bl	800e884 <_fstat_r>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	dbf1      	blt.n	800dc84 <__swhatbuf_r+0x12>
 800dca0:	9a01      	ldr	r2, [sp, #4]
 800dca2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dca6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dcaa:	425a      	negs	r2, r3
 800dcac:	415a      	adcs	r2, r3
 800dcae:	602a      	str	r2, [r5, #0]
 800dcb0:	e7ee      	b.n	800dc90 <__swhatbuf_r+0x1e>
 800dcb2:	2340      	movs	r3, #64	; 0x40
 800dcb4:	2000      	movs	r0, #0
 800dcb6:	6023      	str	r3, [r4, #0]
 800dcb8:	b016      	add	sp, #88	; 0x58
 800dcba:	bd70      	pop	{r4, r5, r6, pc}

0800dcbc <__smakebuf_r>:
 800dcbc:	898b      	ldrh	r3, [r1, #12]
 800dcbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dcc0:	079d      	lsls	r5, r3, #30
 800dcc2:	4606      	mov	r6, r0
 800dcc4:	460c      	mov	r4, r1
 800dcc6:	d507      	bpl.n	800dcd8 <__smakebuf_r+0x1c>
 800dcc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dccc:	6023      	str	r3, [r4, #0]
 800dcce:	6123      	str	r3, [r4, #16]
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	6163      	str	r3, [r4, #20]
 800dcd4:	b002      	add	sp, #8
 800dcd6:	bd70      	pop	{r4, r5, r6, pc}
 800dcd8:	ab01      	add	r3, sp, #4
 800dcda:	466a      	mov	r2, sp
 800dcdc:	f7ff ffc9 	bl	800dc72 <__swhatbuf_r>
 800dce0:	9900      	ldr	r1, [sp, #0]
 800dce2:	4605      	mov	r5, r0
 800dce4:	4630      	mov	r0, r6
 800dce6:	f7fe f94d 	bl	800bf84 <_malloc_r>
 800dcea:	b948      	cbnz	r0, 800dd00 <__smakebuf_r+0x44>
 800dcec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcf0:	059a      	lsls	r2, r3, #22
 800dcf2:	d4ef      	bmi.n	800dcd4 <__smakebuf_r+0x18>
 800dcf4:	f023 0303 	bic.w	r3, r3, #3
 800dcf8:	f043 0302 	orr.w	r3, r3, #2
 800dcfc:	81a3      	strh	r3, [r4, #12]
 800dcfe:	e7e3      	b.n	800dcc8 <__smakebuf_r+0xc>
 800dd00:	4b0d      	ldr	r3, [pc, #52]	; (800dd38 <__smakebuf_r+0x7c>)
 800dd02:	62b3      	str	r3, [r6, #40]	; 0x28
 800dd04:	89a3      	ldrh	r3, [r4, #12]
 800dd06:	6020      	str	r0, [r4, #0]
 800dd08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd0c:	81a3      	strh	r3, [r4, #12]
 800dd0e:	9b00      	ldr	r3, [sp, #0]
 800dd10:	6163      	str	r3, [r4, #20]
 800dd12:	9b01      	ldr	r3, [sp, #4]
 800dd14:	6120      	str	r0, [r4, #16]
 800dd16:	b15b      	cbz	r3, 800dd30 <__smakebuf_r+0x74>
 800dd18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd1c:	4630      	mov	r0, r6
 800dd1e:	f000 fdc3 	bl	800e8a8 <_isatty_r>
 800dd22:	b128      	cbz	r0, 800dd30 <__smakebuf_r+0x74>
 800dd24:	89a3      	ldrh	r3, [r4, #12]
 800dd26:	f023 0303 	bic.w	r3, r3, #3
 800dd2a:	f043 0301 	orr.w	r3, r3, #1
 800dd2e:	81a3      	strh	r3, [r4, #12]
 800dd30:	89a0      	ldrh	r0, [r4, #12]
 800dd32:	4305      	orrs	r5, r0
 800dd34:	81a5      	strh	r5, [r4, #12]
 800dd36:	e7cd      	b.n	800dcd4 <__smakebuf_r+0x18>
 800dd38:	0800dac1 	.word	0x0800dac1

0800dd3c <memcpy>:
 800dd3c:	440a      	add	r2, r1
 800dd3e:	4291      	cmp	r1, r2
 800dd40:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800dd44:	d100      	bne.n	800dd48 <memcpy+0xc>
 800dd46:	4770      	bx	lr
 800dd48:	b510      	push	{r4, lr}
 800dd4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd52:	4291      	cmp	r1, r2
 800dd54:	d1f9      	bne.n	800dd4a <memcpy+0xe>
 800dd56:	bd10      	pop	{r4, pc}

0800dd58 <__malloc_lock>:
 800dd58:	4801      	ldr	r0, [pc, #4]	; (800dd60 <__malloc_lock+0x8>)
 800dd5a:	f7ff bf88 	b.w	800dc6e <__retarget_lock_acquire_recursive>
 800dd5e:	bf00      	nop
 800dd60:	2000086c 	.word	0x2000086c

0800dd64 <__malloc_unlock>:
 800dd64:	4801      	ldr	r0, [pc, #4]	; (800dd6c <__malloc_unlock+0x8>)
 800dd66:	f7ff bf83 	b.w	800dc70 <__retarget_lock_release_recursive>
 800dd6a:	bf00      	nop
 800dd6c:	2000086c 	.word	0x2000086c

0800dd70 <_Balloc>:
 800dd70:	b570      	push	{r4, r5, r6, lr}
 800dd72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd74:	4604      	mov	r4, r0
 800dd76:	460d      	mov	r5, r1
 800dd78:	b976      	cbnz	r6, 800dd98 <_Balloc+0x28>
 800dd7a:	2010      	movs	r0, #16
 800dd7c:	f7fe f886 	bl	800be8c <malloc>
 800dd80:	4602      	mov	r2, r0
 800dd82:	6260      	str	r0, [r4, #36]	; 0x24
 800dd84:	b920      	cbnz	r0, 800dd90 <_Balloc+0x20>
 800dd86:	4b18      	ldr	r3, [pc, #96]	; (800dde8 <_Balloc+0x78>)
 800dd88:	4818      	ldr	r0, [pc, #96]	; (800ddec <_Balloc+0x7c>)
 800dd8a:	2166      	movs	r1, #102	; 0x66
 800dd8c:	f000 fd3a 	bl	800e804 <__assert_func>
 800dd90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd94:	6006      	str	r6, [r0, #0]
 800dd96:	60c6      	str	r6, [r0, #12]
 800dd98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dd9a:	68f3      	ldr	r3, [r6, #12]
 800dd9c:	b183      	cbz	r3, 800ddc0 <_Balloc+0x50>
 800dd9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dda0:	68db      	ldr	r3, [r3, #12]
 800dda2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dda6:	b9b8      	cbnz	r0, 800ddd8 <_Balloc+0x68>
 800dda8:	2101      	movs	r1, #1
 800ddaa:	fa01 f605 	lsl.w	r6, r1, r5
 800ddae:	1d72      	adds	r2, r6, #5
 800ddb0:	0092      	lsls	r2, r2, #2
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	f000 fb60 	bl	800e478 <_calloc_r>
 800ddb8:	b160      	cbz	r0, 800ddd4 <_Balloc+0x64>
 800ddba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ddbe:	e00e      	b.n	800ddde <_Balloc+0x6e>
 800ddc0:	2221      	movs	r2, #33	; 0x21
 800ddc2:	2104      	movs	r1, #4
 800ddc4:	4620      	mov	r0, r4
 800ddc6:	f000 fb57 	bl	800e478 <_calloc_r>
 800ddca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddcc:	60f0      	str	r0, [r6, #12]
 800ddce:	68db      	ldr	r3, [r3, #12]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d1e4      	bne.n	800dd9e <_Balloc+0x2e>
 800ddd4:	2000      	movs	r0, #0
 800ddd6:	bd70      	pop	{r4, r5, r6, pc}
 800ddd8:	6802      	ldr	r2, [r0, #0]
 800ddda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ddde:	2300      	movs	r3, #0
 800dde0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dde4:	e7f7      	b.n	800ddd6 <_Balloc+0x66>
 800dde6:	bf00      	nop
 800dde8:	0800ec89 	.word	0x0800ec89
 800ddec:	0800ed6c 	.word	0x0800ed6c

0800ddf0 <_Bfree>:
 800ddf0:	b570      	push	{r4, r5, r6, lr}
 800ddf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ddf4:	4605      	mov	r5, r0
 800ddf6:	460c      	mov	r4, r1
 800ddf8:	b976      	cbnz	r6, 800de18 <_Bfree+0x28>
 800ddfa:	2010      	movs	r0, #16
 800ddfc:	f7fe f846 	bl	800be8c <malloc>
 800de00:	4602      	mov	r2, r0
 800de02:	6268      	str	r0, [r5, #36]	; 0x24
 800de04:	b920      	cbnz	r0, 800de10 <_Bfree+0x20>
 800de06:	4b09      	ldr	r3, [pc, #36]	; (800de2c <_Bfree+0x3c>)
 800de08:	4809      	ldr	r0, [pc, #36]	; (800de30 <_Bfree+0x40>)
 800de0a:	218a      	movs	r1, #138	; 0x8a
 800de0c:	f000 fcfa 	bl	800e804 <__assert_func>
 800de10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de14:	6006      	str	r6, [r0, #0]
 800de16:	60c6      	str	r6, [r0, #12]
 800de18:	b13c      	cbz	r4, 800de2a <_Bfree+0x3a>
 800de1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800de1c:	6862      	ldr	r2, [r4, #4]
 800de1e:	68db      	ldr	r3, [r3, #12]
 800de20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de24:	6021      	str	r1, [r4, #0]
 800de26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800de2a:	bd70      	pop	{r4, r5, r6, pc}
 800de2c:	0800ec89 	.word	0x0800ec89
 800de30:	0800ed6c 	.word	0x0800ed6c

0800de34 <__multadd>:
 800de34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de38:	690d      	ldr	r5, [r1, #16]
 800de3a:	4607      	mov	r7, r0
 800de3c:	460c      	mov	r4, r1
 800de3e:	461e      	mov	r6, r3
 800de40:	f101 0c14 	add.w	ip, r1, #20
 800de44:	2000      	movs	r0, #0
 800de46:	f8dc 3000 	ldr.w	r3, [ip]
 800de4a:	b299      	uxth	r1, r3
 800de4c:	fb02 6101 	mla	r1, r2, r1, r6
 800de50:	0c1e      	lsrs	r6, r3, #16
 800de52:	0c0b      	lsrs	r3, r1, #16
 800de54:	fb02 3306 	mla	r3, r2, r6, r3
 800de58:	b289      	uxth	r1, r1
 800de5a:	3001      	adds	r0, #1
 800de5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800de60:	4285      	cmp	r5, r0
 800de62:	f84c 1b04 	str.w	r1, [ip], #4
 800de66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800de6a:	dcec      	bgt.n	800de46 <__multadd+0x12>
 800de6c:	b30e      	cbz	r6, 800deb2 <__multadd+0x7e>
 800de6e:	68a3      	ldr	r3, [r4, #8]
 800de70:	42ab      	cmp	r3, r5
 800de72:	dc19      	bgt.n	800dea8 <__multadd+0x74>
 800de74:	6861      	ldr	r1, [r4, #4]
 800de76:	4638      	mov	r0, r7
 800de78:	3101      	adds	r1, #1
 800de7a:	f7ff ff79 	bl	800dd70 <_Balloc>
 800de7e:	4680      	mov	r8, r0
 800de80:	b928      	cbnz	r0, 800de8e <__multadd+0x5a>
 800de82:	4602      	mov	r2, r0
 800de84:	4b0c      	ldr	r3, [pc, #48]	; (800deb8 <__multadd+0x84>)
 800de86:	480d      	ldr	r0, [pc, #52]	; (800debc <__multadd+0x88>)
 800de88:	21b5      	movs	r1, #181	; 0xb5
 800de8a:	f000 fcbb 	bl	800e804 <__assert_func>
 800de8e:	6922      	ldr	r2, [r4, #16]
 800de90:	3202      	adds	r2, #2
 800de92:	f104 010c 	add.w	r1, r4, #12
 800de96:	0092      	lsls	r2, r2, #2
 800de98:	300c      	adds	r0, #12
 800de9a:	f7ff ff4f 	bl	800dd3c <memcpy>
 800de9e:	4621      	mov	r1, r4
 800dea0:	4638      	mov	r0, r7
 800dea2:	f7ff ffa5 	bl	800ddf0 <_Bfree>
 800dea6:	4644      	mov	r4, r8
 800dea8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800deac:	3501      	adds	r5, #1
 800deae:	615e      	str	r6, [r3, #20]
 800deb0:	6125      	str	r5, [r4, #16]
 800deb2:	4620      	mov	r0, r4
 800deb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800deb8:	0800ecfb 	.word	0x0800ecfb
 800debc:	0800ed6c 	.word	0x0800ed6c

0800dec0 <__hi0bits>:
 800dec0:	0c03      	lsrs	r3, r0, #16
 800dec2:	041b      	lsls	r3, r3, #16
 800dec4:	b9d3      	cbnz	r3, 800defc <__hi0bits+0x3c>
 800dec6:	0400      	lsls	r0, r0, #16
 800dec8:	2310      	movs	r3, #16
 800deca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dece:	bf04      	itt	eq
 800ded0:	0200      	lsleq	r0, r0, #8
 800ded2:	3308      	addeq	r3, #8
 800ded4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ded8:	bf04      	itt	eq
 800deda:	0100      	lsleq	r0, r0, #4
 800dedc:	3304      	addeq	r3, #4
 800dede:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dee2:	bf04      	itt	eq
 800dee4:	0080      	lsleq	r0, r0, #2
 800dee6:	3302      	addeq	r3, #2
 800dee8:	2800      	cmp	r0, #0
 800deea:	db05      	blt.n	800def8 <__hi0bits+0x38>
 800deec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800def0:	f103 0301 	add.w	r3, r3, #1
 800def4:	bf08      	it	eq
 800def6:	2320      	moveq	r3, #32
 800def8:	4618      	mov	r0, r3
 800defa:	4770      	bx	lr
 800defc:	2300      	movs	r3, #0
 800defe:	e7e4      	b.n	800deca <__hi0bits+0xa>

0800df00 <__lo0bits>:
 800df00:	6803      	ldr	r3, [r0, #0]
 800df02:	f013 0207 	ands.w	r2, r3, #7
 800df06:	4601      	mov	r1, r0
 800df08:	d00b      	beq.n	800df22 <__lo0bits+0x22>
 800df0a:	07da      	lsls	r2, r3, #31
 800df0c:	d423      	bmi.n	800df56 <__lo0bits+0x56>
 800df0e:	0798      	lsls	r0, r3, #30
 800df10:	bf49      	itett	mi
 800df12:	085b      	lsrmi	r3, r3, #1
 800df14:	089b      	lsrpl	r3, r3, #2
 800df16:	2001      	movmi	r0, #1
 800df18:	600b      	strmi	r3, [r1, #0]
 800df1a:	bf5c      	itt	pl
 800df1c:	600b      	strpl	r3, [r1, #0]
 800df1e:	2002      	movpl	r0, #2
 800df20:	4770      	bx	lr
 800df22:	b298      	uxth	r0, r3
 800df24:	b9a8      	cbnz	r0, 800df52 <__lo0bits+0x52>
 800df26:	0c1b      	lsrs	r3, r3, #16
 800df28:	2010      	movs	r0, #16
 800df2a:	b2da      	uxtb	r2, r3
 800df2c:	b90a      	cbnz	r2, 800df32 <__lo0bits+0x32>
 800df2e:	3008      	adds	r0, #8
 800df30:	0a1b      	lsrs	r3, r3, #8
 800df32:	071a      	lsls	r2, r3, #28
 800df34:	bf04      	itt	eq
 800df36:	091b      	lsreq	r3, r3, #4
 800df38:	3004      	addeq	r0, #4
 800df3a:	079a      	lsls	r2, r3, #30
 800df3c:	bf04      	itt	eq
 800df3e:	089b      	lsreq	r3, r3, #2
 800df40:	3002      	addeq	r0, #2
 800df42:	07da      	lsls	r2, r3, #31
 800df44:	d403      	bmi.n	800df4e <__lo0bits+0x4e>
 800df46:	085b      	lsrs	r3, r3, #1
 800df48:	f100 0001 	add.w	r0, r0, #1
 800df4c:	d005      	beq.n	800df5a <__lo0bits+0x5a>
 800df4e:	600b      	str	r3, [r1, #0]
 800df50:	4770      	bx	lr
 800df52:	4610      	mov	r0, r2
 800df54:	e7e9      	b.n	800df2a <__lo0bits+0x2a>
 800df56:	2000      	movs	r0, #0
 800df58:	4770      	bx	lr
 800df5a:	2020      	movs	r0, #32
 800df5c:	4770      	bx	lr
	...

0800df60 <__i2b>:
 800df60:	b510      	push	{r4, lr}
 800df62:	460c      	mov	r4, r1
 800df64:	2101      	movs	r1, #1
 800df66:	f7ff ff03 	bl	800dd70 <_Balloc>
 800df6a:	4602      	mov	r2, r0
 800df6c:	b928      	cbnz	r0, 800df7a <__i2b+0x1a>
 800df6e:	4b05      	ldr	r3, [pc, #20]	; (800df84 <__i2b+0x24>)
 800df70:	4805      	ldr	r0, [pc, #20]	; (800df88 <__i2b+0x28>)
 800df72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800df76:	f000 fc45 	bl	800e804 <__assert_func>
 800df7a:	2301      	movs	r3, #1
 800df7c:	6144      	str	r4, [r0, #20]
 800df7e:	6103      	str	r3, [r0, #16]
 800df80:	bd10      	pop	{r4, pc}
 800df82:	bf00      	nop
 800df84:	0800ecfb 	.word	0x0800ecfb
 800df88:	0800ed6c 	.word	0x0800ed6c

0800df8c <__multiply>:
 800df8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df90:	4691      	mov	r9, r2
 800df92:	690a      	ldr	r2, [r1, #16]
 800df94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800df98:	429a      	cmp	r2, r3
 800df9a:	bfb8      	it	lt
 800df9c:	460b      	movlt	r3, r1
 800df9e:	460c      	mov	r4, r1
 800dfa0:	bfbc      	itt	lt
 800dfa2:	464c      	movlt	r4, r9
 800dfa4:	4699      	movlt	r9, r3
 800dfa6:	6927      	ldr	r7, [r4, #16]
 800dfa8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dfac:	68a3      	ldr	r3, [r4, #8]
 800dfae:	6861      	ldr	r1, [r4, #4]
 800dfb0:	eb07 060a 	add.w	r6, r7, sl
 800dfb4:	42b3      	cmp	r3, r6
 800dfb6:	b085      	sub	sp, #20
 800dfb8:	bfb8      	it	lt
 800dfba:	3101      	addlt	r1, #1
 800dfbc:	f7ff fed8 	bl	800dd70 <_Balloc>
 800dfc0:	b930      	cbnz	r0, 800dfd0 <__multiply+0x44>
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	4b44      	ldr	r3, [pc, #272]	; (800e0d8 <__multiply+0x14c>)
 800dfc6:	4845      	ldr	r0, [pc, #276]	; (800e0dc <__multiply+0x150>)
 800dfc8:	f240 115d 	movw	r1, #349	; 0x15d
 800dfcc:	f000 fc1a 	bl	800e804 <__assert_func>
 800dfd0:	f100 0514 	add.w	r5, r0, #20
 800dfd4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dfd8:	462b      	mov	r3, r5
 800dfda:	2200      	movs	r2, #0
 800dfdc:	4543      	cmp	r3, r8
 800dfde:	d321      	bcc.n	800e024 <__multiply+0x98>
 800dfe0:	f104 0314 	add.w	r3, r4, #20
 800dfe4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dfe8:	f109 0314 	add.w	r3, r9, #20
 800dfec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dff0:	9202      	str	r2, [sp, #8]
 800dff2:	1b3a      	subs	r2, r7, r4
 800dff4:	3a15      	subs	r2, #21
 800dff6:	f022 0203 	bic.w	r2, r2, #3
 800dffa:	3204      	adds	r2, #4
 800dffc:	f104 0115 	add.w	r1, r4, #21
 800e000:	428f      	cmp	r7, r1
 800e002:	bf38      	it	cc
 800e004:	2204      	movcc	r2, #4
 800e006:	9201      	str	r2, [sp, #4]
 800e008:	9a02      	ldr	r2, [sp, #8]
 800e00a:	9303      	str	r3, [sp, #12]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d80c      	bhi.n	800e02a <__multiply+0x9e>
 800e010:	2e00      	cmp	r6, #0
 800e012:	dd03      	ble.n	800e01c <__multiply+0x90>
 800e014:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d05a      	beq.n	800e0d2 <__multiply+0x146>
 800e01c:	6106      	str	r6, [r0, #16]
 800e01e:	b005      	add	sp, #20
 800e020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e024:	f843 2b04 	str.w	r2, [r3], #4
 800e028:	e7d8      	b.n	800dfdc <__multiply+0x50>
 800e02a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e02e:	f1ba 0f00 	cmp.w	sl, #0
 800e032:	d024      	beq.n	800e07e <__multiply+0xf2>
 800e034:	f104 0e14 	add.w	lr, r4, #20
 800e038:	46a9      	mov	r9, r5
 800e03a:	f04f 0c00 	mov.w	ip, #0
 800e03e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e042:	f8d9 1000 	ldr.w	r1, [r9]
 800e046:	fa1f fb82 	uxth.w	fp, r2
 800e04a:	b289      	uxth	r1, r1
 800e04c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e050:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e054:	f8d9 2000 	ldr.w	r2, [r9]
 800e058:	4461      	add	r1, ip
 800e05a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e05e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e062:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e066:	b289      	uxth	r1, r1
 800e068:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e06c:	4577      	cmp	r7, lr
 800e06e:	f849 1b04 	str.w	r1, [r9], #4
 800e072:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e076:	d8e2      	bhi.n	800e03e <__multiply+0xb2>
 800e078:	9a01      	ldr	r2, [sp, #4]
 800e07a:	f845 c002 	str.w	ip, [r5, r2]
 800e07e:	9a03      	ldr	r2, [sp, #12]
 800e080:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e084:	3304      	adds	r3, #4
 800e086:	f1b9 0f00 	cmp.w	r9, #0
 800e08a:	d020      	beq.n	800e0ce <__multiply+0x142>
 800e08c:	6829      	ldr	r1, [r5, #0]
 800e08e:	f104 0c14 	add.w	ip, r4, #20
 800e092:	46ae      	mov	lr, r5
 800e094:	f04f 0a00 	mov.w	sl, #0
 800e098:	f8bc b000 	ldrh.w	fp, [ip]
 800e09c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e0a0:	fb09 220b 	mla	r2, r9, fp, r2
 800e0a4:	4492      	add	sl, r2
 800e0a6:	b289      	uxth	r1, r1
 800e0a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e0ac:	f84e 1b04 	str.w	r1, [lr], #4
 800e0b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e0b4:	f8be 1000 	ldrh.w	r1, [lr]
 800e0b8:	0c12      	lsrs	r2, r2, #16
 800e0ba:	fb09 1102 	mla	r1, r9, r2, r1
 800e0be:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e0c2:	4567      	cmp	r7, ip
 800e0c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e0c8:	d8e6      	bhi.n	800e098 <__multiply+0x10c>
 800e0ca:	9a01      	ldr	r2, [sp, #4]
 800e0cc:	50a9      	str	r1, [r5, r2]
 800e0ce:	3504      	adds	r5, #4
 800e0d0:	e79a      	b.n	800e008 <__multiply+0x7c>
 800e0d2:	3e01      	subs	r6, #1
 800e0d4:	e79c      	b.n	800e010 <__multiply+0x84>
 800e0d6:	bf00      	nop
 800e0d8:	0800ecfb 	.word	0x0800ecfb
 800e0dc:	0800ed6c 	.word	0x0800ed6c

0800e0e0 <__pow5mult>:
 800e0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0e4:	4615      	mov	r5, r2
 800e0e6:	f012 0203 	ands.w	r2, r2, #3
 800e0ea:	4606      	mov	r6, r0
 800e0ec:	460f      	mov	r7, r1
 800e0ee:	d007      	beq.n	800e100 <__pow5mult+0x20>
 800e0f0:	4c25      	ldr	r4, [pc, #148]	; (800e188 <__pow5mult+0xa8>)
 800e0f2:	3a01      	subs	r2, #1
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e0fa:	f7ff fe9b 	bl	800de34 <__multadd>
 800e0fe:	4607      	mov	r7, r0
 800e100:	10ad      	asrs	r5, r5, #2
 800e102:	d03d      	beq.n	800e180 <__pow5mult+0xa0>
 800e104:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e106:	b97c      	cbnz	r4, 800e128 <__pow5mult+0x48>
 800e108:	2010      	movs	r0, #16
 800e10a:	f7fd febf 	bl	800be8c <malloc>
 800e10e:	4602      	mov	r2, r0
 800e110:	6270      	str	r0, [r6, #36]	; 0x24
 800e112:	b928      	cbnz	r0, 800e120 <__pow5mult+0x40>
 800e114:	4b1d      	ldr	r3, [pc, #116]	; (800e18c <__pow5mult+0xac>)
 800e116:	481e      	ldr	r0, [pc, #120]	; (800e190 <__pow5mult+0xb0>)
 800e118:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e11c:	f000 fb72 	bl	800e804 <__assert_func>
 800e120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e124:	6004      	str	r4, [r0, #0]
 800e126:	60c4      	str	r4, [r0, #12]
 800e128:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e12c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e130:	b94c      	cbnz	r4, 800e146 <__pow5mult+0x66>
 800e132:	f240 2171 	movw	r1, #625	; 0x271
 800e136:	4630      	mov	r0, r6
 800e138:	f7ff ff12 	bl	800df60 <__i2b>
 800e13c:	2300      	movs	r3, #0
 800e13e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e142:	4604      	mov	r4, r0
 800e144:	6003      	str	r3, [r0, #0]
 800e146:	f04f 0900 	mov.w	r9, #0
 800e14a:	07eb      	lsls	r3, r5, #31
 800e14c:	d50a      	bpl.n	800e164 <__pow5mult+0x84>
 800e14e:	4639      	mov	r1, r7
 800e150:	4622      	mov	r2, r4
 800e152:	4630      	mov	r0, r6
 800e154:	f7ff ff1a 	bl	800df8c <__multiply>
 800e158:	4639      	mov	r1, r7
 800e15a:	4680      	mov	r8, r0
 800e15c:	4630      	mov	r0, r6
 800e15e:	f7ff fe47 	bl	800ddf0 <_Bfree>
 800e162:	4647      	mov	r7, r8
 800e164:	106d      	asrs	r5, r5, #1
 800e166:	d00b      	beq.n	800e180 <__pow5mult+0xa0>
 800e168:	6820      	ldr	r0, [r4, #0]
 800e16a:	b938      	cbnz	r0, 800e17c <__pow5mult+0x9c>
 800e16c:	4622      	mov	r2, r4
 800e16e:	4621      	mov	r1, r4
 800e170:	4630      	mov	r0, r6
 800e172:	f7ff ff0b 	bl	800df8c <__multiply>
 800e176:	6020      	str	r0, [r4, #0]
 800e178:	f8c0 9000 	str.w	r9, [r0]
 800e17c:	4604      	mov	r4, r0
 800e17e:	e7e4      	b.n	800e14a <__pow5mult+0x6a>
 800e180:	4638      	mov	r0, r7
 800e182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e186:	bf00      	nop
 800e188:	0800eeb8 	.word	0x0800eeb8
 800e18c:	0800ec89 	.word	0x0800ec89
 800e190:	0800ed6c 	.word	0x0800ed6c

0800e194 <__lshift>:
 800e194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e198:	460c      	mov	r4, r1
 800e19a:	6849      	ldr	r1, [r1, #4]
 800e19c:	6923      	ldr	r3, [r4, #16]
 800e19e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e1a2:	68a3      	ldr	r3, [r4, #8]
 800e1a4:	4607      	mov	r7, r0
 800e1a6:	4691      	mov	r9, r2
 800e1a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e1ac:	f108 0601 	add.w	r6, r8, #1
 800e1b0:	42b3      	cmp	r3, r6
 800e1b2:	db0b      	blt.n	800e1cc <__lshift+0x38>
 800e1b4:	4638      	mov	r0, r7
 800e1b6:	f7ff fddb 	bl	800dd70 <_Balloc>
 800e1ba:	4605      	mov	r5, r0
 800e1bc:	b948      	cbnz	r0, 800e1d2 <__lshift+0x3e>
 800e1be:	4602      	mov	r2, r0
 800e1c0:	4b2a      	ldr	r3, [pc, #168]	; (800e26c <__lshift+0xd8>)
 800e1c2:	482b      	ldr	r0, [pc, #172]	; (800e270 <__lshift+0xdc>)
 800e1c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e1c8:	f000 fb1c 	bl	800e804 <__assert_func>
 800e1cc:	3101      	adds	r1, #1
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	e7ee      	b.n	800e1b0 <__lshift+0x1c>
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	f100 0114 	add.w	r1, r0, #20
 800e1d8:	f100 0210 	add.w	r2, r0, #16
 800e1dc:	4618      	mov	r0, r3
 800e1de:	4553      	cmp	r3, sl
 800e1e0:	db37      	blt.n	800e252 <__lshift+0xbe>
 800e1e2:	6920      	ldr	r0, [r4, #16]
 800e1e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1e8:	f104 0314 	add.w	r3, r4, #20
 800e1ec:	f019 091f 	ands.w	r9, r9, #31
 800e1f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e1f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e1f8:	d02f      	beq.n	800e25a <__lshift+0xc6>
 800e1fa:	f1c9 0e20 	rsb	lr, r9, #32
 800e1fe:	468a      	mov	sl, r1
 800e200:	f04f 0c00 	mov.w	ip, #0
 800e204:	681a      	ldr	r2, [r3, #0]
 800e206:	fa02 f209 	lsl.w	r2, r2, r9
 800e20a:	ea42 020c 	orr.w	r2, r2, ip
 800e20e:	f84a 2b04 	str.w	r2, [sl], #4
 800e212:	f853 2b04 	ldr.w	r2, [r3], #4
 800e216:	4298      	cmp	r0, r3
 800e218:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e21c:	d8f2      	bhi.n	800e204 <__lshift+0x70>
 800e21e:	1b03      	subs	r3, r0, r4
 800e220:	3b15      	subs	r3, #21
 800e222:	f023 0303 	bic.w	r3, r3, #3
 800e226:	3304      	adds	r3, #4
 800e228:	f104 0215 	add.w	r2, r4, #21
 800e22c:	4290      	cmp	r0, r2
 800e22e:	bf38      	it	cc
 800e230:	2304      	movcc	r3, #4
 800e232:	f841 c003 	str.w	ip, [r1, r3]
 800e236:	f1bc 0f00 	cmp.w	ip, #0
 800e23a:	d001      	beq.n	800e240 <__lshift+0xac>
 800e23c:	f108 0602 	add.w	r6, r8, #2
 800e240:	3e01      	subs	r6, #1
 800e242:	4638      	mov	r0, r7
 800e244:	612e      	str	r6, [r5, #16]
 800e246:	4621      	mov	r1, r4
 800e248:	f7ff fdd2 	bl	800ddf0 <_Bfree>
 800e24c:	4628      	mov	r0, r5
 800e24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e252:	f842 0f04 	str.w	r0, [r2, #4]!
 800e256:	3301      	adds	r3, #1
 800e258:	e7c1      	b.n	800e1de <__lshift+0x4a>
 800e25a:	3904      	subs	r1, #4
 800e25c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e260:	f841 2f04 	str.w	r2, [r1, #4]!
 800e264:	4298      	cmp	r0, r3
 800e266:	d8f9      	bhi.n	800e25c <__lshift+0xc8>
 800e268:	e7ea      	b.n	800e240 <__lshift+0xac>
 800e26a:	bf00      	nop
 800e26c:	0800ecfb 	.word	0x0800ecfb
 800e270:	0800ed6c 	.word	0x0800ed6c

0800e274 <__mcmp>:
 800e274:	b530      	push	{r4, r5, lr}
 800e276:	6902      	ldr	r2, [r0, #16]
 800e278:	690c      	ldr	r4, [r1, #16]
 800e27a:	1b12      	subs	r2, r2, r4
 800e27c:	d10e      	bne.n	800e29c <__mcmp+0x28>
 800e27e:	f100 0314 	add.w	r3, r0, #20
 800e282:	3114      	adds	r1, #20
 800e284:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e288:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e28c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e290:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e294:	42a5      	cmp	r5, r4
 800e296:	d003      	beq.n	800e2a0 <__mcmp+0x2c>
 800e298:	d305      	bcc.n	800e2a6 <__mcmp+0x32>
 800e29a:	2201      	movs	r2, #1
 800e29c:	4610      	mov	r0, r2
 800e29e:	bd30      	pop	{r4, r5, pc}
 800e2a0:	4283      	cmp	r3, r0
 800e2a2:	d3f3      	bcc.n	800e28c <__mcmp+0x18>
 800e2a4:	e7fa      	b.n	800e29c <__mcmp+0x28>
 800e2a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2aa:	e7f7      	b.n	800e29c <__mcmp+0x28>

0800e2ac <__mdiff>:
 800e2ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b0:	460c      	mov	r4, r1
 800e2b2:	4606      	mov	r6, r0
 800e2b4:	4611      	mov	r1, r2
 800e2b6:	4620      	mov	r0, r4
 800e2b8:	4690      	mov	r8, r2
 800e2ba:	f7ff ffdb 	bl	800e274 <__mcmp>
 800e2be:	1e05      	subs	r5, r0, #0
 800e2c0:	d110      	bne.n	800e2e4 <__mdiff+0x38>
 800e2c2:	4629      	mov	r1, r5
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	f7ff fd53 	bl	800dd70 <_Balloc>
 800e2ca:	b930      	cbnz	r0, 800e2da <__mdiff+0x2e>
 800e2cc:	4b3a      	ldr	r3, [pc, #232]	; (800e3b8 <__mdiff+0x10c>)
 800e2ce:	4602      	mov	r2, r0
 800e2d0:	f240 2132 	movw	r1, #562	; 0x232
 800e2d4:	4839      	ldr	r0, [pc, #228]	; (800e3bc <__mdiff+0x110>)
 800e2d6:	f000 fa95 	bl	800e804 <__assert_func>
 800e2da:	2301      	movs	r3, #1
 800e2dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e2e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e4:	bfa4      	itt	ge
 800e2e6:	4643      	movge	r3, r8
 800e2e8:	46a0      	movge	r8, r4
 800e2ea:	4630      	mov	r0, r6
 800e2ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e2f0:	bfa6      	itte	ge
 800e2f2:	461c      	movge	r4, r3
 800e2f4:	2500      	movge	r5, #0
 800e2f6:	2501      	movlt	r5, #1
 800e2f8:	f7ff fd3a 	bl	800dd70 <_Balloc>
 800e2fc:	b920      	cbnz	r0, 800e308 <__mdiff+0x5c>
 800e2fe:	4b2e      	ldr	r3, [pc, #184]	; (800e3b8 <__mdiff+0x10c>)
 800e300:	4602      	mov	r2, r0
 800e302:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e306:	e7e5      	b.n	800e2d4 <__mdiff+0x28>
 800e308:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e30c:	6926      	ldr	r6, [r4, #16]
 800e30e:	60c5      	str	r5, [r0, #12]
 800e310:	f104 0914 	add.w	r9, r4, #20
 800e314:	f108 0514 	add.w	r5, r8, #20
 800e318:	f100 0e14 	add.w	lr, r0, #20
 800e31c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e320:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e324:	f108 0210 	add.w	r2, r8, #16
 800e328:	46f2      	mov	sl, lr
 800e32a:	2100      	movs	r1, #0
 800e32c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e330:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e334:	fa1f f883 	uxth.w	r8, r3
 800e338:	fa11 f18b 	uxtah	r1, r1, fp
 800e33c:	0c1b      	lsrs	r3, r3, #16
 800e33e:	eba1 0808 	sub.w	r8, r1, r8
 800e342:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e346:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e34a:	fa1f f888 	uxth.w	r8, r8
 800e34e:	1419      	asrs	r1, r3, #16
 800e350:	454e      	cmp	r6, r9
 800e352:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e356:	f84a 3b04 	str.w	r3, [sl], #4
 800e35a:	d8e7      	bhi.n	800e32c <__mdiff+0x80>
 800e35c:	1b33      	subs	r3, r6, r4
 800e35e:	3b15      	subs	r3, #21
 800e360:	f023 0303 	bic.w	r3, r3, #3
 800e364:	3304      	adds	r3, #4
 800e366:	3415      	adds	r4, #21
 800e368:	42a6      	cmp	r6, r4
 800e36a:	bf38      	it	cc
 800e36c:	2304      	movcc	r3, #4
 800e36e:	441d      	add	r5, r3
 800e370:	4473      	add	r3, lr
 800e372:	469e      	mov	lr, r3
 800e374:	462e      	mov	r6, r5
 800e376:	4566      	cmp	r6, ip
 800e378:	d30e      	bcc.n	800e398 <__mdiff+0xec>
 800e37a:	f10c 0203 	add.w	r2, ip, #3
 800e37e:	1b52      	subs	r2, r2, r5
 800e380:	f022 0203 	bic.w	r2, r2, #3
 800e384:	3d03      	subs	r5, #3
 800e386:	45ac      	cmp	ip, r5
 800e388:	bf38      	it	cc
 800e38a:	2200      	movcc	r2, #0
 800e38c:	441a      	add	r2, r3
 800e38e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e392:	b17b      	cbz	r3, 800e3b4 <__mdiff+0x108>
 800e394:	6107      	str	r7, [r0, #16]
 800e396:	e7a3      	b.n	800e2e0 <__mdiff+0x34>
 800e398:	f856 8b04 	ldr.w	r8, [r6], #4
 800e39c:	fa11 f288 	uxtah	r2, r1, r8
 800e3a0:	1414      	asrs	r4, r2, #16
 800e3a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e3a6:	b292      	uxth	r2, r2
 800e3a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e3ac:	f84e 2b04 	str.w	r2, [lr], #4
 800e3b0:	1421      	asrs	r1, r4, #16
 800e3b2:	e7e0      	b.n	800e376 <__mdiff+0xca>
 800e3b4:	3f01      	subs	r7, #1
 800e3b6:	e7ea      	b.n	800e38e <__mdiff+0xe2>
 800e3b8:	0800ecfb 	.word	0x0800ecfb
 800e3bc:	0800ed6c 	.word	0x0800ed6c

0800e3c0 <__d2b>:
 800e3c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3c4:	4689      	mov	r9, r1
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	ec57 6b10 	vmov	r6, r7, d0
 800e3cc:	4690      	mov	r8, r2
 800e3ce:	f7ff fccf 	bl	800dd70 <_Balloc>
 800e3d2:	4604      	mov	r4, r0
 800e3d4:	b930      	cbnz	r0, 800e3e4 <__d2b+0x24>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	4b25      	ldr	r3, [pc, #148]	; (800e470 <__d2b+0xb0>)
 800e3da:	4826      	ldr	r0, [pc, #152]	; (800e474 <__d2b+0xb4>)
 800e3dc:	f240 310a 	movw	r1, #778	; 0x30a
 800e3e0:	f000 fa10 	bl	800e804 <__assert_func>
 800e3e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e3e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e3ec:	bb35      	cbnz	r5, 800e43c <__d2b+0x7c>
 800e3ee:	2e00      	cmp	r6, #0
 800e3f0:	9301      	str	r3, [sp, #4]
 800e3f2:	d028      	beq.n	800e446 <__d2b+0x86>
 800e3f4:	4668      	mov	r0, sp
 800e3f6:	9600      	str	r6, [sp, #0]
 800e3f8:	f7ff fd82 	bl	800df00 <__lo0bits>
 800e3fc:	9900      	ldr	r1, [sp, #0]
 800e3fe:	b300      	cbz	r0, 800e442 <__d2b+0x82>
 800e400:	9a01      	ldr	r2, [sp, #4]
 800e402:	f1c0 0320 	rsb	r3, r0, #32
 800e406:	fa02 f303 	lsl.w	r3, r2, r3
 800e40a:	430b      	orrs	r3, r1
 800e40c:	40c2      	lsrs	r2, r0
 800e40e:	6163      	str	r3, [r4, #20]
 800e410:	9201      	str	r2, [sp, #4]
 800e412:	9b01      	ldr	r3, [sp, #4]
 800e414:	61a3      	str	r3, [r4, #24]
 800e416:	2b00      	cmp	r3, #0
 800e418:	bf14      	ite	ne
 800e41a:	2202      	movne	r2, #2
 800e41c:	2201      	moveq	r2, #1
 800e41e:	6122      	str	r2, [r4, #16]
 800e420:	b1d5      	cbz	r5, 800e458 <__d2b+0x98>
 800e422:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e426:	4405      	add	r5, r0
 800e428:	f8c9 5000 	str.w	r5, [r9]
 800e42c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e430:	f8c8 0000 	str.w	r0, [r8]
 800e434:	4620      	mov	r0, r4
 800e436:	b003      	add	sp, #12
 800e438:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e43c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e440:	e7d5      	b.n	800e3ee <__d2b+0x2e>
 800e442:	6161      	str	r1, [r4, #20]
 800e444:	e7e5      	b.n	800e412 <__d2b+0x52>
 800e446:	a801      	add	r0, sp, #4
 800e448:	f7ff fd5a 	bl	800df00 <__lo0bits>
 800e44c:	9b01      	ldr	r3, [sp, #4]
 800e44e:	6163      	str	r3, [r4, #20]
 800e450:	2201      	movs	r2, #1
 800e452:	6122      	str	r2, [r4, #16]
 800e454:	3020      	adds	r0, #32
 800e456:	e7e3      	b.n	800e420 <__d2b+0x60>
 800e458:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e45c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e460:	f8c9 0000 	str.w	r0, [r9]
 800e464:	6918      	ldr	r0, [r3, #16]
 800e466:	f7ff fd2b 	bl	800dec0 <__hi0bits>
 800e46a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e46e:	e7df      	b.n	800e430 <__d2b+0x70>
 800e470:	0800ecfb 	.word	0x0800ecfb
 800e474:	0800ed6c 	.word	0x0800ed6c

0800e478 <_calloc_r>:
 800e478:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e47a:	fba1 2402 	umull	r2, r4, r1, r2
 800e47e:	b94c      	cbnz	r4, 800e494 <_calloc_r+0x1c>
 800e480:	4611      	mov	r1, r2
 800e482:	9201      	str	r2, [sp, #4]
 800e484:	f7fd fd7e 	bl	800bf84 <_malloc_r>
 800e488:	9a01      	ldr	r2, [sp, #4]
 800e48a:	4605      	mov	r5, r0
 800e48c:	b930      	cbnz	r0, 800e49c <_calloc_r+0x24>
 800e48e:	4628      	mov	r0, r5
 800e490:	b003      	add	sp, #12
 800e492:	bd30      	pop	{r4, r5, pc}
 800e494:	220c      	movs	r2, #12
 800e496:	6002      	str	r2, [r0, #0]
 800e498:	2500      	movs	r5, #0
 800e49a:	e7f8      	b.n	800e48e <_calloc_r+0x16>
 800e49c:	4621      	mov	r1, r4
 800e49e:	f7fd fcfd 	bl	800be9c <memset>
 800e4a2:	e7f4      	b.n	800e48e <_calloc_r+0x16>

0800e4a4 <__sfputc_r>:
 800e4a4:	6893      	ldr	r3, [r2, #8]
 800e4a6:	3b01      	subs	r3, #1
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	b410      	push	{r4}
 800e4ac:	6093      	str	r3, [r2, #8]
 800e4ae:	da08      	bge.n	800e4c2 <__sfputc_r+0x1e>
 800e4b0:	6994      	ldr	r4, [r2, #24]
 800e4b2:	42a3      	cmp	r3, r4
 800e4b4:	db01      	blt.n	800e4ba <__sfputc_r+0x16>
 800e4b6:	290a      	cmp	r1, #10
 800e4b8:	d103      	bne.n	800e4c2 <__sfputc_r+0x1e>
 800e4ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4be:	f7fe badd 	b.w	800ca7c <__swbuf_r>
 800e4c2:	6813      	ldr	r3, [r2, #0]
 800e4c4:	1c58      	adds	r0, r3, #1
 800e4c6:	6010      	str	r0, [r2, #0]
 800e4c8:	7019      	strb	r1, [r3, #0]
 800e4ca:	4608      	mov	r0, r1
 800e4cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4d0:	4770      	bx	lr

0800e4d2 <__sfputs_r>:
 800e4d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4d4:	4606      	mov	r6, r0
 800e4d6:	460f      	mov	r7, r1
 800e4d8:	4614      	mov	r4, r2
 800e4da:	18d5      	adds	r5, r2, r3
 800e4dc:	42ac      	cmp	r4, r5
 800e4de:	d101      	bne.n	800e4e4 <__sfputs_r+0x12>
 800e4e0:	2000      	movs	r0, #0
 800e4e2:	e007      	b.n	800e4f4 <__sfputs_r+0x22>
 800e4e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4e8:	463a      	mov	r2, r7
 800e4ea:	4630      	mov	r0, r6
 800e4ec:	f7ff ffda 	bl	800e4a4 <__sfputc_r>
 800e4f0:	1c43      	adds	r3, r0, #1
 800e4f2:	d1f3      	bne.n	800e4dc <__sfputs_r+0xa>
 800e4f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e4f8 <_vfiprintf_r>:
 800e4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4fc:	460d      	mov	r5, r1
 800e4fe:	b09d      	sub	sp, #116	; 0x74
 800e500:	4614      	mov	r4, r2
 800e502:	4698      	mov	r8, r3
 800e504:	4606      	mov	r6, r0
 800e506:	b118      	cbz	r0, 800e510 <_vfiprintf_r+0x18>
 800e508:	6983      	ldr	r3, [r0, #24]
 800e50a:	b90b      	cbnz	r3, 800e510 <_vfiprintf_r+0x18>
 800e50c:	f7ff fb0c 	bl	800db28 <__sinit>
 800e510:	4b89      	ldr	r3, [pc, #548]	; (800e738 <_vfiprintf_r+0x240>)
 800e512:	429d      	cmp	r5, r3
 800e514:	d11b      	bne.n	800e54e <_vfiprintf_r+0x56>
 800e516:	6875      	ldr	r5, [r6, #4]
 800e518:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e51a:	07d9      	lsls	r1, r3, #31
 800e51c:	d405      	bmi.n	800e52a <_vfiprintf_r+0x32>
 800e51e:	89ab      	ldrh	r3, [r5, #12]
 800e520:	059a      	lsls	r2, r3, #22
 800e522:	d402      	bmi.n	800e52a <_vfiprintf_r+0x32>
 800e524:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e526:	f7ff fba2 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800e52a:	89ab      	ldrh	r3, [r5, #12]
 800e52c:	071b      	lsls	r3, r3, #28
 800e52e:	d501      	bpl.n	800e534 <_vfiprintf_r+0x3c>
 800e530:	692b      	ldr	r3, [r5, #16]
 800e532:	b9eb      	cbnz	r3, 800e570 <_vfiprintf_r+0x78>
 800e534:	4629      	mov	r1, r5
 800e536:	4630      	mov	r0, r6
 800e538:	f7fe faf2 	bl	800cb20 <__swsetup_r>
 800e53c:	b1c0      	cbz	r0, 800e570 <_vfiprintf_r+0x78>
 800e53e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e540:	07dc      	lsls	r4, r3, #31
 800e542:	d50e      	bpl.n	800e562 <_vfiprintf_r+0x6a>
 800e544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e548:	b01d      	add	sp, #116	; 0x74
 800e54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e54e:	4b7b      	ldr	r3, [pc, #492]	; (800e73c <_vfiprintf_r+0x244>)
 800e550:	429d      	cmp	r5, r3
 800e552:	d101      	bne.n	800e558 <_vfiprintf_r+0x60>
 800e554:	68b5      	ldr	r5, [r6, #8]
 800e556:	e7df      	b.n	800e518 <_vfiprintf_r+0x20>
 800e558:	4b79      	ldr	r3, [pc, #484]	; (800e740 <_vfiprintf_r+0x248>)
 800e55a:	429d      	cmp	r5, r3
 800e55c:	bf08      	it	eq
 800e55e:	68f5      	ldreq	r5, [r6, #12]
 800e560:	e7da      	b.n	800e518 <_vfiprintf_r+0x20>
 800e562:	89ab      	ldrh	r3, [r5, #12]
 800e564:	0598      	lsls	r0, r3, #22
 800e566:	d4ed      	bmi.n	800e544 <_vfiprintf_r+0x4c>
 800e568:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e56a:	f7ff fb81 	bl	800dc70 <__retarget_lock_release_recursive>
 800e56e:	e7e9      	b.n	800e544 <_vfiprintf_r+0x4c>
 800e570:	2300      	movs	r3, #0
 800e572:	9309      	str	r3, [sp, #36]	; 0x24
 800e574:	2320      	movs	r3, #32
 800e576:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e57a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e57e:	2330      	movs	r3, #48	; 0x30
 800e580:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e744 <_vfiprintf_r+0x24c>
 800e584:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e588:	f04f 0901 	mov.w	r9, #1
 800e58c:	4623      	mov	r3, r4
 800e58e:	469a      	mov	sl, r3
 800e590:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e594:	b10a      	cbz	r2, 800e59a <_vfiprintf_r+0xa2>
 800e596:	2a25      	cmp	r2, #37	; 0x25
 800e598:	d1f9      	bne.n	800e58e <_vfiprintf_r+0x96>
 800e59a:	ebba 0b04 	subs.w	fp, sl, r4
 800e59e:	d00b      	beq.n	800e5b8 <_vfiprintf_r+0xc0>
 800e5a0:	465b      	mov	r3, fp
 800e5a2:	4622      	mov	r2, r4
 800e5a4:	4629      	mov	r1, r5
 800e5a6:	4630      	mov	r0, r6
 800e5a8:	f7ff ff93 	bl	800e4d2 <__sfputs_r>
 800e5ac:	3001      	adds	r0, #1
 800e5ae:	f000 80aa 	beq.w	800e706 <_vfiprintf_r+0x20e>
 800e5b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5b4:	445a      	add	r2, fp
 800e5b6:	9209      	str	r2, [sp, #36]	; 0x24
 800e5b8:	f89a 3000 	ldrb.w	r3, [sl]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	f000 80a2 	beq.w	800e706 <_vfiprintf_r+0x20e>
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e5c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5cc:	f10a 0a01 	add.w	sl, sl, #1
 800e5d0:	9304      	str	r3, [sp, #16]
 800e5d2:	9307      	str	r3, [sp, #28]
 800e5d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5d8:	931a      	str	r3, [sp, #104]	; 0x68
 800e5da:	4654      	mov	r4, sl
 800e5dc:	2205      	movs	r2, #5
 800e5de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5e2:	4858      	ldr	r0, [pc, #352]	; (800e744 <_vfiprintf_r+0x24c>)
 800e5e4:	f7f1 fe14 	bl	8000210 <memchr>
 800e5e8:	9a04      	ldr	r2, [sp, #16]
 800e5ea:	b9d8      	cbnz	r0, 800e624 <_vfiprintf_r+0x12c>
 800e5ec:	06d1      	lsls	r1, r2, #27
 800e5ee:	bf44      	itt	mi
 800e5f0:	2320      	movmi	r3, #32
 800e5f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5f6:	0713      	lsls	r3, r2, #28
 800e5f8:	bf44      	itt	mi
 800e5fa:	232b      	movmi	r3, #43	; 0x2b
 800e5fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e600:	f89a 3000 	ldrb.w	r3, [sl]
 800e604:	2b2a      	cmp	r3, #42	; 0x2a
 800e606:	d015      	beq.n	800e634 <_vfiprintf_r+0x13c>
 800e608:	9a07      	ldr	r2, [sp, #28]
 800e60a:	4654      	mov	r4, sl
 800e60c:	2000      	movs	r0, #0
 800e60e:	f04f 0c0a 	mov.w	ip, #10
 800e612:	4621      	mov	r1, r4
 800e614:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e618:	3b30      	subs	r3, #48	; 0x30
 800e61a:	2b09      	cmp	r3, #9
 800e61c:	d94e      	bls.n	800e6bc <_vfiprintf_r+0x1c4>
 800e61e:	b1b0      	cbz	r0, 800e64e <_vfiprintf_r+0x156>
 800e620:	9207      	str	r2, [sp, #28]
 800e622:	e014      	b.n	800e64e <_vfiprintf_r+0x156>
 800e624:	eba0 0308 	sub.w	r3, r0, r8
 800e628:	fa09 f303 	lsl.w	r3, r9, r3
 800e62c:	4313      	orrs	r3, r2
 800e62e:	9304      	str	r3, [sp, #16]
 800e630:	46a2      	mov	sl, r4
 800e632:	e7d2      	b.n	800e5da <_vfiprintf_r+0xe2>
 800e634:	9b03      	ldr	r3, [sp, #12]
 800e636:	1d19      	adds	r1, r3, #4
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	9103      	str	r1, [sp, #12]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	bfbb      	ittet	lt
 800e640:	425b      	neglt	r3, r3
 800e642:	f042 0202 	orrlt.w	r2, r2, #2
 800e646:	9307      	strge	r3, [sp, #28]
 800e648:	9307      	strlt	r3, [sp, #28]
 800e64a:	bfb8      	it	lt
 800e64c:	9204      	strlt	r2, [sp, #16]
 800e64e:	7823      	ldrb	r3, [r4, #0]
 800e650:	2b2e      	cmp	r3, #46	; 0x2e
 800e652:	d10c      	bne.n	800e66e <_vfiprintf_r+0x176>
 800e654:	7863      	ldrb	r3, [r4, #1]
 800e656:	2b2a      	cmp	r3, #42	; 0x2a
 800e658:	d135      	bne.n	800e6c6 <_vfiprintf_r+0x1ce>
 800e65a:	9b03      	ldr	r3, [sp, #12]
 800e65c:	1d1a      	adds	r2, r3, #4
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	9203      	str	r2, [sp, #12]
 800e662:	2b00      	cmp	r3, #0
 800e664:	bfb8      	it	lt
 800e666:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e66a:	3402      	adds	r4, #2
 800e66c:	9305      	str	r3, [sp, #20]
 800e66e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e754 <_vfiprintf_r+0x25c>
 800e672:	7821      	ldrb	r1, [r4, #0]
 800e674:	2203      	movs	r2, #3
 800e676:	4650      	mov	r0, sl
 800e678:	f7f1 fdca 	bl	8000210 <memchr>
 800e67c:	b140      	cbz	r0, 800e690 <_vfiprintf_r+0x198>
 800e67e:	2340      	movs	r3, #64	; 0x40
 800e680:	eba0 000a 	sub.w	r0, r0, sl
 800e684:	fa03 f000 	lsl.w	r0, r3, r0
 800e688:	9b04      	ldr	r3, [sp, #16]
 800e68a:	4303      	orrs	r3, r0
 800e68c:	3401      	adds	r4, #1
 800e68e:	9304      	str	r3, [sp, #16]
 800e690:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e694:	482c      	ldr	r0, [pc, #176]	; (800e748 <_vfiprintf_r+0x250>)
 800e696:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e69a:	2206      	movs	r2, #6
 800e69c:	f7f1 fdb8 	bl	8000210 <memchr>
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	d03f      	beq.n	800e724 <_vfiprintf_r+0x22c>
 800e6a4:	4b29      	ldr	r3, [pc, #164]	; (800e74c <_vfiprintf_r+0x254>)
 800e6a6:	bb1b      	cbnz	r3, 800e6f0 <_vfiprintf_r+0x1f8>
 800e6a8:	9b03      	ldr	r3, [sp, #12]
 800e6aa:	3307      	adds	r3, #7
 800e6ac:	f023 0307 	bic.w	r3, r3, #7
 800e6b0:	3308      	adds	r3, #8
 800e6b2:	9303      	str	r3, [sp, #12]
 800e6b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6b6:	443b      	add	r3, r7
 800e6b8:	9309      	str	r3, [sp, #36]	; 0x24
 800e6ba:	e767      	b.n	800e58c <_vfiprintf_r+0x94>
 800e6bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6c0:	460c      	mov	r4, r1
 800e6c2:	2001      	movs	r0, #1
 800e6c4:	e7a5      	b.n	800e612 <_vfiprintf_r+0x11a>
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	3401      	adds	r4, #1
 800e6ca:	9305      	str	r3, [sp, #20]
 800e6cc:	4619      	mov	r1, r3
 800e6ce:	f04f 0c0a 	mov.w	ip, #10
 800e6d2:	4620      	mov	r0, r4
 800e6d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6d8:	3a30      	subs	r2, #48	; 0x30
 800e6da:	2a09      	cmp	r2, #9
 800e6dc:	d903      	bls.n	800e6e6 <_vfiprintf_r+0x1ee>
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d0c5      	beq.n	800e66e <_vfiprintf_r+0x176>
 800e6e2:	9105      	str	r1, [sp, #20]
 800e6e4:	e7c3      	b.n	800e66e <_vfiprintf_r+0x176>
 800e6e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6ea:	4604      	mov	r4, r0
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	e7f0      	b.n	800e6d2 <_vfiprintf_r+0x1da>
 800e6f0:	ab03      	add	r3, sp, #12
 800e6f2:	9300      	str	r3, [sp, #0]
 800e6f4:	462a      	mov	r2, r5
 800e6f6:	4b16      	ldr	r3, [pc, #88]	; (800e750 <_vfiprintf_r+0x258>)
 800e6f8:	a904      	add	r1, sp, #16
 800e6fa:	4630      	mov	r0, r6
 800e6fc:	f7fd fd56 	bl	800c1ac <_printf_float>
 800e700:	4607      	mov	r7, r0
 800e702:	1c78      	adds	r0, r7, #1
 800e704:	d1d6      	bne.n	800e6b4 <_vfiprintf_r+0x1bc>
 800e706:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e708:	07d9      	lsls	r1, r3, #31
 800e70a:	d405      	bmi.n	800e718 <_vfiprintf_r+0x220>
 800e70c:	89ab      	ldrh	r3, [r5, #12]
 800e70e:	059a      	lsls	r2, r3, #22
 800e710:	d402      	bmi.n	800e718 <_vfiprintf_r+0x220>
 800e712:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e714:	f7ff faac 	bl	800dc70 <__retarget_lock_release_recursive>
 800e718:	89ab      	ldrh	r3, [r5, #12]
 800e71a:	065b      	lsls	r3, r3, #25
 800e71c:	f53f af12 	bmi.w	800e544 <_vfiprintf_r+0x4c>
 800e720:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e722:	e711      	b.n	800e548 <_vfiprintf_r+0x50>
 800e724:	ab03      	add	r3, sp, #12
 800e726:	9300      	str	r3, [sp, #0]
 800e728:	462a      	mov	r2, r5
 800e72a:	4b09      	ldr	r3, [pc, #36]	; (800e750 <_vfiprintf_r+0x258>)
 800e72c:	a904      	add	r1, sp, #16
 800e72e:	4630      	mov	r0, r6
 800e730:	f7fd ffe0 	bl	800c6f4 <_printf_i>
 800e734:	e7e4      	b.n	800e700 <_vfiprintf_r+0x208>
 800e736:	bf00      	nop
 800e738:	0800ed2c 	.word	0x0800ed2c
 800e73c:	0800ed4c 	.word	0x0800ed4c
 800e740:	0800ed0c 	.word	0x0800ed0c
 800e744:	0800eec4 	.word	0x0800eec4
 800e748:	0800eece 	.word	0x0800eece
 800e74c:	0800c1ad 	.word	0x0800c1ad
 800e750:	0800e4d3 	.word	0x0800e4d3
 800e754:	0800eeca 	.word	0x0800eeca

0800e758 <__sread>:
 800e758:	b510      	push	{r4, lr}
 800e75a:	460c      	mov	r4, r1
 800e75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e760:	f000 f8d6 	bl	800e910 <_read_r>
 800e764:	2800      	cmp	r0, #0
 800e766:	bfab      	itete	ge
 800e768:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e76a:	89a3      	ldrhlt	r3, [r4, #12]
 800e76c:	181b      	addge	r3, r3, r0
 800e76e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e772:	bfac      	ite	ge
 800e774:	6563      	strge	r3, [r4, #84]	; 0x54
 800e776:	81a3      	strhlt	r3, [r4, #12]
 800e778:	bd10      	pop	{r4, pc}

0800e77a <__swrite>:
 800e77a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e77e:	461f      	mov	r7, r3
 800e780:	898b      	ldrh	r3, [r1, #12]
 800e782:	05db      	lsls	r3, r3, #23
 800e784:	4605      	mov	r5, r0
 800e786:	460c      	mov	r4, r1
 800e788:	4616      	mov	r6, r2
 800e78a:	d505      	bpl.n	800e798 <__swrite+0x1e>
 800e78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e790:	2302      	movs	r3, #2
 800e792:	2200      	movs	r2, #0
 800e794:	f000 f898 	bl	800e8c8 <_lseek_r>
 800e798:	89a3      	ldrh	r3, [r4, #12]
 800e79a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e79e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e7a2:	81a3      	strh	r3, [r4, #12]
 800e7a4:	4632      	mov	r2, r6
 800e7a6:	463b      	mov	r3, r7
 800e7a8:	4628      	mov	r0, r5
 800e7aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7ae:	f000 b817 	b.w	800e7e0 <_write_r>

0800e7b2 <__sseek>:
 800e7b2:	b510      	push	{r4, lr}
 800e7b4:	460c      	mov	r4, r1
 800e7b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ba:	f000 f885 	bl	800e8c8 <_lseek_r>
 800e7be:	1c43      	adds	r3, r0, #1
 800e7c0:	89a3      	ldrh	r3, [r4, #12]
 800e7c2:	bf15      	itete	ne
 800e7c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e7c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e7ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e7ce:	81a3      	strheq	r3, [r4, #12]
 800e7d0:	bf18      	it	ne
 800e7d2:	81a3      	strhne	r3, [r4, #12]
 800e7d4:	bd10      	pop	{r4, pc}

0800e7d6 <__sclose>:
 800e7d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7da:	f000 b831 	b.w	800e840 <_close_r>
	...

0800e7e0 <_write_r>:
 800e7e0:	b538      	push	{r3, r4, r5, lr}
 800e7e2:	4d07      	ldr	r5, [pc, #28]	; (800e800 <_write_r+0x20>)
 800e7e4:	4604      	mov	r4, r0
 800e7e6:	4608      	mov	r0, r1
 800e7e8:	4611      	mov	r1, r2
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	602a      	str	r2, [r5, #0]
 800e7ee:	461a      	mov	r2, r3
 800e7f0:	f7f5 faa5 	bl	8003d3e <_write>
 800e7f4:	1c43      	adds	r3, r0, #1
 800e7f6:	d102      	bne.n	800e7fe <_write_r+0x1e>
 800e7f8:	682b      	ldr	r3, [r5, #0]
 800e7fa:	b103      	cbz	r3, 800e7fe <_write_r+0x1e>
 800e7fc:	6023      	str	r3, [r4, #0]
 800e7fe:	bd38      	pop	{r3, r4, r5, pc}
 800e800:	20000870 	.word	0x20000870

0800e804 <__assert_func>:
 800e804:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e806:	4614      	mov	r4, r2
 800e808:	461a      	mov	r2, r3
 800e80a:	4b09      	ldr	r3, [pc, #36]	; (800e830 <__assert_func+0x2c>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	4605      	mov	r5, r0
 800e810:	68d8      	ldr	r0, [r3, #12]
 800e812:	b14c      	cbz	r4, 800e828 <__assert_func+0x24>
 800e814:	4b07      	ldr	r3, [pc, #28]	; (800e834 <__assert_func+0x30>)
 800e816:	9100      	str	r1, [sp, #0]
 800e818:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e81c:	4906      	ldr	r1, [pc, #24]	; (800e838 <__assert_func+0x34>)
 800e81e:	462b      	mov	r3, r5
 800e820:	f000 f81e 	bl	800e860 <fiprintf>
 800e824:	f000 f893 	bl	800e94e <abort>
 800e828:	4b04      	ldr	r3, [pc, #16]	; (800e83c <__assert_func+0x38>)
 800e82a:	461c      	mov	r4, r3
 800e82c:	e7f3      	b.n	800e816 <__assert_func+0x12>
 800e82e:	bf00      	nop
 800e830:	20000020 	.word	0x20000020
 800e834:	0800eed5 	.word	0x0800eed5
 800e838:	0800eee2 	.word	0x0800eee2
 800e83c:	0800ef10 	.word	0x0800ef10

0800e840 <_close_r>:
 800e840:	b538      	push	{r3, r4, r5, lr}
 800e842:	4d06      	ldr	r5, [pc, #24]	; (800e85c <_close_r+0x1c>)
 800e844:	2300      	movs	r3, #0
 800e846:	4604      	mov	r4, r0
 800e848:	4608      	mov	r0, r1
 800e84a:	602b      	str	r3, [r5, #0]
 800e84c:	f7f5 fa93 	bl	8003d76 <_close>
 800e850:	1c43      	adds	r3, r0, #1
 800e852:	d102      	bne.n	800e85a <_close_r+0x1a>
 800e854:	682b      	ldr	r3, [r5, #0]
 800e856:	b103      	cbz	r3, 800e85a <_close_r+0x1a>
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	bd38      	pop	{r3, r4, r5, pc}
 800e85c:	20000870 	.word	0x20000870

0800e860 <fiprintf>:
 800e860:	b40e      	push	{r1, r2, r3}
 800e862:	b503      	push	{r0, r1, lr}
 800e864:	4601      	mov	r1, r0
 800e866:	ab03      	add	r3, sp, #12
 800e868:	4805      	ldr	r0, [pc, #20]	; (800e880 <fiprintf+0x20>)
 800e86a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e86e:	6800      	ldr	r0, [r0, #0]
 800e870:	9301      	str	r3, [sp, #4]
 800e872:	f7ff fe41 	bl	800e4f8 <_vfiprintf_r>
 800e876:	b002      	add	sp, #8
 800e878:	f85d eb04 	ldr.w	lr, [sp], #4
 800e87c:	b003      	add	sp, #12
 800e87e:	4770      	bx	lr
 800e880:	20000020 	.word	0x20000020

0800e884 <_fstat_r>:
 800e884:	b538      	push	{r3, r4, r5, lr}
 800e886:	4d07      	ldr	r5, [pc, #28]	; (800e8a4 <_fstat_r+0x20>)
 800e888:	2300      	movs	r3, #0
 800e88a:	4604      	mov	r4, r0
 800e88c:	4608      	mov	r0, r1
 800e88e:	4611      	mov	r1, r2
 800e890:	602b      	str	r3, [r5, #0]
 800e892:	f7f5 fa7c 	bl	8003d8e <_fstat>
 800e896:	1c43      	adds	r3, r0, #1
 800e898:	d102      	bne.n	800e8a0 <_fstat_r+0x1c>
 800e89a:	682b      	ldr	r3, [r5, #0]
 800e89c:	b103      	cbz	r3, 800e8a0 <_fstat_r+0x1c>
 800e89e:	6023      	str	r3, [r4, #0]
 800e8a0:	bd38      	pop	{r3, r4, r5, pc}
 800e8a2:	bf00      	nop
 800e8a4:	20000870 	.word	0x20000870

0800e8a8 <_isatty_r>:
 800e8a8:	b538      	push	{r3, r4, r5, lr}
 800e8aa:	4d06      	ldr	r5, [pc, #24]	; (800e8c4 <_isatty_r+0x1c>)
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	4604      	mov	r4, r0
 800e8b0:	4608      	mov	r0, r1
 800e8b2:	602b      	str	r3, [r5, #0]
 800e8b4:	f7f5 fa7b 	bl	8003dae <_isatty>
 800e8b8:	1c43      	adds	r3, r0, #1
 800e8ba:	d102      	bne.n	800e8c2 <_isatty_r+0x1a>
 800e8bc:	682b      	ldr	r3, [r5, #0]
 800e8be:	b103      	cbz	r3, 800e8c2 <_isatty_r+0x1a>
 800e8c0:	6023      	str	r3, [r4, #0]
 800e8c2:	bd38      	pop	{r3, r4, r5, pc}
 800e8c4:	20000870 	.word	0x20000870

0800e8c8 <_lseek_r>:
 800e8c8:	b538      	push	{r3, r4, r5, lr}
 800e8ca:	4d07      	ldr	r5, [pc, #28]	; (800e8e8 <_lseek_r+0x20>)
 800e8cc:	4604      	mov	r4, r0
 800e8ce:	4608      	mov	r0, r1
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	602a      	str	r2, [r5, #0]
 800e8d6:	461a      	mov	r2, r3
 800e8d8:	f7f5 fa74 	bl	8003dc4 <_lseek>
 800e8dc:	1c43      	adds	r3, r0, #1
 800e8de:	d102      	bne.n	800e8e6 <_lseek_r+0x1e>
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	b103      	cbz	r3, 800e8e6 <_lseek_r+0x1e>
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	bd38      	pop	{r3, r4, r5, pc}
 800e8e8:	20000870 	.word	0x20000870

0800e8ec <__ascii_mbtowc>:
 800e8ec:	b082      	sub	sp, #8
 800e8ee:	b901      	cbnz	r1, 800e8f2 <__ascii_mbtowc+0x6>
 800e8f0:	a901      	add	r1, sp, #4
 800e8f2:	b142      	cbz	r2, 800e906 <__ascii_mbtowc+0x1a>
 800e8f4:	b14b      	cbz	r3, 800e90a <__ascii_mbtowc+0x1e>
 800e8f6:	7813      	ldrb	r3, [r2, #0]
 800e8f8:	600b      	str	r3, [r1, #0]
 800e8fa:	7812      	ldrb	r2, [r2, #0]
 800e8fc:	1e10      	subs	r0, r2, #0
 800e8fe:	bf18      	it	ne
 800e900:	2001      	movne	r0, #1
 800e902:	b002      	add	sp, #8
 800e904:	4770      	bx	lr
 800e906:	4610      	mov	r0, r2
 800e908:	e7fb      	b.n	800e902 <__ascii_mbtowc+0x16>
 800e90a:	f06f 0001 	mvn.w	r0, #1
 800e90e:	e7f8      	b.n	800e902 <__ascii_mbtowc+0x16>

0800e910 <_read_r>:
 800e910:	b538      	push	{r3, r4, r5, lr}
 800e912:	4d07      	ldr	r5, [pc, #28]	; (800e930 <_read_r+0x20>)
 800e914:	4604      	mov	r4, r0
 800e916:	4608      	mov	r0, r1
 800e918:	4611      	mov	r1, r2
 800e91a:	2200      	movs	r2, #0
 800e91c:	602a      	str	r2, [r5, #0]
 800e91e:	461a      	mov	r2, r3
 800e920:	f7f5 f9f0 	bl	8003d04 <_read>
 800e924:	1c43      	adds	r3, r0, #1
 800e926:	d102      	bne.n	800e92e <_read_r+0x1e>
 800e928:	682b      	ldr	r3, [r5, #0]
 800e92a:	b103      	cbz	r3, 800e92e <_read_r+0x1e>
 800e92c:	6023      	str	r3, [r4, #0]
 800e92e:	bd38      	pop	{r3, r4, r5, pc}
 800e930:	20000870 	.word	0x20000870

0800e934 <__ascii_wctomb>:
 800e934:	b149      	cbz	r1, 800e94a <__ascii_wctomb+0x16>
 800e936:	2aff      	cmp	r2, #255	; 0xff
 800e938:	bf85      	ittet	hi
 800e93a:	238a      	movhi	r3, #138	; 0x8a
 800e93c:	6003      	strhi	r3, [r0, #0]
 800e93e:	700a      	strbls	r2, [r1, #0]
 800e940:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e944:	bf98      	it	ls
 800e946:	2001      	movls	r0, #1
 800e948:	4770      	bx	lr
 800e94a:	4608      	mov	r0, r1
 800e94c:	4770      	bx	lr

0800e94e <abort>:
 800e94e:	b508      	push	{r3, lr}
 800e950:	2006      	movs	r0, #6
 800e952:	f000 f82b 	bl	800e9ac <raise>
 800e956:	2001      	movs	r0, #1
 800e958:	f7f5 f9ca 	bl	8003cf0 <_exit>

0800e95c <_raise_r>:
 800e95c:	291f      	cmp	r1, #31
 800e95e:	b538      	push	{r3, r4, r5, lr}
 800e960:	4604      	mov	r4, r0
 800e962:	460d      	mov	r5, r1
 800e964:	d904      	bls.n	800e970 <_raise_r+0x14>
 800e966:	2316      	movs	r3, #22
 800e968:	6003      	str	r3, [r0, #0]
 800e96a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e96e:	bd38      	pop	{r3, r4, r5, pc}
 800e970:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e972:	b112      	cbz	r2, 800e97a <_raise_r+0x1e>
 800e974:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e978:	b94b      	cbnz	r3, 800e98e <_raise_r+0x32>
 800e97a:	4620      	mov	r0, r4
 800e97c:	f000 f830 	bl	800e9e0 <_getpid_r>
 800e980:	462a      	mov	r2, r5
 800e982:	4601      	mov	r1, r0
 800e984:	4620      	mov	r0, r4
 800e986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e98a:	f000 b817 	b.w	800e9bc <_kill_r>
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d00a      	beq.n	800e9a8 <_raise_r+0x4c>
 800e992:	1c59      	adds	r1, r3, #1
 800e994:	d103      	bne.n	800e99e <_raise_r+0x42>
 800e996:	2316      	movs	r3, #22
 800e998:	6003      	str	r3, [r0, #0]
 800e99a:	2001      	movs	r0, #1
 800e99c:	e7e7      	b.n	800e96e <_raise_r+0x12>
 800e99e:	2400      	movs	r4, #0
 800e9a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e9a4:	4628      	mov	r0, r5
 800e9a6:	4798      	blx	r3
 800e9a8:	2000      	movs	r0, #0
 800e9aa:	e7e0      	b.n	800e96e <_raise_r+0x12>

0800e9ac <raise>:
 800e9ac:	4b02      	ldr	r3, [pc, #8]	; (800e9b8 <raise+0xc>)
 800e9ae:	4601      	mov	r1, r0
 800e9b0:	6818      	ldr	r0, [r3, #0]
 800e9b2:	f7ff bfd3 	b.w	800e95c <_raise_r>
 800e9b6:	bf00      	nop
 800e9b8:	20000020 	.word	0x20000020

0800e9bc <_kill_r>:
 800e9bc:	b538      	push	{r3, r4, r5, lr}
 800e9be:	4d07      	ldr	r5, [pc, #28]	; (800e9dc <_kill_r+0x20>)
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	4604      	mov	r4, r0
 800e9c4:	4608      	mov	r0, r1
 800e9c6:	4611      	mov	r1, r2
 800e9c8:	602b      	str	r3, [r5, #0]
 800e9ca:	f7f5 f981 	bl	8003cd0 <_kill>
 800e9ce:	1c43      	adds	r3, r0, #1
 800e9d0:	d102      	bne.n	800e9d8 <_kill_r+0x1c>
 800e9d2:	682b      	ldr	r3, [r5, #0]
 800e9d4:	b103      	cbz	r3, 800e9d8 <_kill_r+0x1c>
 800e9d6:	6023      	str	r3, [r4, #0]
 800e9d8:	bd38      	pop	{r3, r4, r5, pc}
 800e9da:	bf00      	nop
 800e9dc:	20000870 	.word	0x20000870

0800e9e0 <_getpid_r>:
 800e9e0:	f7f5 b96e 	b.w	8003cc0 <_getpid>

0800e9e4 <_init>:
 800e9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9e6:	bf00      	nop
 800e9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ea:	bc08      	pop	{r3}
 800e9ec:	469e      	mov	lr, r3
 800e9ee:	4770      	bx	lr

0800e9f0 <_fini>:
 800e9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9f2:	bf00      	nop
 800e9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9f6:	bc08      	pop	{r3}
 800e9f8:	469e      	mov	lr, r3
 800e9fa:	4770      	bx	lr
