INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'bram_arb' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bram_arb'...
WARNING:sim - A core named 'bram_arb' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bram_arb'...
Delivering associated files for 'bram_arb'...
Delivering EJava files for 'bram_arb'...
Generating implementation netlist for 'bram_arb'...
INFO:sim - Pre-processing HDL files for 'bram_arb'...
Running synthesis for 'bram_arb'
Running ngcbuild...
Writing VEO instantiation template for 'bram_arb'...
Writing Verilog behavioral simulation model for 'bram_arb'...
WARNING:sim - Overwriting existing file
   F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/
   devl/projnav/ipcore_dir/tmp/_cg/bram_arb/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_arb'...
Generating metadata file...
Regenerating ISE project file for 'bram_arb'...
Generating ISE project...
XCO file found: bram_arb.xco
XMDF file found: bram_arb_xmdf.tcl
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb.asy -view all -origin_type imported
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb.ngc -view all -origin_type created
Checking file
"F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/de
vl/projnav/ipcore_dir/tmp/_cg/bram_arb.ngc" for project device match ...
File
"F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/de
vl/projnav/ipcore_dir/tmp/_cg/bram_arb.ngc" device information matches project
device.
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb.sym -view all -origin_type imported
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a
   /devl/projnav/ipcore_dir/tmp/_cg/bram_arb.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/bram_arb.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_arb"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_arb'.
