[project]
name = "hdlgen"
version = "0.0.1.dev1"
description = "An intuitive Python based HDL code generator for Verilog/SystemVerilog and VHDL."
readme = "README.md"
authors = [
    { name = "Kelvin Chung", email = "king.chung@manchester.ac.uk" }
]
requires-python = ">=3.12"
dependencies = []

[build-system]
requires = ["hatchling"]
build-backend = "hatchling.build"

[tool.hatch.build.targets.wheel]
packages = ["src/hdlgen"]

[dependency-groups]
dev = [
    "pre-commit>=4.2.0",
    "pytest>=8.3.5",
    "pytest-cov>=6.1.1",
    "ruff>=0.11.5",
]
