  0~  1: T0, CPU
  1~  2: T0, CPU
  2~  3: T0, CPU
  3~  4: T0, CPU
  4~  5: T0, CPU
   ~ 10: T0, Return from IO Device 2
 10~ 11: T0, CPU
 11~ 12: T0, CPU
 12~ 13: T0, CPU
 13~ 14: T1, CPU
 14~ 15: T1, CPU
 15~ 16: T1, CPU
 16~ 17: T1, CPU
 17~ 18: T0, CPU
   ~ 19: T1, Return from IO Device 1
 18~ 19: T0, CPU
 19~ 20: T0, CPU
 20~ 21: T0, CPU
 21~ 22: T0, CPU
 22~ 23: T0, CPU
 23~ 24: T0, CPU
 24~ 25: T0, CPU
 25~ 26: T0, CPU
 26~ 27: T0, CPU
 27~ 28: T2, CPU
 28~ 29: T2, CPU
 29~ 30: T2, CPU
 30~ 31: T2, CPU
 31~ 32: T2, CPU
 32~ 33: T0, CPU
 33~ 34: T0, CPU
 34~ 35: T0, CPU
 35~ 36: T0, CPU
 36~ 37: T0, CPU
 37~ 38: T0, CPU
 38~ 39: T0, CPU
 39~ 40: T0, CPU
 40~ 41: T0, CPU
 41~ 42: T0, CPU
 42~ 43: T0, CPU
 43~ 44: T0, CPU
 44~ 45: T0, CPU
 45~ 46: T0, CPU
 46~ 47: T0, CPU
 47~ 48: T0, CPU
 48~ 49: T0, CPU
 49~ 50: T0, CPU
 50~ 51: T0, CPU
