#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 19 05:12:41 2020
# Process ID: 18336
# Current directory: C:/Users/student/Desktop/DS Project/digital_watermarking
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9908 C:\Users\student\Desktop\DS Project\digital_watermarking\digital_watermarking.xpr
# Log file: C:/Users/student/Desktop/DS Project/digital_watermarking/vivado.log
# Journal file: C:/Users/student/Desktop/DS Project/digital_watermarking\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/student/Desktop/digital_watermarking' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/student/Desktop/DS Project/image_data.txt', nor could it be found using path 'C:/Users/student/Desktop/image_data.txt'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/student/Desktop/DS Project/watermark_data.txt', nor could it be found using path 'C:/Users/student/Desktop/watermark_data.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 880.555 ; gain = 146.762
update_compile_order -fileset sources_1
close_project
open_project C:/Users/student/Desktop/Trash/Week_Three/Week_Three.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/student/Desktop/Week_Three' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/student/Desktop/likhita/likhita.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/student/Desktop/DCT_module/DCT_module.sim/sim_1/behav/xsim/watermark_data.txt'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/student/Desktop/gaussianfilter.txt'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/student/Desktop/medianfilter.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/student/Desktop/digital_watermarking' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/student/Desktop/DS Project/image_data.txt', nor could it be found using path 'C:/Users/student/Desktop/image_data.txt'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/student/Desktop/DS Project/watermark_data.txt', nor could it be found using path 'C:/Users/student/Desktop/watermark_data.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/unnoised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised
INFO: [VRFC 10-311] analyzing module embedd1
INFO: [VRFC 10-311] analyzing module idct1
INFO: [VRFC 10-311] analyzing module extract1
INFO: [VRFC 10-311] analyzing module watermark1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark1
Compiling module xil_defaultlib.extract1
Compiling module xil_defaultlib.idct1
Compiling module xil_defaultlib.embedd1
Compiling module xil_defaultlib.unnoised
Compiling module xil_defaultlib.unnoised_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unnoised_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/student/Desktop/DS -notrace
couldn't read file "C:/Users/student/Desktop/DS": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 06:51:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1291.102 ; gain = 322.539
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:01:47 . Memory (MB): peak = 1291.102 ; gain = 341.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:52 . Memory (MB): peak = 1291.102 ; gain = 341.953
set_property top dct [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-311] analyzing module embedd
INFO: [VRFC 10-311] analyzing module idct
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-311] analyzing module watermark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.gaussian
Compiling module xil_defaultlib.idct
Compiling module xil_defaultlib.embedd
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/student/Desktop/DS -notrace
couldn't read file "C:/Users/student/Desktop/DS": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 06:53:43 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" Line 103
run: Time (s): cpu = 00:00:06 ; elapsed = 00:02:01 . Memory (MB): peak = 1705.426 ; gain = 390.051
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:02:04 . Memory (MB): peak = 1705.426 ; gain = 411.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:08 . Memory (MB): peak = 1705.426 ; gain = 411.855
current_sim simulation_1
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/student/Desktop/watermark_data.txt {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt}}
export_ip_user_files -of_objects  [get_files {{C:/Users/student/Desktop/DS Project/watermark_data.txt}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/student/Desktop/DS Project/watermark_data.txt}}
export_ip_user_files -of_objects  [get_files {{C:/Users/student/Desktop/DS Project/image_data.txt}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/student/Desktop/DS Project/image_data.txt}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-311] analyzing module embedd
INFO: [VRFC 10-311] analyzing module idct
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-311] analyzing module watermark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.gaussian
Compiling module xil_defaultlib.idct
Compiling module xil_defaultlib.embedd
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" Line 103
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:52 . Memory (MB): peak = 1731.098 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:54 . Memory (MB): peak = 1731.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:57 . Memory (MB): peak = 1731.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top unnoised [current_fileset]
update_compile_order -fileset sources_1
set_property top unnoised_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/unnoised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised
INFO: [VRFC 10-311] analyzing module embedd1
INFO: [VRFC 10-311] analyzing module idct1
INFO: [VRFC 10-311] analyzing module extract1
INFO: [VRFC 10-311] analyzing module watermark1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark1
Compiling module xil_defaultlib.extract1
Compiling module xil_defaultlib.idct1
Compiling module xil_defaultlib.embedd1
Compiling module xil_defaultlib.unnoised
Compiling module xil_defaultlib.unnoised_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unnoised_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 92 is not valid.
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 93 is not valid.
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:51 . Memory (MB): peak = 1731.098 ; gain = 0.000
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:53 . Memory (MB): peak = 1731.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:56 . Memory (MB): peak = 1731.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/student/Desktop/watermark_data.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/student/Desktop/watermark_data.txt
remove_files  -fileset sim_1 C:/Users/student/Desktop/watermark_data.txt
WARNING: [Vivado 12-818] No files matched 'C:/Users/student/Desktop/watermark_data.txt'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/student/Desktop/watermark_data.txt
export_ip_user_files -of_objects  [get_files C:/Users/student/Desktop/watermark_data.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/student/Desktop/watermark_data.txt
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt}}
set_property top dct [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-311] analyzing module embedd
INFO: [VRFC 10-311] analyzing module idct
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-311] analyzing module watermark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.gaussian
Compiling module xil_defaultlib.idct
Compiling module xil_defaultlib.embedd
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" Line 103
run: Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1731.098 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:02:03 . Memory (MB): peak = 1731.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1731.098 ; gain = 0.000
set_property top unnoised [current_fileset]
set_property top unnoised_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 92 is not valid.
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 93 is not valid.
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:43 . Memory (MB): peak = 1732.848 ; gain = 1.750
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:45 . Memory (MB): peak = 1732.848 ; gain = 1.750
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:48 . Memory (MB): peak = 1732.848 ; gain = 1.750
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/unnoised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised
INFO: [VRFC 10-311] analyzing module embedd1
INFO: [VRFC 10-311] analyzing module idct1
INFO: [VRFC 10-311] analyzing module extract1
INFO: [VRFC 10-311] analyzing module watermark1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark1
Compiling module xil_defaultlib.extract1
Compiling module xil_defaultlib.idct1
Compiling module xil_defaultlib.embedd1
Compiling module xil_defaultlib.unnoised
Compiling module xil_defaultlib.unnoised_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unnoised_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 92 is not valid.
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 93 is not valid.
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1734.578 ; gain = 0.000
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:48 . Memory (MB): peak = 1734.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:51 . Memory (MB): peak = 1734.578 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark.txt}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/unnoised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised
INFO: [VRFC 10-311] analyzing module embedd1
INFO: [VRFC 10-311] analyzing module idct1
INFO: [VRFC 10-311] analyzing module extract1
INFO: [VRFC 10-311] analyzing module watermark1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark1
Compiling module xil_defaultlib.extract1
Compiling module xil_defaultlib.idct1
Compiling module xil_defaultlib.embedd1
Compiling module xil_defaultlib.unnoised
Compiling module xil_defaultlib.unnoised_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unnoised_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 92 is not valid.
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 93 is not valid.
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:52 . Memory (MB): peak = 1734.578 ; gain = 0.000
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1734.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:57 . Memory (MB): peak = 1734.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files {{C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark.txt}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark.txt}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'unnoised_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unnoised_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sources_1/new/unnoised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised
INFO: [VRFC 10-311] analyzing module embedd1
INFO: [VRFC 10-311] analyzing module idct1
INFO: [VRFC 10-311] analyzing module extract1
INFO: [VRFC 10-311] analyzing module watermark1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unnoised_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unnoised_tb_behav xil_defaultlib.unnoised_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.watermark1
Compiling module xil_defaultlib.extract1
Compiling module xil_defaultlib.idct1
Compiling module xil_defaultlib.embedd1
Compiling module xil_defaultlib.unnoised
Compiling module xil_defaultlib.unnoised_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unnoised_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unnoised_tb_behav -key {Behavioral:sim_1:Functional:unnoised_tb} -tclbatch {unnoised_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source unnoised_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 92 is not valid.
WARNING: File/Multi-channel descriptor (-1) passed to $fclose in file C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v at line 93 is not valid.
$finish called at time : 25 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/unnoised_tb.v" Line 95
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:43 . Memory (MB): peak = 1734.578 ; gain = 0.000
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1734.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unnoised_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:48 . Memory (MB): peak = 1734.578 ; gain = 0.000
set_property top dct [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/image_data.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e91909a4d5294f0db4de22c769a4045b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ps : File "C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.srcs/sim_1/new/testbench.v" Line 103
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:53 . Memory (MB): peak = 1734.578 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:55 . Memory (MB): peak = 1734.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:57 . Memory (MB): peak = 1734.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 13:07:08 2020...
