

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Thu Oct 29 20:16:35 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.70|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  401|  401|  401|  401|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  400|  400|        50|          -|          -|     8|    no    |
        | + Loop 1.1  |   48|   48|         6|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     14|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|    321|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     232|    347|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U0  |DCT_fmul_32ns_32ns_32_4_max_dsp  |        0|      3|  143|  321|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|      3|  143|  321|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |p_rec_i_i_fu_87_p2      |     +    |      0|  0|   4|           4|           1|
    |rowrcv_fu_75_p2         |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_65           |    and   |      0|  0|   1|           1|           1|
    |exitcond4_i_i_fu_69_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_81_p2       |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_95           |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  14|          18|          14|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |   4|          9|    1|          9|
    |p_12_rec_i_i_reg_52  |   4|          2|    4|          8|
    |rowrcv_0_i_i_reg_41  |   4|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  12|         13|    9|         25|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |p_12_rec_i_i_reg_52  |   4|   0|    4|          0|
    |p_rec_i_i_reg_112    |   4|   0|    4|          0|
    |rowrcv_0_i_i_reg_41  |   4|   0|    4|          0|
    |rowrcv_reg_104       |   4|   0|    4|          0|
    |temp_reg_117         |  32|   0|   32|          0|
    |tmp_1_i_reg_127      |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  89|   0|   89|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | DCT_Loop_1_proc | return value |
|X_dout       |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read       | out |    1|   ap_fifo  |        X        |    pointer   |
|Y_din        | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write      | out |    1|   ap_fifo  |        Y        |    pointer   |
+-------------+-----+-----+------------+-----------------+--------------+

