--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/jo/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml vga_switch_input.twx vga_switch_input.ncd -o
vga_switch_input.twr vga_switch_input.pcf -ucf constraints.ucf

Design file:              vga_switch_input.ncd
Physical constraint file: vga_switch_input.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blue<0>     |   11.770(R)|clk_BUFGP         |   0.000|
blue<1>     |   10.957(R)|clk_BUFGP         |   0.000|
green<0>    |   11.173(R)|clk_BUFGP         |   0.000|
green<1>    |   11.386(R)|clk_BUFGP         |   0.000|
green<2>    |   11.245(R)|clk_BUFGP         |   0.000|
hsync       |    9.866(R)|clk_BUFGP         |   0.000|
red<0>      |   11.249(R)|clk_BUFGP         |   0.000|
red<1>      |   11.686(R)|clk_BUFGP         |   0.000|
red<2>      |   11.841(R)|clk_BUFGP         |   0.000|
vsync       |   10.087(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.493|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |leds<0>        |    5.580|
switches<1>    |leds<1>        |    5.185|
switches<2>    |leds<2>        |    5.589|
switches<3>    |leds<3>        |    5.576|
switches<4>    |leds<4>        |    5.727|
switches<5>    |leds<5>        |    5.688|
switches<6>    |leds<6>        |    5.497|
switches<7>    |leds<7>        |    5.705|
---------------+---------------+---------+


Analysis completed Sun Oct 25 15:26:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



