// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/23/2024 17:14:20"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	start_stop,
	pg,
	ch,
	cq,
	clock_50mhz,
	m,
	ve,
	al,
	Nal,
	ev,
	mef_estado,
	Nout_7seg,
	Nac_7segmentos,
	op_c_deboucing,
	op_deboucing,
	test_buffer_entrada,
	test_buffer_saida);
input 	start_stop;
input 	pg;
input 	ch;
input 	cq;
input 	clock_50mhz;
output 	m;
output 	ve;
output 	al;
output 	Nal;
output 	ev;
output 	[1:0] mef_estado;
output 	[7:0] Nout_7seg;
output 	[3:0] Nac_7segmentos;
input 	op_c_deboucing;
input 	op_deboucing;
output 	[6:0] test_buffer_entrada;
output 	[6:0] test_buffer_saida;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \somador_subtrator_2|gate_5|WideOr0~30 ;
wire \clock_50mhz~combout ;
wire \divisor_f|ff_1|q~regout ;
wire \start_stop~combout ;
wire \ch~combout ;
wire \mef_1|jk_1|q~regout ;
wire \mef_1|jk_2|q~0_combout ;
wire \pg~combout ;
wire \cq~combout ;
wire \op_c_deboucing~combout ;
wire \contador_entrada_rolhas|ff_1|q~regout ;
wire \contador_entrada_rolhas|ff_2|q~regout ;
wire \contador_entrada_rolhas|ff_3|q~regout ;
wire \contador_entrada_rolhas|ff_4|q~regout ;
wire \contador_entrada_rolhas|gate_3|S~combout ;
wire \contador_entrada_rolhas|ff_5|q~regout ;
wire \contador_entrada_rolhas|ff_6|q~regout ;
wire \contador_entrada_rolhas|ff_7|q~regout ;
wire \somador_subtrator_1|gate_8|WideAnd0~0_combout ;
wire \buffer_bandeja|gate_4|S~combout ;
wire \mux_6|NSEL_and_A~combout ;
wire \mux_4|NSEL_and_A~combout ;
wire \buffer_bandeja|gate_2|S~combout ;
wire \mux_3|OUT~combout ;
wire \somador_subtrator_2|gate_5|WideOr0~32_cout0 ;
wire \somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ;
wire \somador_subtrator_2|gate_5|WideOr0~27 ;
wire \somador_subtrator_2|gate_5|WideOr0~27COUT1_37 ;
wire \somador_subtrator_2|gate_5|WideOr0~22 ;
wire \somador_subtrator_2|gate_5|WideOr0~22COUT1_38 ;
wire \somador_subtrator_2|gate_5|WideOr0~15_combout ;
wire \op_deboucing~combout ;
wire \mux_8|gate_4|WideAnd0~5_combout ;
wire \seletor_1|gate_3|S~0_combout ;
wire \m_min_rolhas|gate_3|S~1_combout ;
wire \seletor_1|gate_3|S~1_combout ;
wire \buffer_bandeja|gate_16|S~0_combout ;
wire \buffer_bandeja|ff_4|q_bar~regout ;
wire \somador_subtrator_2|gate_5|WideOr0~17 ;
wire \somador_subtrator_2|gate_5|WideOr0~12 ;
wire \somador_subtrator_2|gate_5|WideOr0~12COUT1_39 ;
wire \somador_subtrator_2|gate_5|WideOr0~5_combout ;
wire \buffer_bandeja|gate_18|S~0_combout ;
wire \buffer_bandeja|ff_6|q_bar~regout ;
wire \m_min_rolhas|gate_3|S~0_combout ;
wire \mux_5|OUT~combout ;
wire \somador_subtrator_2|gate_5|WideOr0~10_combout ;
wire \buffer_bandeja|gate_17|S~0_combout ;
wire \buffer_bandeja|ff_5|q_bar~regout ;
wire \somador_subtrator_2|gate_5|WideOr0~20_combout ;
wire \buffer_bandeja|gate_15|S~0_combout ;
wire \buffer_bandeja|ff_3|q~regout ;
wire \buffer_bandeja|gate_1|S~combout ;
wire \buffer_bandeja|ff_3|q_bar~regout ;
wire \mux_2|NSEL_and_A~combout ;
wire \somador_subtrator_2|gate_5|WideOr0~25_combout ;
wire \buffer_bandeja|gate_14|S~0_combout ;
wire \buffer_bandeja|ff_2|q~regout ;
wire \buffer_bandeja|ff_4|q~regout ;
wire \buffer_bandeja|gate_3|S~combout ;
wire \buffer_bandeja|ff_5|q~regout ;
wire \buffer_bandeja|ff_6|q~regout ;
wire \somador_subtrator_1|gate_5|WideOr0~0_combout ;
wire \buffer_bandeja|ff_1|q_bar~regout ;
wire \mux_7|NSEL_and_A~combout ;
wire \somador_subtrator_2|gate_5|WideOr0~7 ;
wire \somador_subtrator_2|gate_5|WideOr0~7COUT1_40 ;
wire \somador_subtrator_2|gate_5|WideOr0~0_combout ;
wire \buffer_bandeja|gate_19|S~0_combout ;
wire \buffer_bandeja|ff_7|q~regout ;
wire \buffer_bandeja|gate_5|S~combout ;
wire \buffer_bandeja|ff_7|q_bar~regout ;
wire \buffer_bandeja|gate_13|S~0_combout ;
wire \buffer_bandeja|ff_1|q~regout ;
wire \buffer_bandeja|ff_2|q_bar~regout ;
wire \m_aus_rolhas|gate_1|WideOr0~combout ;
wire \mef_1|gate_10|WideAnd0~combout ;
wire \contador_duzias|ff_1|q~regout ;
wire \contador_duzias|ff_2|q~regout ;
wire \contador_duzias|ff_3|q~regout ;
wire \contador_duzias|ff_4|q~regout ;
wire \reset_1|gate_1|S~combout ;
wire \mef_1|jk_2|q~1_combout ;
wire \mef_1|jk_2|q~regout ;
wire \mef_1|gate_11|WideAnd0~combout ;
wire \mef_1|gate_9|WideAnd0~combout ;
wire \mef_1|gate_8|S~0_combout ;
wire \mef_1|gate_8|S~1_combout ;
wire \contador_display|ff_1|q~regout ;
wire \contador_dezenas_duzias|ff_2|q~regout ;
wire \contador_dezenas_duzias|ff_3|q~regout ;
wire \contador_dezenas_duzias|ff_4|q~regout ;
wire \gate_2|S~combout ;
wire \contador_dezenas_duzias|ff_1|q~regout ;
wire \mux_10|gate_4|WideAnd0~0_combout ;
wire \mux_8|gate_4|WideAnd0~3_combout ;
wire \mux_11|gate_3|WideAnd0~2_combout ;
wire \mux_9|gate_4|WideAnd0~6_combout ;
wire \mux_8|gate_4|WideAnd0~0_combout ;
wire \mux_11|gate_3|WideAnd0~0_combout ;
wire \mux_8|gate_4|WideAnd0~6_combout ;
wire \mux_11|gate_3|WideAnd0~1_combout ;
wire \mux_11|gate_3|WideAnd0~3_combout ;
wire \codificador_garrafas_2|gate_1|S~0_combout ;
wire \contador_display|ff_2|q~regout ;
wire \mux_11|gate_5|WideOr0~0_combout ;
wire \mux_11|gate_5|WideOr0~1_combout ;
wire \mux_10|gate_5|WideOr0~1_combout ;
wire \mux_10|gate_4|WideAnd0~1_combout ;
wire \mux_10|gate_4|WideAnd0~2_combout ;
wire \mux_10|gate_4|WideAnd0~3_combout ;
wire \mux_10|gate_4|WideAnd0~4_combout ;
wire \mux_10|gate_4|WideAnd0~5_combout ;
wire \mux_10|gate_3|WideAnd0~0_combout ;
wire \mux_10|gate_3|WideAnd0~1_combout ;
wire \mux_10|gate_3|WideAnd0~2_combout ;
wire \mux_10|gate_5|WideOr0~0_combout ;
wire \mux_10|gate_5|WideOr0~2_combout ;
wire \mux_9|gate_4|WideAnd0~1_combout ;
wire \mux_9|gate_4|WideAnd0~0_combout ;
wire \mux_9|gate_4|WideAnd0~2_combout ;
wire \demux_1|gate_3|WideAnd0~0_combout ;
wire \mux_9|gate_5|WideOr0~0_combout ;
wire \mux_9|gate_5|WideOr0~1_combout ;
wire \mux_9|gate_4|WideAnd0~4_combout ;
wire \mux_9|gate_4|WideAnd0~3_combout ;
wire \mux_9|gate_4|WideAnd0~5_combout ;
wire \mux_9|gate_5|WideOr0~2_combout ;
wire \mux_8|gate_4|WideAnd0~7_combout ;
wire \mux_8|gate_4|WideAnd0~8_combout ;
wire \mux_8|gate_4|WideAnd0~1_combout ;
wire \mux_8|gate_4|WideAnd0~2_combout ;
wire \mux_8|gate_4|WideAnd0~4_combout ;
wire \mux_8|gate_4|WideAnd0~9_combout ;
wire \mux_8|gate_5|WideOr0~0_combout ;
wire \mux_8|gate_5|WideOr0~1_combout ;
wire \mux_8|gate_5|WideOr0~2_combout ;
wire \bcd_1|gate_23|WideOr0~combout ;
wire \bcd_1|gate_19|WideOr0~0_combout ;
wire \bcd_1|gate_15|S~0_combout ;
wire \bcd_1|gate_12|WideOr0~0_combout ;
wire \bcd_1|gate_7|WideOr0~combout ;
wire \bcd_1|gate_6|WideOr0~combout ;
wire \bcd_1|gate_3|WideOr0~combout ;
wire \demux_1|gate_3|WideAnd0~1_combout ;
wire \demux_1|gate_3|WideAnd0~2_combout ;
wire \demux_1|gate_1|WideAnd0~combout ;


// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock_50mhz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock_50mhz~combout ),
	.padio(clock_50mhz));
// synopsys translate_off
defparam \clock_50mhz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \divisor_f|ff_1|q (
// Equation(s):
// \divisor_f|ff_1|q~regout  = DFFEAS((((!\divisor_f|ff_1|q~regout ))), \clock_50mhz~combout , VCC, , , , , , )

	.clk(\clock_50mhz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\divisor_f|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_1|q .lut_mask = "0f0f";
defparam \divisor_f|ff_1|q .operation_mode = "normal";
defparam \divisor_f|ff_1|q .output_mode = "reg_only";
defparam \divisor_f|ff_1|q .register_cascade_mode = "off";
defparam \divisor_f|ff_1|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start_stop~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start_stop~combout ),
	.padio(start_stop));
// synopsys translate_off
defparam \start_stop~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch~combout ),
	.padio(ch));
// synopsys translate_off
defparam \ch~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \mef_1|jk_1|q (
// Equation(s):
// \mef_1|jk_1|q~regout  = DFFEAS((\mef_1|jk_2|q~regout  & ((\mef_1|jk_1|q~regout  & (!\start_stop~combout )) # (!\mef_1|jk_1|q~regout  & (\start_stop~combout  & \ch~combout )))) # (!\mef_1|jk_2|q~regout  & (\mef_1|jk_1|q~regout )), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\start_stop~combout ),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_1|q .lut_mask = "6c4c";
defparam \mef_1|jk_1|q .operation_mode = "normal";
defparam \mef_1|jk_1|q .output_mode = "reg_only";
defparam \mef_1|jk_1|q .register_cascade_mode = "off";
defparam \mef_1|jk_1|q .sum_lutc_input = "datac";
defparam \mef_1|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \mef_1|jk_2|q~0 (
// Equation(s):
// \mef_1|jk_2|q~0_combout  = ((!\ch~combout  & (!\mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ch~combout ),
	.datac(\mef_1|jk_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~0 .lut_mask = "0303";
defparam \mef_1|jk_2|q~0 .operation_mode = "normal";
defparam \mef_1|jk_2|q~0 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~0 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~0 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pg~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pg~combout ),
	.padio(pg));
// synopsys translate_off
defparam \pg~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \cq~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cq~combout ),
	.padio(cq));
// synopsys translate_off
defparam \cq~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_c_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_c_deboucing~combout ),
	.padio(op_c_deboucing));
// synopsys translate_off
defparam \op_c_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \contador_entrada_rolhas|ff_1|q (
// Equation(s):
// \contador_entrada_rolhas|ff_1|q~regout  = DFFEAS((((!\contador_entrada_rolhas|ff_1|q~regout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_1|q .lut_mask = "00ff";
defparam \contador_entrada_rolhas|ff_1|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_1|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_1|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_1|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \contador_entrada_rolhas|ff_2|q (
// Equation(s):
// \contador_entrada_rolhas|ff_2|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_2|q~regout  $ (((\contador_entrada_rolhas|ff_1|q~regout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_2|q~regout ),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_2|q .lut_mask = "33cc";
defparam \contador_entrada_rolhas|ff_2|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_2|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_2|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_2|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \contador_entrada_rolhas|ff_3|q (
// Equation(s):
// \contador_entrada_rolhas|ff_3|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_3|q~regout  $ (((\contador_entrada_rolhas|ff_2|q~regout  & \contador_entrada_rolhas|ff_1|q~regout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_3|q .lut_mask = "3ccc";
defparam \contador_entrada_rolhas|ff_3|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_3|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_3|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_3|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \contador_entrada_rolhas|ff_4|q (
// Equation(s):
// \contador_entrada_rolhas|ff_4|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_4|q~regout  $ (((\contador_entrada_rolhas|ff_3|q~regout  & (\contador_entrada_rolhas|ff_1|q~regout  & \contador_entrada_rolhas|ff_2|q~regout )))), GLOBAL(\op_c_deboucing~combout 
// ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_3|q~regout ),
	.datab(\contador_entrada_rolhas|ff_1|q~regout ),
	.datac(\contador_entrada_rolhas|ff_4|q~regout ),
	.datad(\contador_entrada_rolhas|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_4|q .lut_mask = "78f0";
defparam \contador_entrada_rolhas|ff_4|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_4|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_4|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_4|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \contador_entrada_rolhas|gate_3|S (
// Equation(s):
// \contador_entrada_rolhas|gate_3|S~combout  = (\contador_entrada_rolhas|ff_4|q~regout  & (\contador_entrada_rolhas|ff_1|q~regout  & (\contador_entrada_rolhas|ff_3|q~regout  & \contador_entrada_rolhas|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_4|q~regout ),
	.datab(\contador_entrada_rolhas|ff_1|q~regout ),
	.datac(\contador_entrada_rolhas|ff_3|q~regout ),
	.datad(\contador_entrada_rolhas|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_entrada_rolhas|gate_3|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|gate_3|S .lut_mask = "8000";
defparam \contador_entrada_rolhas|gate_3|S .operation_mode = "normal";
defparam \contador_entrada_rolhas|gate_3|S .output_mode = "comb_only";
defparam \contador_entrada_rolhas|gate_3|S .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|gate_3|S .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|gate_3|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \contador_entrada_rolhas|ff_5|q (
// Equation(s):
// \contador_entrada_rolhas|ff_5|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_5|q~regout  $ ((((\contador_entrada_rolhas|gate_3|S~combout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|gate_3|S~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_5|q .lut_mask = "5a5a";
defparam \contador_entrada_rolhas|ff_5|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_5|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_5|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_5|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \contador_entrada_rolhas|ff_6|q (
// Equation(s):
// \contador_entrada_rolhas|ff_6|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_6|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & (\contador_entrada_rolhas|gate_3|S~combout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(\contador_entrada_rolhas|ff_6|q~regout ),
	.datac(\contador_entrada_rolhas|gate_3|S~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_6|q .lut_mask = "6c6c";
defparam \contador_entrada_rolhas|ff_6|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_6|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_6|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_6|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \contador_entrada_rolhas|ff_7|q (
// Equation(s):
// \contador_entrada_rolhas|ff_7|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_7|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & (\contador_entrada_rolhas|ff_6|q~regout  & \contador_entrada_rolhas|gate_3|S~combout )))), 
// GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(\contador_entrada_rolhas|ff_7|q~regout ),
	.datac(\contador_entrada_rolhas|ff_6|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_7|q .lut_mask = "6ccc";
defparam \contador_entrada_rolhas|ff_7|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_7|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_7|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_7|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \somador_subtrator_1|gate_8|WideAnd0~0 (
// Equation(s):
// \somador_subtrator_1|gate_8|WideAnd0~0_combout  = (((!\buffer_bandeja|ff_7|q_bar~regout  & \contador_entrada_rolhas|ff_7|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_7|q_bar~regout ),
	.datad(\contador_entrada_rolhas|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_1|gate_8|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .lut_mask = "0f00";
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .operation_mode = "normal";
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .output_mode = "comb_only";
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .register_cascade_mode = "off";
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .sum_lutc_input = "datac";
defparam \somador_subtrator_1|gate_8|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \buffer_bandeja|gate_4|S (
// Equation(s):
// \buffer_bandeja|gate_4|S~combout  = ((\buffer_bandeja|ff_5|q~regout  & ((\buffer_bandeja|gate_3|S~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_5|q~regout ),
	.datac(vcc),
	.datad(\buffer_bandeja|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_4|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_4|S .lut_mask = "cc00";
defparam \buffer_bandeja|gate_4|S .operation_mode = "normal";
defparam \buffer_bandeja|gate_4|S .output_mode = "comb_only";
defparam \buffer_bandeja|gate_4|S .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_4|S .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_4|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \mux_6|NSEL_and_A (
// Equation(s):
// \mux_6|NSEL_and_A~combout  = (\contador_entrada_rolhas|ff_2|q~regout  & (((!\buffer_bandeja|ff_3|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout )) # (!\m_min_rolhas|gate_3|S~0_combout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_3|q_bar~regout ),
	.datab(\buffer_bandeja|ff_2|q_bar~regout ),
	.datac(\m_min_rolhas|gate_3|S~0_combout ),
	.datad(\contador_entrada_rolhas|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_6|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_6|NSEL_and_A .lut_mask = "1f00";
defparam \mux_6|NSEL_and_A .operation_mode = "normal";
defparam \mux_6|NSEL_and_A .output_mode = "comb_only";
defparam \mux_6|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_6|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_6|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \mux_4|NSEL_and_A (
// Equation(s):
// \mux_4|NSEL_and_A~combout  = (\contador_entrada_rolhas|ff_4|q~regout  & (((!\buffer_bandeja|ff_2|q_bar~regout  & !\buffer_bandeja|ff_3|q_bar~regout )) # (!\m_min_rolhas|gate_3|S~0_combout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\buffer_bandeja|ff_3|q_bar~regout ),
	.datac(\contador_entrada_rolhas|ff_4|q~regout ),
	.datad(\m_min_rolhas|gate_3|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|NSEL_and_A .lut_mask = "10f0";
defparam \mux_4|NSEL_and_A .operation_mode = "normal";
defparam \mux_4|NSEL_and_A .output_mode = "comb_only";
defparam \mux_4|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_4|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_4|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \buffer_bandeja|gate_2|S (
// Equation(s):
// \buffer_bandeja|gate_2|S~combout  = ((\buffer_bandeja|ff_2|q~regout  & (\buffer_bandeja|ff_3|q~regout  & \buffer_bandeja|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_2|q~regout ),
	.datac(\buffer_bandeja|ff_3|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_2|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_2|S .lut_mask = "c000";
defparam \buffer_bandeja|gate_2|S .operation_mode = "normal";
defparam \buffer_bandeja|gate_2|S .output_mode = "comb_only";
defparam \buffer_bandeja|gate_2|S .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_2|S .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_2|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \mux_3|OUT (
// Equation(s):
// \mux_3|OUT~combout  = (\contador_entrada_rolhas|ff_5|q~regout ) # ((\m_min_rolhas|gate_3|S~0_combout  & ((\buffer_bandeja|ff_2|q_bar~regout ) # (\buffer_bandeja|ff_3|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\buffer_bandeja|ff_3|q_bar~regout ),
	.datac(\contador_entrada_rolhas|ff_5|q~regout ),
	.datad(\m_min_rolhas|gate_3|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|OUT~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|OUT .lut_mask = "fef0";
defparam \mux_3|OUT .operation_mode = "normal";
defparam \mux_3|OUT .output_mode = "comb_only";
defparam \mux_3|OUT .register_cascade_mode = "off";
defparam \mux_3|OUT .sum_lutc_input = "datac";
defparam \mux_3|OUT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~32 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~32_cout0  = CARRY(((!\buffer_bandeja|ff_6|q_bar~regout )))
// \somador_subtrator_2|gate_5|WideOr0~32COUT1_36  = CARRY(((!\buffer_bandeja|ff_6|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~30 ),
	.regout(),
	.cout(),
	.cout0(\somador_subtrator_2|gate_5|WideOr0~32_cout0 ),
	.cout1(\somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ));
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~32 .lut_mask = "ff33";
defparam \somador_subtrator_2|gate_5|WideOr0~32 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~32 .output_mode = "none";
defparam \somador_subtrator_2|gate_5|WideOr0~32 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~32 .sum_lutc_input = "datac";
defparam \somador_subtrator_2|gate_5|WideOr0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~25 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~25_combout  = \somador_subtrator_1|gate_8|WideAnd0~0_combout  $ (\mux_2|NSEL_and_A~combout  $ ((\somador_subtrator_2|gate_5|WideOr0~32_cout0 )))
// \somador_subtrator_2|gate_5|WideOr0~27  = CARRY((\somador_subtrator_1|gate_8|WideAnd0~0_combout  & (!\mux_2|NSEL_and_A~combout  & !\somador_subtrator_2|gate_5|WideOr0~32_cout0 )) # (!\somador_subtrator_1|gate_8|WideAnd0~0_combout  & 
// ((!\somador_subtrator_2|gate_5|WideOr0~32_cout0 ) # (!\mux_2|NSEL_and_A~combout ))))
// \somador_subtrator_2|gate_5|WideOr0~27COUT1_37  = CARRY((\somador_subtrator_1|gate_8|WideAnd0~0_combout  & (!\mux_2|NSEL_and_A~combout  & !\somador_subtrator_2|gate_5|WideOr0~32COUT1_36 )) # (!\somador_subtrator_1|gate_8|WideAnd0~0_combout  & 
// ((!\somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ) # (!\mux_2|NSEL_and_A~combout ))))

	.clk(gnd),
	.dataa(\somador_subtrator_1|gate_8|WideAnd0~0_combout ),
	.datab(\mux_2|NSEL_and_A~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\somador_subtrator_2|gate_5|WideOr0~32_cout0 ),
	.cin1(\somador_subtrator_2|gate_5|WideOr0~32COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\somador_subtrator_2|gate_5|WideOr0~27 ),
	.cout1(\somador_subtrator_2|gate_5|WideOr0~27COUT1_37 ));
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~25 .cin0_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .cin1_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .lut_mask = "9617";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~20 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~20_combout  = \buffer_bandeja|ff_5|q_bar~regout  $ (\mux_3|OUT~combout  $ ((\somador_subtrator_2|gate_5|WideOr0~27 )))
// \somador_subtrator_2|gate_5|WideOr0~22  = CARRY((\buffer_bandeja|ff_5|q_bar~regout  & (\mux_3|OUT~combout  & !\somador_subtrator_2|gate_5|WideOr0~27 )) # (!\buffer_bandeja|ff_5|q_bar~regout  & ((\mux_3|OUT~combout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~27 ))))
// \somador_subtrator_2|gate_5|WideOr0~22COUT1_38  = CARRY((\buffer_bandeja|ff_5|q_bar~regout  & (\mux_3|OUT~combout  & !\somador_subtrator_2|gate_5|WideOr0~27COUT1_37 )) # (!\buffer_bandeja|ff_5|q_bar~regout  & ((\mux_3|OUT~combout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~27COUT1_37 ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_5|q_bar~regout ),
	.datab(\mux_3|OUT~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\somador_subtrator_2|gate_5|WideOr0~27 ),
	.cin1(\somador_subtrator_2|gate_5|WideOr0~27COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\somador_subtrator_2|gate_5|WideOr0~22 ),
	.cout1(\somador_subtrator_2|gate_5|WideOr0~22COUT1_38 ));
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~20 .cin0_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .cin1_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .lut_mask = "964d";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~15 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~15_combout  = \mux_4|NSEL_and_A~combout  $ (\buffer_bandeja|ff_4|q_bar~regout  $ ((!\somador_subtrator_2|gate_5|WideOr0~22 )))
// \somador_subtrator_2|gate_5|WideOr0~17  = CARRY((\mux_4|NSEL_and_A~combout  & (\buffer_bandeja|ff_4|q_bar~regout  & !\somador_subtrator_2|gate_5|WideOr0~22COUT1_38 )) # (!\mux_4|NSEL_and_A~combout  & ((\buffer_bandeja|ff_4|q_bar~regout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~22COUT1_38 ))))

	.clk(gnd),
	.dataa(\mux_4|NSEL_and_A~combout ),
	.datab(\buffer_bandeja|ff_4|q_bar~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\somador_subtrator_2|gate_5|WideOr0~22 ),
	.cin1(\somador_subtrator_2|gate_5|WideOr0~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.regout(),
	.cout(\somador_subtrator_2|gate_5|WideOr0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~15 .cin0_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .cin1_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .lut_mask = "694d";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_deboucing~combout ),
	.padio(op_deboucing));
// synopsys translate_off
defparam \op_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \mux_8|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~5_combout  = ((!\buffer_bandeja|ff_6|q_bar~regout  & ((!\buffer_bandeja|ff_7|q_bar~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(vcc),
	.datad(\buffer_bandeja|ff_7|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~5 .lut_mask = "0033";
defparam \mux_8|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \seletor_1|gate_3|S~0 (
// Equation(s):
// \seletor_1|gate_3|S~0_combout  = ((\buffer_bandeja|ff_5|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  & \buffer_bandeja|ff_3|q_bar~regout ))) # (!\mux_8|gate_4|WideAnd0~5_combout )

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_5|q_bar~regout ),
	.datab(\buffer_bandeja|ff_4|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\mux_8|gate_4|WideAnd0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~0 .lut_mask = "80ff";
defparam \seletor_1|gate_3|S~0 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~0 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~0 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~0 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \m_min_rolhas|gate_3|S~1 (
// Equation(s):
// \m_min_rolhas|gate_3|S~1_combout  = ((\m_min_rolhas|gate_3|S~0_combout  & ((\buffer_bandeja|ff_2|q_bar~regout ) # (\buffer_bandeja|ff_3|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\m_min_rolhas|gate_3|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_min_rolhas|gate_3|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m_min_rolhas|gate_3|S~1 .lut_mask = "fa00";
defparam \m_min_rolhas|gate_3|S~1 .operation_mode = "normal";
defparam \m_min_rolhas|gate_3|S~1 .output_mode = "comb_only";
defparam \m_min_rolhas|gate_3|S~1 .register_cascade_mode = "off";
defparam \m_min_rolhas|gate_3|S~1 .sum_lutc_input = "datac";
defparam \m_min_rolhas|gate_3|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \seletor_1|gate_3|S~1 (
// Equation(s):
// \seletor_1|gate_3|S~1_combout  = (\seletor_1|gate_3|S~0_combout  & (!\mef_1|gate_10|WideAnd0~combout  & ((\op_deboucing~combout ) # (\m_min_rolhas|gate_3|S~1_combout ))))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(\seletor_1|gate_3|S~0_combout ),
	.datac(\m_min_rolhas|gate_3|S~1_combout ),
	.datad(\mef_1|gate_10|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~1 .lut_mask = "00c8";
defparam \seletor_1|gate_3|S~1 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~1 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~1 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~1 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \buffer_bandeja|gate_16|S~0 (
// Equation(s):
// \buffer_bandeja|gate_16|S~0_combout  = (((\somador_subtrator_2|gate_5|WideOr0~15_combout  & \seletor_1|gate_3|S~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_16|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_16|S~0 .lut_mask = "f000";
defparam \buffer_bandeja|gate_16|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_16|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_16|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_16|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_16|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \buffer_bandeja|ff_4|q_bar (
// Equation(s):
// \buffer_bandeja|ff_4|q_bar~regout  = DFFEAS((\buffer_bandeja|gate_2|S~combout  & ((\buffer_bandeja|gate_16|S~0_combout  & ((\buffer_bandeja|ff_4|q_bar~regout ))) # (!\buffer_bandeja|gate_16|S~0_combout  & (!\buffer_bandeja|ff_4|q~regout )))) # 
// (!\buffer_bandeja|gate_2|S~combout  & (((\buffer_bandeja|ff_4|q_bar~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_4|q~regout ),
	.datab(\buffer_bandeja|gate_2|S~combout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|gate_16|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_4|q_bar .lut_mask = "f074";
defparam \buffer_bandeja|ff_4|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_4|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_4|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_4|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_4|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~10 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~10_combout  = \buffer_bandeja|ff_3|q_bar~regout  $ (\mux_5|OUT~combout  $ ((\somador_subtrator_2|gate_5|WideOr0~17 )))
// \somador_subtrator_2|gate_5|WideOr0~12  = CARRY((\buffer_bandeja|ff_3|q_bar~regout  & (\mux_5|OUT~combout  & !\somador_subtrator_2|gate_5|WideOr0~17 )) # (!\buffer_bandeja|ff_3|q_bar~regout  & ((\mux_5|OUT~combout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~17 ))))
// \somador_subtrator_2|gate_5|WideOr0~12COUT1_39  = CARRY((\buffer_bandeja|ff_3|q_bar~regout  & (\mux_5|OUT~combout  & !\somador_subtrator_2|gate_5|WideOr0~17 )) # (!\buffer_bandeja|ff_3|q_bar~regout  & ((\mux_5|OUT~combout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~17 ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_3|q_bar~regout ),
	.datab(\mux_5|OUT~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\somador_subtrator_2|gate_5|WideOr0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\somador_subtrator_2|gate_5|WideOr0~12 ),
	.cout1(\somador_subtrator_2|gate_5|WideOr0~12COUT1_39 ));
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~10 .cin_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .lut_mask = "964d";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~5 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~5_combout  = \mux_6|NSEL_and_A~combout  $ (\buffer_bandeja|ff_2|q_bar~regout  $ ((!(!\somador_subtrator_2|gate_5|WideOr0~17  & \somador_subtrator_2|gate_5|WideOr0~12 ) # (\somador_subtrator_2|gate_5|WideOr0~17  & 
// \somador_subtrator_2|gate_5|WideOr0~12COUT1_39 ))))
// \somador_subtrator_2|gate_5|WideOr0~7  = CARRY((\mux_6|NSEL_and_A~combout  & (\buffer_bandeja|ff_2|q_bar~regout  & !\somador_subtrator_2|gate_5|WideOr0~12 )) # (!\mux_6|NSEL_and_A~combout  & ((\buffer_bandeja|ff_2|q_bar~regout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~12 ))))
// \somador_subtrator_2|gate_5|WideOr0~7COUT1_40  = CARRY((\mux_6|NSEL_and_A~combout  & (\buffer_bandeja|ff_2|q_bar~regout  & !\somador_subtrator_2|gate_5|WideOr0~12COUT1_39 )) # (!\mux_6|NSEL_and_A~combout  & ((\buffer_bandeja|ff_2|q_bar~regout ) # 
// (!\somador_subtrator_2|gate_5|WideOr0~12COUT1_39 ))))

	.clk(gnd),
	.dataa(\mux_6|NSEL_and_A~combout ),
	.datab(\buffer_bandeja|ff_2|q_bar~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\somador_subtrator_2|gate_5|WideOr0~17 ),
	.cin0(\somador_subtrator_2|gate_5|WideOr0~12 ),
	.cin1(\somador_subtrator_2|gate_5|WideOr0~12COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\somador_subtrator_2|gate_5|WideOr0~7 ),
	.cout1(\somador_subtrator_2|gate_5|WideOr0~7COUT1_40 ));
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~5 .cin0_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .cin1_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .cin_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .lut_mask = "694d";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .operation_mode = "arithmetic";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \buffer_bandeja|gate_18|S~0 (
// Equation(s):
// \buffer_bandeja|gate_18|S~0_combout  = (((\somador_subtrator_2|gate_5|WideOr0~5_combout  & \seletor_1|gate_3|S~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_18|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_18|S~0 .lut_mask = "f000";
defparam \buffer_bandeja|gate_18|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_18|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_18|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_18|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_18|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \buffer_bandeja|ff_6|q_bar (
// Equation(s):
// \buffer_bandeja|ff_6|q_bar~regout  = DFFEAS((\buffer_bandeja|gate_4|S~combout  & ((\buffer_bandeja|gate_18|S~0_combout  & ((\buffer_bandeja|ff_6|q_bar~regout ))) # (!\buffer_bandeja|gate_18|S~0_combout  & (!\buffer_bandeja|ff_6|q~regout )))) # 
// (!\buffer_bandeja|gate_4|S~combout  & (((\buffer_bandeja|ff_6|q_bar~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_6|q~regout ),
	.datab(\buffer_bandeja|gate_4|S~combout ),
	.datac(\buffer_bandeja|gate_18|S~0_combout ),
	.datad(\buffer_bandeja|ff_6|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_6|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_6|q_bar .lut_mask = "f704";
defparam \buffer_bandeja|ff_6|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_6|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_6|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_6|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_6|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \m_min_rolhas|gate_3|S~0 (
// Equation(s):
// \m_min_rolhas|gate_3|S~0_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_5|q_bar~regout  & (\buffer_bandeja|ff_7|q_bar~regout  & \buffer_bandeja|ff_4|q_bar~regout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_6|q_bar~regout ),
	.datab(\buffer_bandeja|ff_5|q_bar~regout ),
	.datac(\buffer_bandeja|ff_7|q_bar~regout ),
	.datad(\buffer_bandeja|ff_4|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_min_rolhas|gate_3|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m_min_rolhas|gate_3|S~0 .lut_mask = "8000";
defparam \m_min_rolhas|gate_3|S~0 .operation_mode = "normal";
defparam \m_min_rolhas|gate_3|S~0 .output_mode = "comb_only";
defparam \m_min_rolhas|gate_3|S~0 .register_cascade_mode = "off";
defparam \m_min_rolhas|gate_3|S~0 .sum_lutc_input = "datac";
defparam \m_min_rolhas|gate_3|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \mux_5|OUT (
// Equation(s):
// \mux_5|OUT~combout  = (\contador_entrada_rolhas|ff_3|q~regout ) # ((\m_min_rolhas|gate_3|S~0_combout  & ((\buffer_bandeja|ff_3|q_bar~regout ) # (\buffer_bandeja|ff_2|q_bar~regout ))))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_3|q~regout ),
	.datab(\buffer_bandeja|ff_3|q_bar~regout ),
	.datac(\buffer_bandeja|ff_2|q_bar~regout ),
	.datad(\m_min_rolhas|gate_3|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_5|OUT~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_5|OUT .lut_mask = "feaa";
defparam \mux_5|OUT .operation_mode = "normal";
defparam \mux_5|OUT .output_mode = "comb_only";
defparam \mux_5|OUT .register_cascade_mode = "off";
defparam \mux_5|OUT .sum_lutc_input = "datac";
defparam \mux_5|OUT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \buffer_bandeja|gate_17|S~0 (
// Equation(s):
// \buffer_bandeja|gate_17|S~0_combout  = (((\somador_subtrator_2|gate_5|WideOr0~10_combout  & \seletor_1|gate_3|S~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_17|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_17|S~0 .lut_mask = "f000";
defparam \buffer_bandeja|gate_17|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_17|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_17|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_17|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_17|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \buffer_bandeja|ff_5|q_bar (
// Equation(s):
// \buffer_bandeja|ff_5|q_bar~regout  = DFFEAS((\buffer_bandeja|gate_3|S~combout  & ((\buffer_bandeja|gate_17|S~0_combout  & ((\buffer_bandeja|ff_5|q_bar~regout ))) # (!\buffer_bandeja|gate_17|S~0_combout  & (!\buffer_bandeja|ff_5|q~regout )))) # 
// (!\buffer_bandeja|gate_3|S~combout  & (((\buffer_bandeja|ff_5|q_bar~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|gate_3|S~combout ),
	.datab(\buffer_bandeja|ff_5|q~regout ),
	.datac(\buffer_bandeja|ff_5|q_bar~regout ),
	.datad(\buffer_bandeja|gate_17|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_5|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_5|q_bar .lut_mask = "f072";
defparam \buffer_bandeja|ff_5|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_5|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_5|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_5|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_5|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \buffer_bandeja|gate_15|S~0 (
// Equation(s):
// \buffer_bandeja|gate_15|S~0_combout  = (((\somador_subtrator_2|gate_5|WideOr0~20_combout  & \seletor_1|gate_3|S~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\somador_subtrator_2|gate_5|WideOr0~20_combout ),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_15|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_15|S~0 .lut_mask = "f000";
defparam \buffer_bandeja|gate_15|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_15|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_15|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_15|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_15|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \buffer_bandeja|ff_3|q (
// Equation(s):
// \buffer_bandeja|ff_3|q~regout  = DFFEAS((\buffer_bandeja|ff_3|q~regout  $ (((\buffer_bandeja|ff_2|q~regout  & \buffer_bandeja|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_15|S~0_combout , , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_3|q~regout ),
	.datac(\buffer_bandeja|ff_2|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(\buffer_bandeja|gate_15|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_3|q .lut_mask = "3ccc";
defparam \buffer_bandeja|ff_3|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_3|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_3|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_3|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \buffer_bandeja|gate_1|S (
// Equation(s):
// \buffer_bandeja|gate_1|S~combout  = (((\buffer_bandeja|ff_2|q~regout  & \buffer_bandeja|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_2|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_1|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_1|S .lut_mask = "f000";
defparam \buffer_bandeja|gate_1|S .operation_mode = "normal";
defparam \buffer_bandeja|gate_1|S .output_mode = "comb_only";
defparam \buffer_bandeja|gate_1|S .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_1|S .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_1|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \buffer_bandeja|ff_3|q_bar (
// Equation(s):
// \buffer_bandeja|ff_3|q_bar~regout  = DFFEAS((\buffer_bandeja|gate_1|S~combout  & ((\buffer_bandeja|gate_15|S~0_combout  & ((\buffer_bandeja|ff_3|q_bar~regout ))) # (!\buffer_bandeja|gate_15|S~0_combout  & (!\buffer_bandeja|ff_3|q~regout )))) # 
// (!\buffer_bandeja|gate_1|S~combout  & (((\buffer_bandeja|ff_3|q_bar~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_3|q~regout ),
	.datab(\buffer_bandeja|gate_1|S~combout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|gate_15|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_3|q_bar .lut_mask = "f074";
defparam \buffer_bandeja|ff_3|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_3|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_3|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_3|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_3|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \mux_2|NSEL_and_A (
// Equation(s):
// \mux_2|NSEL_and_A~combout  = (\contador_entrada_rolhas|ff_6|q~regout  & (((!\buffer_bandeja|ff_3|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout )) # (!\m_min_rolhas|gate_3|S~0_combout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_3|q_bar~regout ),
	.datab(\buffer_bandeja|ff_2|q_bar~regout ),
	.datac(\m_min_rolhas|gate_3|S~0_combout ),
	.datad(\contador_entrada_rolhas|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|NSEL_and_A .lut_mask = "1f00";
defparam \mux_2|NSEL_and_A .operation_mode = "normal";
defparam \mux_2|NSEL_and_A .output_mode = "comb_only";
defparam \mux_2|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_2|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_2|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \buffer_bandeja|gate_14|S~0 (
// Equation(s):
// \buffer_bandeja|gate_14|S~0_combout  = (\somador_subtrator_2|gate_5|WideOr0~25_combout  & (((\seletor_1|gate_3|S~1_combout ))))

	.clk(gnd),
	.dataa(\somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_14|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_14|S~0 .lut_mask = "aa00";
defparam \buffer_bandeja|gate_14|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_14|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_14|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_14|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_14|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \buffer_bandeja|ff_2|q (
// Equation(s):
// \buffer_bandeja|ff_2|q~regout  = DFFEAS(((\buffer_bandeja|ff_2|q~regout  $ (\buffer_bandeja|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_14|S~0_combout , , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_2|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(\buffer_bandeja|gate_14|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_2|q .lut_mask = "0ff0";
defparam \buffer_bandeja|ff_2|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_2|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_2|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_2|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \buffer_bandeja|ff_4|q (
// Equation(s):
// \buffer_bandeja|ff_4|q~regout  = DFFEAS(\buffer_bandeja|ff_4|q~regout  $ (((\buffer_bandeja|ff_2|q~regout  & (\buffer_bandeja|ff_3|q~regout  & \buffer_bandeja|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_16|S~0_combout , , 
// , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_4|q~regout ),
	.datab(\buffer_bandeja|ff_2|q~regout ),
	.datac(\buffer_bandeja|ff_3|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(\buffer_bandeja|gate_16|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_4|q .lut_mask = "6aaa";
defparam \buffer_bandeja|ff_4|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_4|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_4|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_4|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \buffer_bandeja|gate_3|S (
// Equation(s):
// \buffer_bandeja|gate_3|S~combout  = (\buffer_bandeja|ff_4|q~regout  & (\buffer_bandeja|ff_2|q~regout  & (\buffer_bandeja|ff_3|q~regout  & \buffer_bandeja|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_4|q~regout ),
	.datab(\buffer_bandeja|ff_2|q~regout ),
	.datac(\buffer_bandeja|ff_3|q~regout ),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_3|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_3|S .lut_mask = "8000";
defparam \buffer_bandeja|gate_3|S .operation_mode = "normal";
defparam \buffer_bandeja|gate_3|S .output_mode = "comb_only";
defparam \buffer_bandeja|gate_3|S .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_3|S .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_3|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \buffer_bandeja|ff_5|q (
// Equation(s):
// \buffer_bandeja|ff_5|q~regout  = DFFEAS(((\buffer_bandeja|ff_5|q~regout  $ (\buffer_bandeja|gate_3|S~combout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_17|S~0_combout , , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_5|q~regout ),
	.datad(\buffer_bandeja|gate_3|S~combout ),
	.aclr(\buffer_bandeja|gate_17|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_5|q .lut_mask = "0ff0";
defparam \buffer_bandeja|ff_5|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_5|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_5|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_5|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \buffer_bandeja|ff_6|q (
// Equation(s):
// \buffer_bandeja|ff_6|q~regout  = DFFEAS((\buffer_bandeja|ff_6|q~regout  $ (((\buffer_bandeja|ff_5|q~regout  & \buffer_bandeja|gate_3|S~combout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_18|S~0_combout , , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_5|q~regout ),
	.datac(\buffer_bandeja|ff_6|q~regout ),
	.datad(\buffer_bandeja|gate_3|S~combout ),
	.aclr(\buffer_bandeja|gate_18|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_6|q .lut_mask = "3cf0";
defparam \buffer_bandeja|ff_6|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_6|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_6|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_6|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \somador_subtrator_1|gate_5|WideOr0~0 (
// Equation(s):
// \somador_subtrator_1|gate_5|WideOr0~0_combout  = (\buffer_bandeja|ff_7|q_bar~regout  $ (((\m_min_rolhas|gate_3|S~1_combout ) # (!\contador_entrada_rolhas|ff_7|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_7|q~regout ),
	.datac(\buffer_bandeja|ff_7|q_bar~regout ),
	.datad(\m_min_rolhas|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_1|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_1|gate_5|WideOr0~0 .lut_mask = "0fc3";
defparam \somador_subtrator_1|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \somador_subtrator_1|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \somador_subtrator_1|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \somador_subtrator_1|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \somador_subtrator_1|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \buffer_bandeja|ff_1|q_bar (
// Equation(s):
// \buffer_bandeja|ff_1|q_bar~regout  = DFFEAS((\seletor_1|gate_3|S~1_combout  & ((\somador_subtrator_1|gate_5|WideOr0~0_combout  & ((\buffer_bandeja|ff_1|q_bar~regout ))) # (!\somador_subtrator_1|gate_5|WideOr0~0_combout  & (!\buffer_bandeja|ff_1|q~regout 
// )))) # (!\seletor_1|gate_3|S~1_combout  & (!\buffer_bandeja|ff_1|q~regout )), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_1|q~regout ),
	.datab(\seletor_1|gate_3|S~1_combout ),
	.datac(\somador_subtrator_1|gate_5|WideOr0~0_combout ),
	.datad(\buffer_bandeja|ff_1|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_1|q_bar .lut_mask = "d515";
defparam \buffer_bandeja|ff_1|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_1|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_1|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_1|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_1|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \mux_7|NSEL_and_A (
// Equation(s):
// \mux_7|NSEL_and_A~combout  = (\contador_entrada_rolhas|ff_1|q~regout  & (((!\buffer_bandeja|ff_3|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout )) # (!\m_min_rolhas|gate_3|S~0_combout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_3|q_bar~regout ),
	.datab(\buffer_bandeja|ff_2|q_bar~regout ),
	.datac(\m_min_rolhas|gate_3|S~0_combout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_7|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_7|NSEL_and_A .lut_mask = "1f00";
defparam \mux_7|NSEL_and_A .operation_mode = "normal";
defparam \mux_7|NSEL_and_A .output_mode = "comb_only";
defparam \mux_7|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_7|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_7|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \somador_subtrator_2|gate_5|WideOr0~0 (
// Equation(s):
// \somador_subtrator_2|gate_5|WideOr0~0_combout  = (\buffer_bandeja|ff_1|q_bar~regout  $ ((!\somador_subtrator_2|gate_5|WideOr0~17  & \somador_subtrator_2|gate_5|WideOr0~7 ) # (\somador_subtrator_2|gate_5|WideOr0~17  & 
// \somador_subtrator_2|gate_5|WideOr0~7COUT1_40 ) $ (\mux_7|NSEL_and_A~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_1|q_bar~regout ),
	.datac(vcc),
	.datad(\mux_7|NSEL_and_A~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\somador_subtrator_2|gate_5|WideOr0~17 ),
	.cin0(\somador_subtrator_2|gate_5|WideOr0~7 ),
	.cin1(\somador_subtrator_2|gate_5|WideOr0~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_2|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_2|gate_5|WideOr0~0 .cin0_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .cin1_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .cin_used = "true";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .lut_mask = "c33c";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .sum_lutc_input = "cin";
defparam \somador_subtrator_2|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \buffer_bandeja|gate_19|S~0 (
// Equation(s):
// \buffer_bandeja|gate_19|S~0_combout  = ((\somador_subtrator_2|gate_5|WideOr0~0_combout  & ((\seletor_1|gate_3|S~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\somador_subtrator_2|gate_5|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_19|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_19|S~0 .lut_mask = "cc00";
defparam \buffer_bandeja|gate_19|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_19|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_19|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_19|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_19|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \buffer_bandeja|ff_7|q (
// Equation(s):
// \buffer_bandeja|ff_7|q~regout  = DFFEAS(\buffer_bandeja|ff_7|q~regout  $ (((\buffer_bandeja|ff_6|q~regout  & (\buffer_bandeja|ff_5|q~regout  & \buffer_bandeja|gate_3|S~combout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_19|S~0_combout , 
// , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_7|q~regout ),
	.datab(\buffer_bandeja|ff_6|q~regout ),
	.datac(\buffer_bandeja|ff_5|q~regout ),
	.datad(\buffer_bandeja|gate_3|S~combout ),
	.aclr(\buffer_bandeja|gate_19|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_7|q .lut_mask = "6aaa";
defparam \buffer_bandeja|ff_7|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_7|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_7|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_7|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \buffer_bandeja|gate_5|S (
// Equation(s):
// \buffer_bandeja|gate_5|S~combout  = ((\buffer_bandeja|ff_6|q~regout  & (\buffer_bandeja|ff_5|q~regout  & \buffer_bandeja|gate_3|S~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_6|q~regout ),
	.datac(\buffer_bandeja|ff_5|q~regout ),
	.datad(\buffer_bandeja|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_5|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_5|S .lut_mask = "c000";
defparam \buffer_bandeja|gate_5|S .operation_mode = "normal";
defparam \buffer_bandeja|gate_5|S .output_mode = "comb_only";
defparam \buffer_bandeja|gate_5|S .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_5|S .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_5|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \buffer_bandeja|ff_7|q_bar (
// Equation(s):
// \buffer_bandeja|ff_7|q_bar~regout  = DFFEAS((\buffer_bandeja|gate_5|S~combout  & ((\buffer_bandeja|gate_19|S~0_combout  & ((\buffer_bandeja|ff_7|q_bar~regout ))) # (!\buffer_bandeja|gate_19|S~0_combout  & (!\buffer_bandeja|ff_7|q~regout )))) # 
// (!\buffer_bandeja|gate_5|S~combout  & (((\buffer_bandeja|ff_7|q_bar~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_7|q~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|gate_5|S~combout ),
	.datad(\buffer_bandeja|gate_19|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_7|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_7|q_bar .lut_mask = "cc5c";
defparam \buffer_bandeja|ff_7|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_7|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_7|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_7|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_7|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \buffer_bandeja|gate_13|S~0 (
// Equation(s):
// \buffer_bandeja|gate_13|S~0_combout  = (\seletor_1|gate_3|S~1_combout  & (\buffer_bandeja|ff_7|q_bar~regout  $ (((\m_min_rolhas|gate_3|S~1_combout ) # (!\contador_entrada_rolhas|ff_7|q~regout )))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\contador_entrada_rolhas|ff_7|q~regout ),
	.datac(\seletor_1|gate_3|S~1_combout ),
	.datad(\m_min_rolhas|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\buffer_bandeja|gate_13|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|gate_13|S~0 .lut_mask = "5090";
defparam \buffer_bandeja|gate_13|S~0 .operation_mode = "normal";
defparam \buffer_bandeja|gate_13|S~0 .output_mode = "comb_only";
defparam \buffer_bandeja|gate_13|S~0 .register_cascade_mode = "off";
defparam \buffer_bandeja|gate_13|S~0 .sum_lutc_input = "datac";
defparam \buffer_bandeja|gate_13|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \buffer_bandeja|ff_1|q (
// Equation(s):
// \buffer_bandeja|ff_1|q~regout  = DFFEAS((((!\buffer_bandeja|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !\buffer_bandeja|gate_13|S~0_combout , , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\buffer_bandeja|ff_1|q~regout ),
	.aclr(\buffer_bandeja|gate_13|S~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_1|q .lut_mask = "00ff";
defparam \buffer_bandeja|ff_1|q .operation_mode = "normal";
defparam \buffer_bandeja|ff_1|q .output_mode = "reg_only";
defparam \buffer_bandeja|ff_1|q .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_1|q .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \buffer_bandeja|ff_2|q_bar (
// Equation(s):
// \buffer_bandeja|ff_2|q_bar~regout  = DFFEAS((\buffer_bandeja|ff_1|q~regout  & ((\buffer_bandeja|gate_14|S~0_combout  & (\buffer_bandeja|ff_2|q_bar~regout )) # (!\buffer_bandeja|gate_14|S~0_combout  & ((!\buffer_bandeja|ff_2|q~regout ))))) # 
// (!\buffer_bandeja|ff_1|q~regout  & (\buffer_bandeja|ff_2|q_bar~regout )), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_bandeja|ff_1|q~regout ),
	.datab(\buffer_bandeja|ff_2|q_bar~regout ),
	.datac(\buffer_bandeja|ff_2|q~regout ),
	.datad(\buffer_bandeja|gate_14|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\buffer_bandeja|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_bandeja|ff_2|q_bar .lut_mask = "cc4e";
defparam \buffer_bandeja|ff_2|q_bar .operation_mode = "normal";
defparam \buffer_bandeja|ff_2|q_bar .output_mode = "reg_only";
defparam \buffer_bandeja|ff_2|q_bar .register_cascade_mode = "off";
defparam \buffer_bandeja|ff_2|q_bar .sum_lutc_input = "datac";
defparam \buffer_bandeja|ff_2|q_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \m_aus_rolhas|gate_1|WideOr0 (
// Equation(s):
// \m_aus_rolhas|gate_1|WideOr0~combout  = (((!\m_min_rolhas|gate_3|S~0_combout ) # (!\buffer_bandeja|ff_3|q_bar~regout )) # (!\buffer_bandeja|ff_1|q_bar~regout )) # (!\buffer_bandeja|ff_2|q_bar~regout )

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\buffer_bandeja|ff_1|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\m_min_rolhas|gate_3|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m_aus_rolhas|gate_1|WideOr0 .lut_mask = "7fff";
defparam \m_aus_rolhas|gate_1|WideOr0 .operation_mode = "normal";
defparam \m_aus_rolhas|gate_1|WideOr0 .output_mode = "comb_only";
defparam \m_aus_rolhas|gate_1|WideOr0 .register_cascade_mode = "off";
defparam \m_aus_rolhas|gate_1|WideOr0 .sum_lutc_input = "datac";
defparam \m_aus_rolhas|gate_1|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \mef_1|gate_10|WideAnd0 (
// Equation(s):
// \mef_1|gate_10|WideAnd0~combout  = ((\m_aus_rolhas|gate_1|WideOr0~combout  & (\mef_1|jk_1|q~regout  & !\mef_1|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datac(\mef_1|jk_1|q~regout ),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_10|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_10|WideAnd0 .lut_mask = "00c0";
defparam \mef_1|gate_10|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_10|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_10|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_10|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_10|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \contador_duzias|ff_1|q (
// Equation(s):
// \contador_duzias|ff_1|q~regout  = DFFEAS((\contador_duzias|ff_1|q~regout  $ (((\cq~combout  & \mef_1|gate_10|WideAnd0~combout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\cq~combout ),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\mef_1|gate_10|WideAnd0~combout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_1|q .lut_mask = "3cf0";
defparam \contador_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \contador_duzias|ff_2|q (
// Equation(s):
// \contador_duzias|ff_2|q~regout  = DFFEAS(\contador_duzias|ff_2|q~regout  $ ((((\contador_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(vcc),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_2|q .lut_mask = "5a5a";
defparam \contador_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxii_lcell \contador_duzias|ff_3|q (
// Equation(s):
// \contador_duzias|ff_3|q~regout  = DFFEAS((\contador_duzias|ff_3|q~regout  $ (((\contador_duzias|ff_2|q~regout  & \contador_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_duzias|ff_2|q~regout ),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_3|q .lut_mask = "3fc0";
defparam \contador_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \contador_duzias|ff_4|q (
// Equation(s):
// \contador_duzias|ff_4|q~regout  = DFFEAS((\contador_duzias|ff_4|q~regout ) # ((\contador_duzias|ff_2|q~regout  & (\contador_duzias|ff_3|q~regout  & \contador_duzias|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), 
// , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_2|q~regout ),
	.datab(\contador_duzias|ff_3|q~regout ),
	.datac(\contador_duzias|ff_4|q~regout ),
	.datad(\contador_duzias|ff_1|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_4|q .lut_mask = "f8f0";
defparam \contador_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \reset_1|gate_1|S (
// Equation(s):
// \reset_1|gate_1|S~combout  = (((\contador_duzias|ff_4|q~regout  & \contador_duzias|ff_3|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_duzias|ff_4|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reset_1|gate_1|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_1|gate_1|S .lut_mask = "f000";
defparam \reset_1|gate_1|S .operation_mode = "normal";
defparam \reset_1|gate_1|S .output_mode = "comb_only";
defparam \reset_1|gate_1|S .register_cascade_mode = "off";
defparam \reset_1|gate_1|S .sum_lutc_input = "datac";
defparam \reset_1|gate_1|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \mef_1|jk_2|q~1 (
// Equation(s):
// \mef_1|jk_2|q~1_combout  = (\mef_1|jk_1|q~regout  & (((\m_aus_rolhas|gate_1|WideOr0~combout )))) # (!\mef_1|jk_1|q~regout  & (\pg~combout  & (!\reset_1|gate_1|S~combout )))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(\pg~combout ),
	.datac(\reset_1|gate_1|S~combout ),
	.datad(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~1 .lut_mask = "ae04";
defparam \mef_1|jk_2|q~1 .operation_mode = "normal";
defparam \mef_1|jk_2|q~1 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~1 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~1 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \mef_1|jk_2|q (
// Equation(s):
// \mef_1|jk_2|q~regout  = DFFEAS((\mef_1|jk_2|q~regout  & (((\mef_1|jk_2|q~0_combout )) # (!\start_stop~combout ))) # (!\mef_1|jk_2|q~regout  & (\start_stop~combout  & ((\mef_1|jk_2|q~1_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\start_stop~combout ),
	.datac(\mef_1|jk_2|q~0_combout ),
	.datad(\mef_1|jk_2|q~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q .lut_mask = "e6a2";
defparam \mef_1|jk_2|q .operation_mode = "normal";
defparam \mef_1|jk_2|q .output_mode = "reg_only";
defparam \mef_1|jk_2|q .register_cascade_mode = "off";
defparam \mef_1|jk_2|q .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \mef_1|gate_11|WideAnd0 (
// Equation(s):
// \mef_1|gate_11|WideAnd0~combout  = (!\mef_1|jk_2|q~regout  & (!\mef_1|jk_1|q~regout  & (!\pg~combout  & !\reset_1|gate_1|S~combout )))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\pg~combout ),
	.datad(\reset_1|gate_1|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_11|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_11|WideAnd0 .lut_mask = "0001";
defparam \mef_1|gate_11|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_11|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_11|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_11|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_11|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \mef_1|gate_9|WideAnd0 (
// Equation(s):
// \mef_1|gate_9|WideAnd0~combout  = ((!\m_aus_rolhas|gate_1|WideOr0~combout  & (!\mef_1|jk_2|q~regout  & \mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m_aus_rolhas|gate_1|WideOr0~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_9|WideAnd0 .lut_mask = "0300";
defparam \mef_1|gate_9|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \mef_1|gate_8|S~0 (
// Equation(s):
// \mef_1|gate_8|S~0_combout  = (\mef_1|jk_2|q~regout  & (((!\ch~combout )))) # (!\mef_1|jk_2|q~regout  & (\pg~combout  & (!\reset_1|gate_1|S~combout )))

	.clk(gnd),
	.dataa(\pg~combout ),
	.datab(\reset_1|gate_1|S~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~0 .lut_mask = "02f2";
defparam \mef_1|gate_8|S~0 .operation_mode = "normal";
defparam \mef_1|gate_8|S~0 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~0 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \mef_1|gate_8|S~1 (
// Equation(s):
// \mef_1|gate_8|S~1_combout  = (\mef_1|gate_8|S~0_combout  & (((!\mef_1|jk_1|q~regout ))))

	.clk(gnd),
	.dataa(\mef_1|gate_8|S~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~1 .lut_mask = "00aa";
defparam \mef_1|gate_8|S~1 .operation_mode = "normal";
defparam \mef_1|gate_8|S~1 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~1 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~1 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \contador_display|ff_1|q (
// Equation(s):
// \contador_display|ff_1|q~regout  = DFFEAS((((!\contador_display|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_display|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_1|q .lut_mask = "00ff";
defparam \contador_display|ff_1|q .operation_mode = "normal";
defparam \contador_display|ff_1|q .output_mode = "reg_only";
defparam \contador_display|ff_1|q .register_cascade_mode = "off";
defparam \contador_display|ff_1|q .sum_lutc_input = "datac";
defparam \contador_display|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \contador_dezenas_duzias|ff_2|q (
// Equation(s):
// \contador_dezenas_duzias|ff_2|q~regout  = DFFEAS(((\contador_dezenas_duzias|ff_2|q~regout  $ (\contador_dezenas_duzias|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_2|q .lut_mask = "0ff0";
defparam \contador_dezenas_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \contador_dezenas_duzias|ff_3|q (
// Equation(s):
// \contador_dezenas_duzias|ff_3|q~regout  = DFFEAS((\contador_dezenas_duzias|ff_3|q~regout  $ (((\contador_dezenas_duzias|ff_2|q~regout  & \contador_dezenas_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , 
// )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_3|q~regout ),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_3|q .lut_mask = "3ccc";
defparam \contador_dezenas_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \contador_dezenas_duzias|ff_4|q (
// Equation(s):
// \contador_dezenas_duzias|ff_4|q~regout  = DFFEAS(\contador_dezenas_duzias|ff_4|q~regout  $ (((\contador_dezenas_duzias|ff_2|q~regout  & (\contador_dezenas_duzias|ff_3|q~regout  & \contador_dezenas_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout 
// ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_dezenas_duzias|ff_2|q~regout ),
	.datab(\contador_dezenas_duzias|ff_4|q~regout ),
	.datac(\contador_dezenas_duzias|ff_3|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_4|q .lut_mask = "6ccc";
defparam \contador_dezenas_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \gate_2|S (
// Equation(s):
// \gate_2|S~combout  = ((\start_stop~combout ) # ((\contador_dezenas_duzias|ff_4|q~regout  & \contador_dezenas_duzias|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\start_stop~combout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gate_2|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gate_2|S .lut_mask = "fccc";
defparam \gate_2|S .operation_mode = "normal";
defparam \gate_2|S .output_mode = "comb_only";
defparam \gate_2|S .register_cascade_mode = "off";
defparam \gate_2|S .sum_lutc_input = "datac";
defparam \gate_2|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxii_lcell \contador_dezenas_duzias|ff_1|q (
// Equation(s):
// \contador_dezenas_duzias|ff_1|q~regout  = DFFEAS((\contador_dezenas_duzias|ff_1|q~regout  $ (((\contador_duzias|ff_4|q~regout  & \contador_duzias|ff_3|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_1|q~regout ),
	.datac(\contador_duzias|ff_4|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_1|q .lut_mask = "3ccc";
defparam \contador_dezenas_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \mux_10|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~0_combout  = ((\buffer_bandeja|ff_6|q_bar~regout  & (!\buffer_bandeja|ff_3|q_bar~regout  & \buffer_bandeja|ff_5|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~0 .lut_mask = "0c00";
defparam \mux_10|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \mux_8|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~3_combout  = (((!\buffer_bandeja|ff_3|q_bar~regout  & \buffer_bandeja|ff_5|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~3 .lut_mask = "0f00";
defparam \mux_8|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \mux_11|gate_3|WideAnd0~2 (
// Equation(s):
// \mux_11|gate_3|WideAnd0~2_combout  = (!\buffer_bandeja|ff_2|q_bar~regout  & (!\buffer_bandeja|ff_7|q_bar~regout  & ((\mux_8|gate_4|WideAnd0~3_combout ) # (!\buffer_bandeja|ff_4|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\mux_8|gate_4|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_3|WideAnd0~2 .lut_mask = "1101";
defparam \mux_11|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \mux_11|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_11|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_11|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_11|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \mux_9|gate_4|WideAnd0~6 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~6_combout  = (!\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_7|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_6|q_bar~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~6 .lut_mask = "0040";
defparam \mux_9|gate_4|WideAnd0~6 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~6 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~6 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~6 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \mux_8|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~0_combout  = (((\buffer_bandeja|ff_3|q_bar~regout  & !\buffer_bandeja|ff_5|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~0 .lut_mask = "00f0";
defparam \mux_8|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \mux_11|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_11|gate_3|WideAnd0~0_combout  = (\buffer_bandeja|ff_4|q_bar~regout  & (((!\buffer_bandeja|ff_6|q_bar~regout )))) # (!\buffer_bandeja|ff_4|q_bar~regout  & (((\buffer_bandeja|ff_6|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout )) # 
// (!\buffer_bandeja|ff_7|q_bar~regout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_3|WideAnd0~0 .lut_mask = "353d";
defparam \mux_11|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_11|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_11|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_11|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_11|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \mux_8|gate_4|WideAnd0~6 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~6_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_7|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout ))) # (!\buffer_bandeja|ff_6|q_bar~regout  & (((!\buffer_bandeja|ff_4|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_6|q_bar~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~6 .lut_mask = "8585";
defparam \mux_8|gate_4|WideAnd0~6 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~6 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~6 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~6 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \mux_11|gate_3|WideAnd0~1 (
// Equation(s):
// \mux_11|gate_3|WideAnd0~1_combout  = (\mux_9|gate_4|WideAnd0~6_combout ) # ((\mux_8|gate_4|WideAnd0~0_combout  & ((\mux_8|gate_4|WideAnd0~6_combout ))) # (!\mux_8|gate_4|WideAnd0~0_combout  & (\mux_11|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\mux_9|gate_4|WideAnd0~6_combout ),
	.datab(\mux_8|gate_4|WideAnd0~0_combout ),
	.datac(\mux_11|gate_3|WideAnd0~0_combout ),
	.datad(\mux_8|gate_4|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_3|WideAnd0~1 .lut_mask = "feba";
defparam \mux_11|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \mux_11|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_11|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_11|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_11|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \mux_11|gate_3|WideAnd0~3 (
// Equation(s):
// \mux_11|gate_3|WideAnd0~3_combout  = (\mux_11|gate_3|WideAnd0~2_combout ) # ((\mux_11|gate_3|WideAnd0~1_combout ) # ((\mux_10|gate_4|WideAnd0~0_combout  & !\buffer_bandeja|ff_4|q_bar~regout )))

	.clk(gnd),
	.dataa(\mux_10|gate_4|WideAnd0~0_combout ),
	.datab(\mux_11|gate_3|WideAnd0~2_combout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\mux_11|gate_3|WideAnd0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_3|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_3|WideAnd0~3 .lut_mask = "ffce";
defparam \mux_11|gate_3|WideAnd0~3 .operation_mode = "normal";
defparam \mux_11|gate_3|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_11|gate_3|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_11|gate_3|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_11|gate_3|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \codificador_garrafas_2|gate_1|S~0 (
// Equation(s):
// \codificador_garrafas_2|gate_1|S~0_combout  = ((\contador_dezenas_duzias|ff_4|q~regout  & ((\contador_dezenas_duzias|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_4|q~regout ),
	.datac(vcc),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\codificador_garrafas_2|gate_1|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \codificador_garrafas_2|gate_1|S~0 .lut_mask = "cc00";
defparam \codificador_garrafas_2|gate_1|S~0 .operation_mode = "normal";
defparam \codificador_garrafas_2|gate_1|S~0 .output_mode = "comb_only";
defparam \codificador_garrafas_2|gate_1|S~0 .register_cascade_mode = "off";
defparam \codificador_garrafas_2|gate_1|S~0 .sum_lutc_input = "datac";
defparam \codificador_garrafas_2|gate_1|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \contador_display|ff_2|q (
// Equation(s):
// \contador_display|ff_2|q~regout  = DFFEAS((\contador_display|ff_2|q~regout  $ (((\contador_display|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(vcc),
	.datad(\contador_display|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_2|q .lut_mask = "33cc";
defparam \contador_display|ff_2|q .operation_mode = "normal";
defparam \contador_display|ff_2|q .output_mode = "reg_only";
defparam \contador_display|ff_2|q .register_cascade_mode = "off";
defparam \contador_display|ff_2|q .sum_lutc_input = "datac";
defparam \contador_display|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \mux_11|gate_5|WideOr0~0 (
// Equation(s):
// \mux_11|gate_5|WideOr0~0_combout  = (\contador_display|ff_1|q~regout  & (((\contador_display|ff_2|q~regout )))) # (!\contador_display|ff_1|q~regout  & ((\contador_display|ff_2|q~regout  & (\mux_11|gate_3|WideAnd0~3_combout )) # 
// (!\contador_display|ff_2|q~regout  & ((\codificador_garrafas_2|gate_1|S~0_combout )))))

	.clk(gnd),
	.dataa(\mux_11|gate_3|WideAnd0~3_combout ),
	.datab(\codificador_garrafas_2|gate_1|S~0_combout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_5|WideOr0~0 .lut_mask = "fa0c";
defparam \mux_11|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_11|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_11|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_11|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_11|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \mux_11|gate_5|WideOr0~1 (
// Equation(s):
// \mux_11|gate_5|WideOr0~1_combout  = (\contador_display|ff_1|q~regout  & ((\mux_11|gate_5|WideOr0~0_combout  & (!\buffer_bandeja|ff_1|q_bar~regout )) # (!\mux_11|gate_5|WideOr0~0_combout  & ((\contador_dezenas_duzias|ff_1|q~regout ))))) # 
// (!\contador_display|ff_1|q~regout  & (((\mux_11|gate_5|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\buffer_bandeja|ff_1|q_bar~regout ),
	.datac(\contador_dezenas_duzias|ff_1|q~regout ),
	.datad(\mux_11|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_5|WideOr0~1 .lut_mask = "77a0";
defparam \mux_11|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_11|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_11|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_11|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_11|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \mux_10|gate_5|WideOr0~1 (
// Equation(s):
// \mux_10|gate_5|WideOr0~1_combout  = ((!\contador_dezenas_duzias|ff_4|q~regout  & ((\contador_dezenas_duzias|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_dezenas_duzias|ff_4|q~regout ),
	.datac(vcc),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_5|WideOr0~1 .lut_mask = "3300";
defparam \mux_10|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_10|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_10|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_10|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_10|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \mux_10|gate_4|WideAnd0~1 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~1_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & ((\buffer_bandeja|ff_7|q_bar~regout  & ((\buffer_bandeja|ff_5|q_bar~regout ) # (!\buffer_bandeja|ff_3|q_bar~regout ))) # (!\buffer_bandeja|ff_7|q_bar~regout  & 
// ((\buffer_bandeja|ff_3|q_bar~regout ) # (!\buffer_bandeja|ff_5|q_bar~regout )))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~1 .lut_mask = "c84c";
defparam \mux_10|gate_4|WideAnd0~1 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \mux_10|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~2_combout  = (\buffer_bandeja|ff_2|q_bar~regout  & (((!\buffer_bandeja|ff_4|q_bar~regout  & \mux_10|gate_4|WideAnd0~0_combout )))) # (!\buffer_bandeja|ff_2|q_bar~regout  & (\mux_10|gate_4|WideAnd0~1_combout  & 
// (\buffer_bandeja|ff_4|q_bar~regout )))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\mux_10|gate_4|WideAnd0~1_combout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\mux_10|gate_4|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~2 .lut_mask = "4a40";
defparam \mux_10|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \mux_10|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~3_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_7|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  $ (!\buffer_bandeja|ff_2|q_bar~regout )))) # (!\buffer_bandeja|ff_6|q_bar~regout  & 
// (((!\buffer_bandeja|ff_4|q_bar~regout  & \buffer_bandeja|ff_2|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_6|q_bar~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~3 .lut_mask = "8508";
defparam \mux_10|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \mux_10|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~4_combout  = (\buffer_bandeja|ff_2|q_bar~regout  & ((\buffer_bandeja|ff_4|q_bar~regout  & ((!\buffer_bandeja|ff_6|q_bar~regout ))) # (!\buffer_bandeja|ff_4|q_bar~regout  & (!\buffer_bandeja|ff_7|q_bar~regout )))) # 
// (!\buffer_bandeja|ff_2|q_bar~regout  & (!\buffer_bandeja|ff_4|q_bar~regout  & ((!\buffer_bandeja|ff_6|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\buffer_bandeja|ff_4|q_bar~regout ),
	.datac(\buffer_bandeja|ff_7|q_bar~regout ),
	.datad(\buffer_bandeja|ff_6|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~4 .lut_mask = "029b";
defparam \mux_10|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \mux_10|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_10|gate_4|WideAnd0~5_combout  = (\mux_10|gate_4|WideAnd0~2_combout ) # ((\mux_8|gate_4|WideAnd0~0_combout  & (\mux_10|gate_4|WideAnd0~3_combout )) # (!\mux_8|gate_4|WideAnd0~0_combout  & ((\mux_10|gate_4|WideAnd0~4_combout ))))

	.clk(gnd),
	.dataa(\mux_10|gate_4|WideAnd0~2_combout ),
	.datab(\mux_8|gate_4|WideAnd0~0_combout ),
	.datac(\mux_10|gate_4|WideAnd0~3_combout ),
	.datad(\mux_10|gate_4|WideAnd0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_4|WideAnd0~5 .lut_mask = "fbea";
defparam \mux_10|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_10|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_10|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_10|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_10|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \mux_10|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_10|gate_3|WideAnd0~0_combout  = (\buffer_bandeja|ff_7|q_bar~regout  & (((!\buffer_bandeja|ff_5|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_3|WideAnd0~0 .lut_mask = "00aa";
defparam \mux_10|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_10|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_10|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_10|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_10|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \mux_10|gate_3|WideAnd0~1 (
// Equation(s):
// \mux_10|gate_3|WideAnd0~1_combout  = (\mux_10|gate_3|WideAnd0~0_combout  & ((\buffer_bandeja|ff_4|q_bar~regout  & (\buffer_bandeja|ff_6|q_bar~regout  & !\buffer_bandeja|ff_3|q_bar~regout )) # (!\buffer_bandeja|ff_4|q_bar~regout  & 
// ((\buffer_bandeja|ff_6|q_bar~regout ) # (!\buffer_bandeja|ff_3|q_bar~regout )))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_4|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\mux_10|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_3|WideAnd0~1 .lut_mask = "4d00";
defparam \mux_10|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \mux_10|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_10|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_10|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_10|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \mux_10|gate_3|WideAnd0~2 (
// Equation(s):
// \mux_10|gate_3|WideAnd0~2_combout  = (\buffer_bandeja|ff_5|q_bar~regout  & ((\buffer_bandeja|ff_7|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  & !\buffer_bandeja|ff_6|q_bar~regout )) # (!\buffer_bandeja|ff_7|q_bar~regout  & 
// ((\buffer_bandeja|ff_6|q_bar~regout )))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_4|q_bar~regout ),
	.datac(\buffer_bandeja|ff_5|q_bar~regout ),
	.datad(\buffer_bandeja|ff_6|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_3|WideAnd0~2 .lut_mask = "5080";
defparam \mux_10|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \mux_10|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_10|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_10|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_10|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \mux_10|gate_5|WideOr0~0 (
// Equation(s):
// \mux_10|gate_5|WideOr0~0_combout  = (\contador_display|ff_1|q~regout  & (\mux_10|gate_4|WideAnd0~5_combout )) # (!\contador_display|ff_1|q~regout  & (((\mux_10|gate_3|WideAnd0~1_combout ) # (\mux_10|gate_3|WideAnd0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_10|gate_4|WideAnd0~5_combout ),
	.datab(\mux_10|gate_3|WideAnd0~1_combout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\mux_10|gate_3|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_5|WideOr0~0 .lut_mask = "afac";
defparam \mux_10|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_10|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_10|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_10|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_10|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \mux_10|gate_5|WideOr0~2 (
// Equation(s):
// \mux_10|gate_5|WideOr0~2_combout  = (\contador_display|ff_2|q~regout  & (((\mux_10|gate_5|WideOr0~0_combout )))) # (!\contador_display|ff_2|q~regout  & (\mux_10|gate_5|WideOr0~1_combout  & ((\contador_display|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\mux_10|gate_5|WideOr0~1_combout ),
	.datab(\mux_10|gate_5|WideOr0~0_combout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_10|gate_5|WideOr0~2 .lut_mask = "cca0";
defparam \mux_10|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_10|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_10|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_10|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_10|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \mux_9|gate_4|WideAnd0~1 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~1_combout  = (\buffer_bandeja|ff_7|q_bar~regout  & (!\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout ))) # (!\buffer_bandeja|ff_7|q_bar~regout  & 
// (((\buffer_bandeja|ff_4|q_bar~regout ) # (!\buffer_bandeja|ff_2|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~1 .lut_mask = "5075";
defparam \mux_9|gate_4|WideAnd0~1 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \mux_9|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~0_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_7|q_bar~regout  $ (((!\buffer_bandeja|ff_4|q_bar~regout  & \buffer_bandeja|ff_2|q_bar~regout ))))) # (!\buffer_bandeja|ff_6|q_bar~regout  & 
// ((\buffer_bandeja|ff_2|q_bar~regout ) # ((\buffer_bandeja|ff_7|q_bar~regout  & !\buffer_bandeja|ff_4|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~0 .lut_mask = "b78a";
defparam \mux_9|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \mux_9|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~2_combout  = (!\buffer_bandeja|ff_3|q_bar~regout  & ((\buffer_bandeja|ff_5|q_bar~regout  & ((\mux_9|gate_4|WideAnd0~0_combout ))) # (!\buffer_bandeja|ff_5|q_bar~regout  & (\mux_9|gate_4|WideAnd0~1_combout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_5|q_bar~regout ),
	.datab(\buffer_bandeja|ff_3|q_bar~regout ),
	.datac(\mux_9|gate_4|WideAnd0~1_combout ),
	.datad(\mux_9|gate_4|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~2 .lut_mask = "3210";
defparam \mux_9|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \demux_1|gate_3|WideAnd0~0 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~0_combout  = ((\contador_display|ff_2|q~regout  & (\contador_display|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~0 .lut_mask = "c0c0";
defparam \demux_1|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \mux_9|gate_5|WideOr0~0 (
// Equation(s):
// \mux_9|gate_5|WideOr0~0_combout  = (\buffer_bandeja|ff_5|q_bar~regout  & ((\buffer_bandeja|ff_6|q_bar~regout  & (!\buffer_bandeja|ff_7|q_bar~regout )) # (!\buffer_bandeja|ff_6|q_bar~regout  & ((!\buffer_bandeja|ff_4|q_bar~regout ))))) # 
// (!\buffer_bandeja|ff_5|q_bar~regout  & (!\buffer_bandeja|ff_6|q_bar~regout ))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_5|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_7|q_bar~regout ),
	.datad(\buffer_bandeja|ff_4|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_5|WideOr0~0 .lut_mask = "193b";
defparam \mux_9|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_9|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_9|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_9|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_9|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \mux_9|gate_5|WideOr0~1 (
// Equation(s):
// \mux_9|gate_5|WideOr0~1_combout  = (\contador_display|ff_1|q~regout  & (\contador_dezenas_duzias|ff_3|q~regout  & (!\contador_display|ff_2|q~regout ))) # (!\contador_display|ff_1|q~regout  & (((\contador_display|ff_2|q~regout  & 
// \mux_9|gate_5|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\contador_dezenas_duzias|ff_3|q~regout ),
	.datac(\contador_display|ff_2|q~regout ),
	.datad(\mux_9|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_5|WideOr0~1 .lut_mask = "5808";
defparam \mux_9|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_9|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_9|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_9|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_9|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \mux_9|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~4_combout  = (\buffer_bandeja|ff_7|q_bar~regout  & (!\buffer_bandeja|ff_6|q_bar~regout  & (\buffer_bandeja|ff_4|q_bar~regout  & !\buffer_bandeja|ff_2|q_bar~regout ))) # (!\buffer_bandeja|ff_7|q_bar~regout  & 
// ((\buffer_bandeja|ff_2|q_bar~regout  & ((\buffer_bandeja|ff_4|q_bar~regout ))) # (!\buffer_bandeja|ff_2|q_bar~regout  & (\buffer_bandeja|ff_6|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_7|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~4 .lut_mask = "5064";
defparam \mux_9|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \mux_9|gate_4|WideAnd0~3 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~3_combout  = (\mux_10|gate_3|WideAnd0~0_combout  & ((\buffer_bandeja|ff_6|q_bar~regout  & ((\buffer_bandeja|ff_2|q_bar~regout ) # (!\buffer_bandeja|ff_4|q_bar~regout ))) # (!\buffer_bandeja|ff_6|q_bar~regout  & 
// (!\buffer_bandeja|ff_4|q_bar~regout  & \buffer_bandeja|ff_2|q_bar~regout ))))

	.clk(gnd),
	.dataa(\mux_10|gate_3|WideAnd0~0_combout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_2|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~3 .lut_mask = "8a08";
defparam \mux_9|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \mux_9|gate_4|WideAnd0~5 (
// Equation(s):
// \mux_9|gate_4|WideAnd0~5_combout  = (\buffer_bandeja|ff_3|q_bar~regout  & ((\mux_9|gate_4|WideAnd0~3_combout ) # ((\mux_9|gate_4|WideAnd0~4_combout  & \buffer_bandeja|ff_5|q_bar~regout ))))

	.clk(gnd),
	.dataa(\mux_9|gate_4|WideAnd0~4_combout ),
	.datab(\buffer_bandeja|ff_3|q_bar~regout ),
	.datac(\buffer_bandeja|ff_5|q_bar~regout ),
	.datad(\mux_9|gate_4|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_4|WideAnd0~5 .lut_mask = "cc80";
defparam \mux_9|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \mux_9|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \mux_9|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \mux_9|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \mux_9|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \mux_9|gate_5|WideOr0~2 (
// Equation(s):
// \mux_9|gate_5|WideOr0~2_combout  = (\mux_9|gate_5|WideOr0~1_combout ) # ((\demux_1|gate_3|WideAnd0~0_combout  & ((\mux_9|gate_4|WideAnd0~2_combout ) # (\mux_9|gate_4|WideAnd0~5_combout ))))

	.clk(gnd),
	.dataa(\mux_9|gate_4|WideAnd0~2_combout ),
	.datab(\demux_1|gate_3|WideAnd0~0_combout ),
	.datac(\mux_9|gate_5|WideOr0~1_combout ),
	.datad(\mux_9|gate_4|WideAnd0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_9|gate_5|WideOr0~2 .lut_mask = "fcf8";
defparam \mux_9|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_9|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_9|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_9|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_9|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \mux_8|gate_4|WideAnd0~7 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~7_combout  = ((\buffer_bandeja|ff_4|q_bar~regout  & ((!\buffer_bandeja|ff_6|q_bar~regout ))) # (!\buffer_bandeja|ff_4|q_bar~regout  & (!\buffer_bandeja|ff_7|q_bar~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\buffer_bandeja|ff_6|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~7 .lut_mask = "03f3";
defparam \mux_8|gate_4|WideAnd0~7 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~7 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~7 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~7 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \mux_8|gate_4|WideAnd0~8 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~8_combout  = (\buffer_bandeja|ff_5|q_bar~regout  & (\mux_8|gate_4|WideAnd0~7_combout  & ((!\buffer_bandeja|ff_3|q_bar~regout )))) # (!\buffer_bandeja|ff_5|q_bar~regout  & (((\mux_8|gate_4|WideAnd0~6_combout  & 
// \buffer_bandeja|ff_3|q_bar~regout ))))

	.clk(gnd),
	.dataa(\mux_8|gate_4|WideAnd0~7_combout ),
	.datab(\mux_8|gate_4|WideAnd0~6_combout ),
	.datac(\buffer_bandeja|ff_5|q_bar~regout ),
	.datad(\buffer_bandeja|ff_3|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~8 .lut_mask = "0ca0";
defparam \mux_8|gate_4|WideAnd0~8 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~8 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~8 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~8 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \mux_8|gate_4|WideAnd0~1 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~1_combout  = (\buffer_bandeja|ff_6|q_bar~regout  & ((\buffer_bandeja|ff_4|q_bar~regout ) # (\buffer_bandeja|ff_3|q_bar~regout  $ (!\buffer_bandeja|ff_5|q_bar~regout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_4|q_bar~regout ),
	.datab(\buffer_bandeja|ff_6|q_bar~regout ),
	.datac(\buffer_bandeja|ff_3|q_bar~regout ),
	.datad(\buffer_bandeja|ff_5|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~1 .lut_mask = "c88c";
defparam \mux_8|gate_4|WideAnd0~1 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~1 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~1 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~1 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \mux_8|gate_4|WideAnd0~2 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~2_combout  = (\buffer_bandeja|ff_4|q_bar~regout  & (!\mux_8|gate_4|WideAnd0~1_combout  & ((\mux_8|gate_4|WideAnd0~0_combout )))) # (!\buffer_bandeja|ff_4|q_bar~regout  & ((\buffer_bandeja|ff_7|q_bar~regout  & 
// (\mux_8|gate_4|WideAnd0~1_combout )) # (!\buffer_bandeja|ff_7|q_bar~regout  & ((\mux_8|gate_4|WideAnd0~0_combout )))))

	.clk(gnd),
	.dataa(\mux_8|gate_4|WideAnd0~1_combout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\mux_8|gate_4|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~2 .lut_mask = "5b08";
defparam \mux_8|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \mux_8|gate_4|WideAnd0~4 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~4_combout  = (\mux_8|gate_4|WideAnd0~2_combout ) # ((\mux_8|gate_4|WideAnd0~3_combout  & (!\buffer_bandeja|ff_7|q_bar~regout  & \buffer_bandeja|ff_4|q_bar~regout )))

	.clk(gnd),
	.dataa(\mux_8|gate_4|WideAnd0~3_combout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\buffer_bandeja|ff_4|q_bar~regout ),
	.datad(\mux_8|gate_4|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~4 .lut_mask = "ff20";
defparam \mux_8|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \mux_8|gate_4|WideAnd0~9 (
// Equation(s):
// \mux_8|gate_4|WideAnd0~9_combout  = (\buffer_bandeja|ff_2|q_bar~regout  & (((\mux_8|gate_4|WideAnd0~4_combout )))) # (!\buffer_bandeja|ff_2|q_bar~regout  & ((\mux_8|gate_4|WideAnd0~5_combout ) # ((\mux_8|gate_4|WideAnd0~8_combout ))))

	.clk(gnd),
	.dataa(\buffer_bandeja|ff_2|q_bar~regout ),
	.datab(\mux_8|gate_4|WideAnd0~5_combout ),
	.datac(\mux_8|gate_4|WideAnd0~8_combout ),
	.datad(\mux_8|gate_4|WideAnd0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_4|WideAnd0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_4|WideAnd0~9 .lut_mask = "fe54";
defparam \mux_8|gate_4|WideAnd0~9 .operation_mode = "normal";
defparam \mux_8|gate_4|WideAnd0~9 .output_mode = "comb_only";
defparam \mux_8|gate_4|WideAnd0~9 .register_cascade_mode = "off";
defparam \mux_8|gate_4|WideAnd0~9 .sum_lutc_input = "datac";
defparam \mux_8|gate_4|WideAnd0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \mux_8|gate_5|WideOr0~0 (
// Equation(s):
// \mux_8|gate_5|WideOr0~0_combout  = (\contador_display|ff_2|q~regout  & (\mux_8|gate_4|WideAnd0~9_combout )) # (!\contador_display|ff_2|q~regout  & (((!\contador_dezenas_duzias|ff_2|q~regout  & \contador_dezenas_duzias|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\mux_8|gate_4|WideAnd0~9_combout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_5|WideOr0~0 .lut_mask = "8b88";
defparam \mux_8|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_8|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_8|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_8|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_8|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \mux_8|gate_5|WideOr0~1 (
// Equation(s):
// \mux_8|gate_5|WideOr0~1_combout  = (!\contador_display|ff_1|q~regout  & (\contador_display|ff_2|q~regout  & ((!\buffer_bandeja|ff_6|q_bar~regout ) # (!\buffer_bandeja|ff_5|q_bar~regout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\buffer_bandeja|ff_5|q_bar~regout ),
	.datac(\contador_display|ff_2|q~regout ),
	.datad(\buffer_bandeja|ff_6|q_bar~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_5|WideOr0~1 .lut_mask = "1050";
defparam \mux_8|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_8|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_8|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_8|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_8|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \mux_8|gate_5|WideOr0~2 (
// Equation(s):
// \mux_8|gate_5|WideOr0~2_combout  = (\contador_display|ff_1|q~regout  & ((\mux_8|gate_5|WideOr0~0_combout ) # ((!\buffer_bandeja|ff_7|q_bar~regout  & \mux_8|gate_5|WideOr0~1_combout )))) # (!\contador_display|ff_1|q~regout  & 
// (!\buffer_bandeja|ff_7|q_bar~regout  & ((\mux_8|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_1|q~regout ),
	.datab(\buffer_bandeja|ff_7|q_bar~regout ),
	.datac(\mux_8|gate_5|WideOr0~0_combout ),
	.datad(\mux_8|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_8|gate_5|WideOr0~2 .lut_mask = "b3a0";
defparam \mux_8|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_8|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_8|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_8|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_8|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \bcd_1|gate_23|WideOr0 (
// Equation(s):
// \bcd_1|gate_23|WideOr0~combout  = (\mux_8|gate_5|WideOr0~2_combout ) # ((\mux_10|gate_5|WideOr0~2_combout  & ((!\mux_9|gate_5|WideOr0~2_combout ) # (!\mux_11|gate_5|WideOr0~1_combout ))) # (!\mux_10|gate_5|WideOr0~2_combout  & 
// ((\mux_9|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_11|gate_5|WideOr0~1_combout ),
	.datab(\mux_10|gate_5|WideOr0~2_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_8|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_23|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_23|WideOr0 .lut_mask = "ff7c";
defparam \bcd_1|gate_23|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_23|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_23|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_23|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_23|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \bcd_1|gate_19|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_19|WideOr0~0_combout  = (\mux_8|gate_5|WideOr0~2_combout ) # ((\mux_11|gate_5|WideOr0~1_combout  & (!\mux_10|gate_5|WideOr0~2_combout  & \mux_9|gate_5|WideOr0~2_combout )) # (!\mux_11|gate_5|WideOr0~1_combout  & 
// ((\mux_9|gate_5|WideOr0~2_combout ) # (!\mux_10|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_11|gate_5|WideOr0~1_combout ),
	.datab(\mux_10|gate_5|WideOr0~2_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_8|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_19|WideOr0~0 .lut_mask = "ff71";
defparam \bcd_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \bcd_1|gate_15|S~0 (
// Equation(s):
// \bcd_1|gate_15|S~0_combout  = ((!\mux_11|gate_5|WideOr0~1_combout  & ((\mux_10|gate_5|WideOr0~2_combout ) # (!\mux_9|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_11|gate_5|WideOr0~1_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_10|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_15|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_15|S~0 .lut_mask = "3303";
defparam \bcd_1|gate_15|S~0 .operation_mode = "normal";
defparam \bcd_1|gate_15|S~0 .output_mode = "comb_only";
defparam \bcd_1|gate_15|S~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_15|S~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_15|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \bcd_1|gate_12|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_12|WideOr0~0_combout  = (\mux_8|gate_5|WideOr0~2_combout ) # ((\mux_11|gate_5|WideOr0~1_combout  & (\mux_10|gate_5|WideOr0~2_combout  $ (\mux_9|gate_5|WideOr0~2_combout ))) # (!\mux_11|gate_5|WideOr0~1_combout  & 
// ((\mux_10|gate_5|WideOr0~2_combout ) # (!\mux_9|gate_5|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mux_11|gate_5|WideOr0~1_combout ),
	.datab(\mux_10|gate_5|WideOr0~2_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_8|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_12|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_12|WideOr0~0 .lut_mask = "ff6d";
defparam \bcd_1|gate_12|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_12|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_12|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_12|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_12|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \bcd_1|gate_7|WideOr0 (
// Equation(s):
// \bcd_1|gate_7|WideOr0~combout  = ((\mux_11|gate_5|WideOr0~1_combout ) # ((\mux_9|gate_5|WideOr0~2_combout ) # (!\mux_10|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_11|gate_5|WideOr0~1_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_10|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_7|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_7|WideOr0 .lut_mask = "fcff";
defparam \bcd_1|gate_7|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_7|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_7|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_7|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_7|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \bcd_1|gate_6|WideOr0 (
// Equation(s):
// \bcd_1|gate_6|WideOr0~combout  = ((\mux_11|gate_5|WideOr0~1_combout  $ (!\mux_10|gate_5|WideOr0~2_combout )) # (!\mux_9|gate_5|WideOr0~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_11|gate_5|WideOr0~1_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_10|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_6|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_6|WideOr0 .lut_mask = "cf3f";
defparam \bcd_1|gate_6|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_6|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_6|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_6|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_6|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \bcd_1|gate_3|WideOr0 (
// Equation(s):
// \bcd_1|gate_3|WideOr0~combout  = (\mux_10|gate_5|WideOr0~2_combout ) # ((\mux_8|gate_5|WideOr0~2_combout ) # (\mux_11|gate_5|WideOr0~1_combout  $ (!\mux_9|gate_5|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(\mux_11|gate_5|WideOr0~1_combout ),
	.datab(\mux_10|gate_5|WideOr0~2_combout ),
	.datac(\mux_9|gate_5|WideOr0~2_combout ),
	.datad(\mux_8|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_3|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_3|WideOr0 .lut_mask = "ffed";
defparam \bcd_1|gate_3|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_3|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_3|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_3|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_3|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \demux_1|gate_3|WideAnd0~1 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~1_combout  = (\contador_display|ff_2|q~regout  & (((!\contador_display|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~1 .lut_mask = "0a0a";
defparam \demux_1|gate_3|WideAnd0~1 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~1 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~1 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~1 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \demux_1|gate_3|WideAnd0~2 (
// Equation(s):
// \demux_1|gate_3|WideAnd0~2_combout  = (((\contador_display|ff_1|q~regout  & !\contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_3|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_3|WideAnd0~2 .lut_mask = "00f0";
defparam \demux_1|gate_3|WideAnd0~2 .operation_mode = "normal";
defparam \demux_1|gate_3|WideAnd0~2 .output_mode = "comb_only";
defparam \demux_1|gate_3|WideAnd0~2 .register_cascade_mode = "off";
defparam \demux_1|gate_3|WideAnd0~2 .sum_lutc_input = "datac";
defparam \demux_1|gate_3|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \demux_1|gate_1|WideAnd0 (
// Equation(s):
// \demux_1|gate_1|WideAnd0~combout  = (\contador_display|ff_2|q~regout ) # (((\contador_display|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_display|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_1|gate_1|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_1|gate_1|WideAnd0 .lut_mask = "fafa";
defparam \demux_1|gate_1|WideAnd0 .operation_mode = "normal";
defparam \demux_1|gate_1|WideAnd0 .output_mode = "comb_only";
defparam \demux_1|gate_1|WideAnd0 .register_cascade_mode = "off";
defparam \demux_1|gate_1|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_1|gate_1|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m~I (
	.datain(\mef_1|gate_11|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(m));
// synopsys translate_off
defparam \m~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ve~I (
	.datain(\mef_1|gate_10|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(ve));
// synopsys translate_off
defparam \ve~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \al~I (
	.datain(\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(al));
// synopsys translate_off
defparam \al~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nal~I (
	.datain(!\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nal));
// synopsys translate_off
defparam \Nal~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ev~I (
	.datain(\mef_1|gate_8|S~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ev));
// synopsys translate_off
defparam \ev~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[0]~I (
	.datain(\mef_1|jk_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[0]));
// synopsys translate_off
defparam \mef_estado[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[1]~I (
	.datain(\mef_1|jk_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[1]));
// synopsys translate_off
defparam \mef_estado[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[0]));
// synopsys translate_off
defparam \Nout_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[1]~I (
	.datain(!\bcd_1|gate_23|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[1]));
// synopsys translate_off
defparam \Nout_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[2]~I (
	.datain(!\bcd_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[2]));
// synopsys translate_off
defparam \Nout_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[3]~I (
	.datain(!\bcd_1|gate_15|S~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[3]));
// synopsys translate_off
defparam \Nout_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[4]~I (
	.datain(!\bcd_1|gate_12|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[4]));
// synopsys translate_off
defparam \Nout_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[5]~I (
	.datain(!\bcd_1|gate_7|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[5]));
// synopsys translate_off
defparam \Nout_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[6]~I (
	.datain(!\bcd_1|gate_6|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[6]));
// synopsys translate_off
defparam \Nout_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[7]~I (
	.datain(!\bcd_1|gate_3|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[7]));
// synopsys translate_off
defparam \Nout_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[0]~I (
	.datain(!\demux_1|gate_3|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[0]));
// synopsys translate_off
defparam \Nac_7segmentos[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[1]~I (
	.datain(!\demux_1|gate_3|WideAnd0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[1]));
// synopsys translate_off
defparam \Nac_7segmentos[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[2]~I (
	.datain(!\demux_1|gate_3|WideAnd0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[2]));
// synopsys translate_off
defparam \Nac_7segmentos[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[3]~I (
	.datain(\demux_1|gate_1|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[3]));
// synopsys translate_off
defparam \Nac_7segmentos[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[0]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[0]));
// synopsys translate_off
defparam \test_buffer_entrada[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[1]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[1]));
// synopsys translate_off
defparam \test_buffer_entrada[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[2]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~10_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[2]));
// synopsys translate_off
defparam \test_buffer_entrada[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[3]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~15_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[3]));
// synopsys translate_off
defparam \test_buffer_entrada[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[4]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~20_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[4]));
// synopsys translate_off
defparam \test_buffer_entrada[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[5]~I (
	.datain(\somador_subtrator_2|gate_5|WideOr0~25_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[5]));
// synopsys translate_off
defparam \test_buffer_entrada[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[6]~I (
	.datain(\somador_subtrator_1|gate_5|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[6]));
// synopsys translate_off
defparam \test_buffer_entrada[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[0]~I (
	.datain(!\buffer_bandeja|ff_1|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[0]));
// synopsys translate_off
defparam \test_buffer_saida[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[1]~I (
	.datain(!\buffer_bandeja|ff_2|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[1]));
// synopsys translate_off
defparam \test_buffer_saida[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[2]~I (
	.datain(!\buffer_bandeja|ff_3|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[2]));
// synopsys translate_off
defparam \test_buffer_saida[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[3]~I (
	.datain(!\buffer_bandeja|ff_4|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[3]));
// synopsys translate_off
defparam \test_buffer_saida[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[4]~I (
	.datain(!\buffer_bandeja|ff_5|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[4]));
// synopsys translate_off
defparam \test_buffer_saida[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[5]~I (
	.datain(!\buffer_bandeja|ff_6|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[5]));
// synopsys translate_off
defparam \test_buffer_saida[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[6]~I (
	.datain(!\buffer_bandeja|ff_7|q_bar~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[6]));
// synopsys translate_off
defparam \test_buffer_saida[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
