<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dev_dma_desc_sts Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dev_dma_desc_sts Union Reference</h1><!-- doxytag: class="dev_dma_desc_sts" -->This union represents the bit fields in the DMA Descriptor status quadlet.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fb77b9c4ab63304073542ed2b118a64b"></a><!-- doxytag: member="dev_dma_desc_sts::d32" ref="fb77b9c4ab63304073542ed2b118a64b" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondev__dma__desc__sts.html#fb77b9c4ab63304073542ed2b118a64b">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="1876c32496f0067948f6282b7583aeab"></a><!-- doxytag: member="dev_dma_desc_sts::b" ref="1876c32496f0067948f6282b7583aeab" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#9b6181d78984cb4d853945774f300ef0">bytes</a>:16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Received number of bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#a87eecf4647accc23a4e409c6c2ad47c">reserved16_22</a>:7</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#01c54383fd48fc31a3dd93ef54c417e8">mtrf</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiple Transfer - only for OUT EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#88d65d05f6561525543d09d0137c8967">sr</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setup Packet received - only for OUT EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt On Complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Short Packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#2be04f03ca64c3484260b2235aef3b9b">sts</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondev__dma__desc__sts.html#1876c32496f0067948f6282b7583aeab">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">quadlet bits <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="214ba099b6077c3393b179cf9a7909f7"></a><!-- doxytag: member="dev_dma_desc_sts::b_iso_out" ref="214ba099b6077c3393b179cf9a7909f7" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#ede78801cd7bc514474fcbe1ef154e5a">rxbytes</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Received number of bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#268998cfefef876150fff80a33ba70a6">reserved11</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#d9da3eccc6d247e2b5eccd4dfba7874e">framenum</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame Number. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#79bf5fe6d9949ddb671daa14b5ee298e">pid</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Received ISO Data PID. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt On Complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Short Packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#a80809cda5b19b3e36f512effef795f0">rxsts</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondev__dma__desc__sts.html#214ba099b6077c3393b179cf9a7909f7">b_iso_out</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">iso out quadlet bits <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="324fdd57830243334b74e0579b4e9f96"></a><!-- doxytag: member="dev_dma_desc_sts::b_iso_in" ref="324fdd57830243334b74e0579b4e9f96" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#56cc3ad6b0e5704c6eb394f58f660eef">txbytes</a>:12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmited number of bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#d9da3eccc6d247e2b5eccd4dfba7874e">framenum</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame Number. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#79bf5fe6d9949ddb671daa14b5ee298e">pid</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmited ISO Data PID. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#02c8be72ef6258c25094478c7cac0b12">ioc</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt On Complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#a850ddfa13601227c05e0ae43a538a9d">sp</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Short Packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#b728a79d6a86a0d1b6426a1b2627f2c2">l</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#30ebc024572822f0803d28c95914a44c">txsts</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondev__dma__desc__sts.html#05d1c1d8f6c5a1967c51c5d0e2e04261">bs</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondev__dma__desc__sts.html#324fdd57830243334b74e0579b4e9f96">b_iso_in</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">iso in quadlet bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields in the DMA Descriptor status quadlet. 
<p>
Read the quadlet into the <em>d32</em> member then set/clear the bits using the <em>b</em>it, <em>b_iso_out</em> and <em>b_iso_in</em> elements. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01466">1466</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
