|system_fpga
CLOCK_50 => system:SYS.CLK
CLOCK_50 => auto_nRST.CLK
CLOCK_50 => nRST_count[0].CLK
CLOCK_50 => nRST_count[1].CLK
CLOCK_50 => nRST_count[2].CLK
CLOCK_50 => nRST_count[3].CLK
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => nRST.IN1
SW[0] => syif.addr[0].DATAIN
SW[0] => LEDR[0].DATAIN
SW[1] => syif.addr[1].DATAIN
SW[1] => LEDR[1].DATAIN
SW[2] => syif.addr[2].DATAIN
SW[2] => LEDR[2].DATAIN
SW[3] => syif.addr[3].DATAIN
SW[3] => LEDR[3].DATAIN
SW[4] => syif.addr[4].DATAIN
SW[4] => LEDR[4].DATAIN
SW[5] => syif.addr[5].DATAIN
SW[5] => LEDR[5].DATAIN
SW[6] => syif.addr[6].DATAIN
SW[6] => LEDR[6].DATAIN
SW[7] => syif.addr[7].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => syif.addr[8].DATAIN
SW[8] => LEDR[8].DATAIN
SW[9] => syif.addr[9].DATAIN
SW[9] => LEDR[9].DATAIN
SW[10] => syif.addr[10].DATAIN
SW[10] => LEDR[10].DATAIN
SW[11] => syif.addr[11].DATAIN
SW[11] => LEDR[11].DATAIN
SW[12] => syif.addr[12].DATAIN
SW[12] => LEDR[12].DATAIN
SW[13] => syif.addr[13].DATAIN
SW[13] => LEDR[13].DATAIN
SW[14] => syif.addr[14].DATAIN
SW[14] => LEDR[14].DATAIN
SW[15] => syif.addr[15].DATAIN
SW[15] => LEDR[15].DATAIN
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= <GND>
LEDR[17] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= LEDG[8].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system_if:syif
system_if.load[0] <> <UNC>
system_if.load[1] <> <UNC>
system_if.load[2] <> <UNC>
system_if.load[3] <> <UNC>
system_if.load[4] <> <UNC>
system_if.load[5] <> <UNC>
system_if.load[6] <> <UNC>
system_if.load[7] <> <UNC>
system_if.load[8] <> <UNC>
system_if.load[9] <> <UNC>
system_if.load[10] <> <UNC>
system_if.load[11] <> <UNC>
system_if.load[12] <> <UNC>
system_if.load[13] <> <UNC>
system_if.load[14] <> <UNC>
system_if.load[15] <> <UNC>
system_if.load[16] <> <UNC>
system_if.load[17] <> <UNC>
system_if.load[18] <> <UNC>
system_if.load[19] <> <UNC>
system_if.load[20] <> <UNC>
system_if.load[21] <> <UNC>
system_if.load[22] <> <UNC>
system_if.load[23] <> <UNC>
system_if.load[24] <> <UNC>
system_if.load[25] <> <UNC>
system_if.load[26] <> <UNC>
system_if.load[27] <> <UNC>
system_if.load[28] <> <UNC>
system_if.load[29] <> <UNC>
system_if.load[30] <> <UNC>
system_if.load[31] <> <UNC>
system_if.store[0] <> <UNC>
system_if.store[1] <> <UNC>
system_if.store[2] <> <UNC>
system_if.store[3] <> <UNC>
system_if.store[4] <> <UNC>
system_if.store[5] <> <UNC>
system_if.store[6] <> <UNC>
system_if.store[7] <> <UNC>
system_if.store[8] <> <UNC>
system_if.store[9] <> <UNC>
system_if.store[10] <> <UNC>
system_if.store[11] <> <UNC>
system_if.store[12] <> <UNC>
system_if.store[13] <> <UNC>
system_if.store[14] <> <UNC>
system_if.store[15] <> <UNC>
system_if.store[16] <> <UNC>
system_if.store[17] <> <UNC>
system_if.store[18] <> <UNC>
system_if.store[19] <> <UNC>
system_if.store[20] <> <UNC>
system_if.store[21] <> <UNC>
system_if.store[22] <> <UNC>
system_if.store[23] <> <UNC>
system_if.store[24] <> <UNC>
system_if.store[25] <> <UNC>
system_if.store[26] <> <UNC>
system_if.store[27] <> <UNC>
system_if.store[28] <> <UNC>
system_if.store[29] <> <UNC>
system_if.store[30] <> <UNC>
system_if.store[31] <> <UNC>
system_if.addr[0] <> <UNC>
system_if.addr[1] <> <UNC>
system_if.addr[2] <> <UNC>
system_if.addr[3] <> <UNC>
system_if.addr[4] <> <UNC>
system_if.addr[5] <> <UNC>
system_if.addr[6] <> <UNC>
system_if.addr[7] <> <UNC>
system_if.addr[8] <> <UNC>
system_if.addr[9] <> <UNC>
system_if.addr[10] <> <UNC>
system_if.addr[11] <> <UNC>
system_if.addr[12] <> <UNC>
system_if.addr[13] <> <UNC>
system_if.addr[14] <> <UNC>
system_if.addr[15] <> <UNC>
system_if.addr[16] <> <UNC>
system_if.addr[17] <> <UNC>
system_if.addr[18] <> <UNC>
system_if.addr[19] <> <UNC>
system_if.addr[20] <> <UNC>
system_if.addr[21] <> <UNC>
system_if.addr[22] <> <UNC>
system_if.addr[23] <> <UNC>
system_if.addr[24] <> <UNC>
system_if.addr[25] <> <UNC>
system_if.addr[26] <> <UNC>
system_if.addr[27] <> <UNC>
system_if.addr[28] <> <UNC>
system_if.addr[29] <> <UNC>
system_if.addr[30] <> <UNC>
system_if.addr[31] <> <UNC>
system_if.REN <> <UNC>
system_if.WEN <> <UNC>
system_if.halt <> <UNC>
system_if.tbCTRL <> <UNC>


|system_fpga|system:SYS
CLK => ram:RAM.CLK
CLK => CPUCLK.CLK
CLK => count[0].CLK
CLK => count[1].CLK
CLK => count[2].CLK
CLK => count[3].CLK
nRST => singlecycle:CPU.nRST
nRST => ram:RAM.nRST
nRST => CPUCLK.ACLR
nRST => count[0].ACLR
nRST => count[1].ACLR
nRST => count[2].ACLR
nRST => count[3].ACLR
syif.halt <= singlecycle:CPU.halt
syif.load[0] <= syif.load[0].DB_MAX_OUTPUT_PORT_TYPE
syif.load[1] <= syif.load[1].DB_MAX_OUTPUT_PORT_TYPE
syif.load[2] <= syif.load[2].DB_MAX_OUTPUT_PORT_TYPE
syif.load[3] <= syif.load[3].DB_MAX_OUTPUT_PORT_TYPE
syif.load[4] <= syif.load[4].DB_MAX_OUTPUT_PORT_TYPE
syif.load[5] <= syif.load[5].DB_MAX_OUTPUT_PORT_TYPE
syif.load[6] <= syif.load[6].DB_MAX_OUTPUT_PORT_TYPE
syif.load[7] <= syif.load[7].DB_MAX_OUTPUT_PORT_TYPE
syif.load[8] <= syif.load[8].DB_MAX_OUTPUT_PORT_TYPE
syif.load[9] <= syif.load[9].DB_MAX_OUTPUT_PORT_TYPE
syif.load[10] <= syif.load[10].DB_MAX_OUTPUT_PORT_TYPE
syif.load[11] <= syif.load[11].DB_MAX_OUTPUT_PORT_TYPE
syif.load[12] <= syif.load[12].DB_MAX_OUTPUT_PORT_TYPE
syif.load[13] <= syif.load[13].DB_MAX_OUTPUT_PORT_TYPE
syif.load[14] <= syif.load[14].DB_MAX_OUTPUT_PORT_TYPE
syif.load[15] <= syif.load[15].DB_MAX_OUTPUT_PORT_TYPE
syif.load[16] <= syif.load[16].DB_MAX_OUTPUT_PORT_TYPE
syif.load[17] <= syif.load[17].DB_MAX_OUTPUT_PORT_TYPE
syif.load[18] <= syif.load[18].DB_MAX_OUTPUT_PORT_TYPE
syif.load[19] <= syif.load[19].DB_MAX_OUTPUT_PORT_TYPE
syif.load[20] <= syif.load[20].DB_MAX_OUTPUT_PORT_TYPE
syif.load[21] <= syif.load[21].DB_MAX_OUTPUT_PORT_TYPE
syif.load[22] <= syif.load[22].DB_MAX_OUTPUT_PORT_TYPE
syif.load[23] <= syif.load[23].DB_MAX_OUTPUT_PORT_TYPE
syif.load[24] <= syif.load[24].DB_MAX_OUTPUT_PORT_TYPE
syif.load[25] <= syif.load[25].DB_MAX_OUTPUT_PORT_TYPE
syif.load[26] <= syif.load[26].DB_MAX_OUTPUT_PORT_TYPE
syif.load[27] <= syif.load[27].DB_MAX_OUTPUT_PORT_TYPE
syif.load[28] <= syif.load[28].DB_MAX_OUTPUT_PORT_TYPE
syif.load[29] <= syif.load[29].DB_MAX_OUTPUT_PORT_TYPE
syif.load[30] <= syif.load[30].DB_MAX_OUTPUT_PORT_TYPE
syif.load[31] <= syif.load[31].DB_MAX_OUTPUT_PORT_TYPE
syif.addr[0] => ramaddr.DATAB
syif.addr[1] => ramaddr.DATAB
syif.addr[2] => ramaddr.DATAB
syif.addr[3] => ramaddr.DATAB
syif.addr[4] => ramaddr.DATAB
syif.addr[5] => ramaddr.DATAB
syif.addr[6] => ramaddr.DATAB
syif.addr[7] => ramaddr.DATAB
syif.addr[8] => ramaddr.DATAB
syif.addr[9] => ramaddr.DATAB
syif.addr[10] => ramaddr.DATAB
syif.addr[11] => ramaddr.DATAB
syif.addr[12] => ramaddr.DATAB
syif.addr[13] => ramaddr.DATAB
syif.addr[14] => ramaddr.DATAB
syif.addr[15] => ramaddr.DATAB
syif.addr[16] => ramaddr.DATAB
syif.addr[17] => ramaddr.DATAB
syif.addr[18] => ramaddr.DATAB
syif.addr[19] => ramaddr.DATAB
syif.addr[20] => ramaddr.DATAB
syif.addr[21] => ramaddr.DATAB
syif.addr[22] => ramaddr.DATAB
syif.addr[23] => ramaddr.DATAB
syif.addr[24] => ramaddr.DATAB
syif.addr[25] => ramaddr.DATAB
syif.addr[26] => ramaddr.DATAB
syif.addr[27] => ramaddr.DATAB
syif.addr[28] => ramaddr.DATAB
syif.addr[29] => ramaddr.DATAB
syif.addr[30] => ramaddr.DATAB
syif.addr[31] => ramaddr.DATAB
syif.store[0] => ramstore.DATAB
syif.store[1] => ramstore.DATAB
syif.store[2] => ramstore.DATAB
syif.store[3] => ramstore.DATAB
syif.store[4] => ramstore.DATAB
syif.store[5] => ramstore.DATAB
syif.store[6] => ramstore.DATAB
syif.store[7] => ramstore.DATAB
syif.store[8] => ramstore.DATAB
syif.store[9] => ramstore.DATAB
syif.store[10] => ramstore.DATAB
syif.store[11] => ramstore.DATAB
syif.store[12] => ramstore.DATAB
syif.store[13] => ramstore.DATAB
syif.store[14] => ramstore.DATAB
syif.store[15] => ramstore.DATAB
syif.store[16] => ramstore.DATAB
syif.store[17] => ramstore.DATAB
syif.store[18] => ramstore.DATAB
syif.store[19] => ramstore.DATAB
syif.store[20] => ramstore.DATAB
syif.store[21] => ramstore.DATAB
syif.store[22] => ramstore.DATAB
syif.store[23] => ramstore.DATAB
syif.store[24] => ramstore.DATAB
syif.store[25] => ramstore.DATAB
syif.store[26] => ramstore.DATAB
syif.store[27] => ramstore.DATAB
syif.store[28] => ramstore.DATAB
syif.store[29] => ramstore.DATAB
syif.store[30] => ramstore.DATAB
syif.store[31] => ramstore.DATAB
syif.REN => ramREN.DATAB
syif.WEN => ramWEN.DATAB
syif.tbCTRL => ramWEN.OUTPUTSELECT
syif.tbCTRL => ramREN.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramaddr.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT
syif.tbCTRL => ramstore.OUTPUTSELECT


|system_fpga|system:SYS|cpu_ram_if:prif
cpu_ram_if.memstore[0] <> <UNC>
cpu_ram_if.memstore[1] <> <UNC>
cpu_ram_if.memstore[2] <> <UNC>
cpu_ram_if.memstore[3] <> <UNC>
cpu_ram_if.memstore[4] <> <UNC>
cpu_ram_if.memstore[5] <> <UNC>
cpu_ram_if.memstore[6] <> <UNC>
cpu_ram_if.memstore[7] <> <UNC>
cpu_ram_if.memstore[8] <> <UNC>
cpu_ram_if.memstore[9] <> <UNC>
cpu_ram_if.memstore[10] <> <UNC>
cpu_ram_if.memstore[11] <> <UNC>
cpu_ram_if.memstore[12] <> <UNC>
cpu_ram_if.memstore[13] <> <UNC>
cpu_ram_if.memstore[14] <> <UNC>
cpu_ram_if.memstore[15] <> <UNC>
cpu_ram_if.memstore[16] <> <UNC>
cpu_ram_if.memstore[17] <> <UNC>
cpu_ram_if.memstore[18] <> <UNC>
cpu_ram_if.memstore[19] <> <UNC>
cpu_ram_if.memstore[20] <> <UNC>
cpu_ram_if.memstore[21] <> <UNC>
cpu_ram_if.memstore[22] <> <UNC>
cpu_ram_if.memstore[23] <> <UNC>
cpu_ram_if.memstore[24] <> <UNC>
cpu_ram_if.memstore[25] <> <UNC>
cpu_ram_if.memstore[26] <> <UNC>
cpu_ram_if.memstore[27] <> <UNC>
cpu_ram_if.memstore[28] <> <UNC>
cpu_ram_if.memstore[29] <> <UNC>
cpu_ram_if.memstore[30] <> <UNC>
cpu_ram_if.memstore[31] <> <UNC>
cpu_ram_if.memaddr[0] <> <UNC>
cpu_ram_if.memaddr[1] <> <UNC>
cpu_ram_if.memaddr[2] <> <UNC>
cpu_ram_if.memaddr[3] <> <UNC>
cpu_ram_if.memaddr[4] <> <UNC>
cpu_ram_if.memaddr[5] <> <UNC>
cpu_ram_if.memaddr[6] <> <UNC>
cpu_ram_if.memaddr[7] <> <UNC>
cpu_ram_if.memaddr[8] <> <UNC>
cpu_ram_if.memaddr[9] <> <UNC>
cpu_ram_if.memaddr[10] <> <UNC>
cpu_ram_if.memaddr[11] <> <UNC>
cpu_ram_if.memaddr[12] <> <UNC>
cpu_ram_if.memaddr[13] <> <UNC>
cpu_ram_if.memaddr[14] <> <UNC>
cpu_ram_if.memaddr[15] <> <UNC>
cpu_ram_if.memaddr[16] <> <UNC>
cpu_ram_if.memaddr[17] <> <UNC>
cpu_ram_if.memaddr[18] <> <UNC>
cpu_ram_if.memaddr[19] <> <UNC>
cpu_ram_if.memaddr[20] <> <UNC>
cpu_ram_if.memaddr[21] <> <UNC>
cpu_ram_if.memaddr[22] <> <UNC>
cpu_ram_if.memaddr[23] <> <UNC>
cpu_ram_if.memaddr[24] <> <UNC>
cpu_ram_if.memaddr[25] <> <UNC>
cpu_ram_if.memaddr[26] <> <UNC>
cpu_ram_if.memaddr[27] <> <UNC>
cpu_ram_if.memaddr[28] <> <UNC>
cpu_ram_if.memaddr[29] <> <UNC>
cpu_ram_if.memaddr[30] <> <UNC>
cpu_ram_if.memaddr[31] <> <UNC>
cpu_ram_if.memWEN <> <UNC>
cpu_ram_if.memREN <> <UNC>
cpu_ram_if.ramstate[0] <> <UNC>
cpu_ram_if.ramstate[1] <> <UNC>
cpu_ram_if.ramload[0] <> <UNC>
cpu_ram_if.ramload[1] <> <UNC>
cpu_ram_if.ramload[2] <> <UNC>
cpu_ram_if.ramload[3] <> <UNC>
cpu_ram_if.ramload[4] <> <UNC>
cpu_ram_if.ramload[5] <> <UNC>
cpu_ram_if.ramload[6] <> <UNC>
cpu_ram_if.ramload[7] <> <UNC>
cpu_ram_if.ramload[8] <> <UNC>
cpu_ram_if.ramload[9] <> <UNC>
cpu_ram_if.ramload[10] <> <UNC>
cpu_ram_if.ramload[11] <> <UNC>
cpu_ram_if.ramload[12] <> <UNC>
cpu_ram_if.ramload[13] <> <UNC>
cpu_ram_if.ramload[14] <> <UNC>
cpu_ram_if.ramload[15] <> <UNC>
cpu_ram_if.ramload[16] <> <UNC>
cpu_ram_if.ramload[17] <> <UNC>
cpu_ram_if.ramload[18] <> <UNC>
cpu_ram_if.ramload[19] <> <UNC>
cpu_ram_if.ramload[20] <> <UNC>
cpu_ram_if.ramload[21] <> <UNC>
cpu_ram_if.ramload[22] <> <UNC>
cpu_ram_if.ramload[23] <> <UNC>
cpu_ram_if.ramload[24] <> <UNC>
cpu_ram_if.ramload[25] <> <UNC>
cpu_ram_if.ramload[26] <> <UNC>
cpu_ram_if.ramload[27] <> <UNC>
cpu_ram_if.ramload[28] <> <UNC>
cpu_ram_if.ramload[29] <> <UNC>
cpu_ram_if.ramload[30] <> <UNC>
cpu_ram_if.ramload[31] <> <UNC>
cpu_ram_if.ramstore[0] <> <UNC>
cpu_ram_if.ramstore[1] <> <UNC>
cpu_ram_if.ramstore[2] <> <UNC>
cpu_ram_if.ramstore[3] <> <UNC>
cpu_ram_if.ramstore[4] <> <UNC>
cpu_ram_if.ramstore[5] <> <UNC>
cpu_ram_if.ramstore[6] <> <UNC>
cpu_ram_if.ramstore[7] <> <UNC>
cpu_ram_if.ramstore[8] <> <UNC>
cpu_ram_if.ramstore[9] <> <UNC>
cpu_ram_if.ramstore[10] <> <UNC>
cpu_ram_if.ramstore[11] <> <UNC>
cpu_ram_if.ramstore[12] <> <UNC>
cpu_ram_if.ramstore[13] <> <UNC>
cpu_ram_if.ramstore[14] <> <UNC>
cpu_ram_if.ramstore[15] <> <UNC>
cpu_ram_if.ramstore[16] <> <UNC>
cpu_ram_if.ramstore[17] <> <UNC>
cpu_ram_if.ramstore[18] <> <UNC>
cpu_ram_if.ramstore[19] <> <UNC>
cpu_ram_if.ramstore[20] <> <UNC>
cpu_ram_if.ramstore[21] <> <UNC>
cpu_ram_if.ramstore[22] <> <UNC>
cpu_ram_if.ramstore[23] <> <UNC>
cpu_ram_if.ramstore[24] <> <UNC>
cpu_ram_if.ramstore[25] <> <UNC>
cpu_ram_if.ramstore[26] <> <UNC>
cpu_ram_if.ramstore[27] <> <UNC>
cpu_ram_if.ramstore[28] <> <UNC>
cpu_ram_if.ramstore[29] <> <UNC>
cpu_ram_if.ramstore[30] <> <UNC>
cpu_ram_if.ramstore[31] <> <UNC>
cpu_ram_if.ramaddr[0] <> <UNC>
cpu_ram_if.ramaddr[1] <> <UNC>
cpu_ram_if.ramaddr[2] <> <UNC>
cpu_ram_if.ramaddr[3] <> <UNC>
cpu_ram_if.ramaddr[4] <> <UNC>
cpu_ram_if.ramaddr[5] <> <UNC>
cpu_ram_if.ramaddr[6] <> <UNC>
cpu_ram_if.ramaddr[7] <> <UNC>
cpu_ram_if.ramaddr[8] <> <UNC>
cpu_ram_if.ramaddr[9] <> <UNC>
cpu_ram_if.ramaddr[10] <> <UNC>
cpu_ram_if.ramaddr[11] <> <UNC>
cpu_ram_if.ramaddr[12] <> <UNC>
cpu_ram_if.ramaddr[13] <> <UNC>
cpu_ram_if.ramaddr[14] <> <UNC>
cpu_ram_if.ramaddr[15] <> <UNC>
cpu_ram_if.ramaddr[16] <> <UNC>
cpu_ram_if.ramaddr[17] <> <UNC>
cpu_ram_if.ramaddr[18] <> <UNC>
cpu_ram_if.ramaddr[19] <> <UNC>
cpu_ram_if.ramaddr[20] <> <UNC>
cpu_ram_if.ramaddr[21] <> <UNC>
cpu_ram_if.ramaddr[22] <> <UNC>
cpu_ram_if.ramaddr[23] <> <UNC>
cpu_ram_if.ramaddr[24] <> <UNC>
cpu_ram_if.ramaddr[25] <> <UNC>
cpu_ram_if.ramaddr[26] <> <UNC>
cpu_ram_if.ramaddr[27] <> <UNC>
cpu_ram_if.ramaddr[28] <> <UNC>
cpu_ram_if.ramaddr[29] <> <UNC>
cpu_ram_if.ramaddr[30] <> <UNC>
cpu_ram_if.ramaddr[31] <> <UNC>
cpu_ram_if.ramWEN <> <UNC>
cpu_ram_if.ramREN <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU
CLK => datapath:DP.CLK
CLK => caches:CM.CLK
CLK => memory_control:CC.CLK
nRST => datapath:DP.nRST
nRST => caches:CM.nRST
nRST => memory_control:CC.nRST
halt <= halt.DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[0] <= scif.memstore[0].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[1] <= scif.memstore[1].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[2] <= scif.memstore[2].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[3] <= scif.memstore[3].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[4] <= scif.memstore[4].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[5] <= scif.memstore[5].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[6] <= scif.memstore[6].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[7] <= scif.memstore[7].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[8] <= scif.memstore[8].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[9] <= scif.memstore[9].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[10] <= scif.memstore[10].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[11] <= scif.memstore[11].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[12] <= scif.memstore[12].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[13] <= scif.memstore[13].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[14] <= scif.memstore[14].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[15] <= scif.memstore[15].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[16] <= scif.memstore[16].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[17] <= scif.memstore[17].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[18] <= scif.memstore[18].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[19] <= scif.memstore[19].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[20] <= scif.memstore[20].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[21] <= scif.memstore[21].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[22] <= scif.memstore[22].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[23] <= scif.memstore[23].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[24] <= scif.memstore[24].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[25] <= scif.memstore[25].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[26] <= scif.memstore[26].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[27] <= scif.memstore[27].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[28] <= scif.memstore[28].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[29] <= scif.memstore[29].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[30] <= scif.memstore[30].DB_MAX_OUTPUT_PORT_TYPE
scif.memstore[31] <= scif.memstore[31].DB_MAX_OUTPUT_PORT_TYPE
scif.memWEN <= scif.memWEN.DB_MAX_OUTPUT_PORT_TYPE
scif.memREN <= scif.memREN.DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[0] <= scif.memaddr[0].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[1] <= scif.memaddr[1].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[2] <= scif.memaddr[2].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[3] <= scif.memaddr[3].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[4] <= scif.memaddr[4].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[5] <= scif.memaddr[5].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[6] <= scif.memaddr[6].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[7] <= scif.memaddr[7].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[8] <= scif.memaddr[8].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[9] <= scif.memaddr[9].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[10] <= scif.memaddr[10].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[11] <= scif.memaddr[11].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[12] <= scif.memaddr[12].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[13] <= scif.memaddr[13].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[14] <= scif.memaddr[14].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[15] <= scif.memaddr[15].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[16] <= scif.memaddr[16].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[17] <= scif.memaddr[17].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[18] <= scif.memaddr[18].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[19] <= scif.memaddr[19].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[20] <= scif.memaddr[20].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[21] <= scif.memaddr[21].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[22] <= scif.memaddr[22].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[23] <= scif.memaddr[23].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[24] <= scif.memaddr[24].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[25] <= scif.memaddr[25].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[26] <= scif.memaddr[26].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[27] <= scif.memaddr[27].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[28] <= scif.memaddr[28].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[29] <= scif.memaddr[29].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[30] <= scif.memaddr[30].DB_MAX_OUTPUT_PORT_TYPE
scif.memaddr[31] <= scif.memaddr[31].DB_MAX_OUTPUT_PORT_TYPE
scif.ramload[0] => ccif.ramload[0].DATAIN
scif.ramload[1] => ccif.ramload[1].DATAIN
scif.ramload[2] => ccif.ramload[2].DATAIN
scif.ramload[3] => ccif.ramload[3].DATAIN
scif.ramload[4] => ccif.ramload[4].DATAIN
scif.ramload[5] => ccif.ramload[5].DATAIN
scif.ramload[6] => ccif.ramload[6].DATAIN
scif.ramload[7] => ccif.ramload[7].DATAIN
scif.ramload[8] => ccif.ramload[8].DATAIN
scif.ramload[9] => ccif.ramload[9].DATAIN
scif.ramload[10] => ccif.ramload[10].DATAIN
scif.ramload[11] => ccif.ramload[11].DATAIN
scif.ramload[12] => ccif.ramload[12].DATAIN
scif.ramload[13] => ccif.ramload[13].DATAIN
scif.ramload[14] => ccif.ramload[14].DATAIN
scif.ramload[15] => ccif.ramload[15].DATAIN
scif.ramload[16] => ccif.ramload[16].DATAIN
scif.ramload[17] => ccif.ramload[17].DATAIN
scif.ramload[18] => ccif.ramload[18].DATAIN
scif.ramload[19] => ccif.ramload[19].DATAIN
scif.ramload[20] => ccif.ramload[20].DATAIN
scif.ramload[21] => ccif.ramload[21].DATAIN
scif.ramload[22] => ccif.ramload[22].DATAIN
scif.ramload[23] => ccif.ramload[23].DATAIN
scif.ramload[24] => ccif.ramload[24].DATAIN
scif.ramload[25] => ccif.ramload[25].DATAIN
scif.ramload[26] => ccif.ramload[26].DATAIN
scif.ramload[27] => ccif.ramload[27].DATAIN
scif.ramload[28] => ccif.ramload[28].DATAIN
scif.ramload[29] => ccif.ramload[29].DATAIN
scif.ramload[30] => ccif.ramload[30].DATAIN
scif.ramload[31] => ccif.ramload[31].DATAIN
scif.ramstate[0] => ccif.ramstate[0].DATAIN
scif.ramstate[1] => ccif.ramstate[1].DATAIN


|system_fpga|system:SYS|singlecycle:CPU|datapath_cache_if:dcif
datapath_cache_if.dmemaddr[0] <> <UNC>
datapath_cache_if.dmemaddr[1] <> <UNC>
datapath_cache_if.dmemaddr[2] <> <UNC>
datapath_cache_if.dmemaddr[3] <> <UNC>
datapath_cache_if.dmemaddr[4] <> <UNC>
datapath_cache_if.dmemaddr[5] <> <UNC>
datapath_cache_if.dmemaddr[6] <> <UNC>
datapath_cache_if.dmemaddr[7] <> <UNC>
datapath_cache_if.dmemaddr[8] <> <UNC>
datapath_cache_if.dmemaddr[9] <> <UNC>
datapath_cache_if.dmemaddr[10] <> <UNC>
datapath_cache_if.dmemaddr[11] <> <UNC>
datapath_cache_if.dmemaddr[12] <> <UNC>
datapath_cache_if.dmemaddr[13] <> <UNC>
datapath_cache_if.dmemaddr[14] <> <UNC>
datapath_cache_if.dmemaddr[15] <> <UNC>
datapath_cache_if.dmemaddr[16] <> <UNC>
datapath_cache_if.dmemaddr[17] <> <UNC>
datapath_cache_if.dmemaddr[18] <> <UNC>
datapath_cache_if.dmemaddr[19] <> <UNC>
datapath_cache_if.dmemaddr[20] <> <UNC>
datapath_cache_if.dmemaddr[21] <> <UNC>
datapath_cache_if.dmemaddr[22] <> <UNC>
datapath_cache_if.dmemaddr[23] <> <UNC>
datapath_cache_if.dmemaddr[24] <> <UNC>
datapath_cache_if.dmemaddr[25] <> <UNC>
datapath_cache_if.dmemaddr[26] <> <UNC>
datapath_cache_if.dmemaddr[27] <> <UNC>
datapath_cache_if.dmemaddr[28] <> <UNC>
datapath_cache_if.dmemaddr[29] <> <UNC>
datapath_cache_if.dmemaddr[30] <> <UNC>
datapath_cache_if.dmemaddr[31] <> <UNC>
datapath_cache_if.dmemstore[0] <> <UNC>
datapath_cache_if.dmemstore[1] <> <UNC>
datapath_cache_if.dmemstore[2] <> <UNC>
datapath_cache_if.dmemstore[3] <> <UNC>
datapath_cache_if.dmemstore[4] <> <UNC>
datapath_cache_if.dmemstore[5] <> <UNC>
datapath_cache_if.dmemstore[6] <> <UNC>
datapath_cache_if.dmemstore[7] <> <UNC>
datapath_cache_if.dmemstore[8] <> <UNC>
datapath_cache_if.dmemstore[9] <> <UNC>
datapath_cache_if.dmemstore[10] <> <UNC>
datapath_cache_if.dmemstore[11] <> <UNC>
datapath_cache_if.dmemstore[12] <> <UNC>
datapath_cache_if.dmemstore[13] <> <UNC>
datapath_cache_if.dmemstore[14] <> <UNC>
datapath_cache_if.dmemstore[15] <> <UNC>
datapath_cache_if.dmemstore[16] <> <UNC>
datapath_cache_if.dmemstore[17] <> <UNC>
datapath_cache_if.dmemstore[18] <> <UNC>
datapath_cache_if.dmemstore[19] <> <UNC>
datapath_cache_if.dmemstore[20] <> <UNC>
datapath_cache_if.dmemstore[21] <> <UNC>
datapath_cache_if.dmemstore[22] <> <UNC>
datapath_cache_if.dmemstore[23] <> <UNC>
datapath_cache_if.dmemstore[24] <> <UNC>
datapath_cache_if.dmemstore[25] <> <UNC>
datapath_cache_if.dmemstore[26] <> <UNC>
datapath_cache_if.dmemstore[27] <> <UNC>
datapath_cache_if.dmemstore[28] <> <UNC>
datapath_cache_if.dmemstore[29] <> <UNC>
datapath_cache_if.dmemstore[30] <> <UNC>
datapath_cache_if.dmemstore[31] <> <UNC>
datapath_cache_if.dmemload[0] <> <UNC>
datapath_cache_if.dmemload[1] <> <UNC>
datapath_cache_if.dmemload[2] <> <UNC>
datapath_cache_if.dmemload[3] <> <UNC>
datapath_cache_if.dmemload[4] <> <UNC>
datapath_cache_if.dmemload[5] <> <UNC>
datapath_cache_if.dmemload[6] <> <UNC>
datapath_cache_if.dmemload[7] <> <UNC>
datapath_cache_if.dmemload[8] <> <UNC>
datapath_cache_if.dmemload[9] <> <UNC>
datapath_cache_if.dmemload[10] <> <UNC>
datapath_cache_if.dmemload[11] <> <UNC>
datapath_cache_if.dmemload[12] <> <UNC>
datapath_cache_if.dmemload[13] <> <UNC>
datapath_cache_if.dmemload[14] <> <UNC>
datapath_cache_if.dmemload[15] <> <UNC>
datapath_cache_if.dmemload[16] <> <UNC>
datapath_cache_if.dmemload[17] <> <UNC>
datapath_cache_if.dmemload[18] <> <UNC>
datapath_cache_if.dmemload[19] <> <UNC>
datapath_cache_if.dmemload[20] <> <UNC>
datapath_cache_if.dmemload[21] <> <UNC>
datapath_cache_if.dmemload[22] <> <UNC>
datapath_cache_if.dmemload[23] <> <UNC>
datapath_cache_if.dmemload[24] <> <UNC>
datapath_cache_if.dmemload[25] <> <UNC>
datapath_cache_if.dmemload[26] <> <UNC>
datapath_cache_if.dmemload[27] <> <UNC>
datapath_cache_if.dmemload[28] <> <UNC>
datapath_cache_if.dmemload[29] <> <UNC>
datapath_cache_if.dmemload[30] <> <UNC>
datapath_cache_if.dmemload[31] <> <UNC>
datapath_cache_if.flushed <> <UNC>
datapath_cache_if.dmemWEN <> <UNC>
datapath_cache_if.dmemREN <> <UNC>
datapath_cache_if.datomic <> <UNC>
datapath_cache_if.dhit <> <UNC>
datapath_cache_if.imemaddr[0] <> <UNC>
datapath_cache_if.imemaddr[1] <> <UNC>
datapath_cache_if.imemaddr[2] <> <UNC>
datapath_cache_if.imemaddr[3] <> <UNC>
datapath_cache_if.imemaddr[4] <> <UNC>
datapath_cache_if.imemaddr[5] <> <UNC>
datapath_cache_if.imemaddr[6] <> <UNC>
datapath_cache_if.imemaddr[7] <> <UNC>
datapath_cache_if.imemaddr[8] <> <UNC>
datapath_cache_if.imemaddr[9] <> <UNC>
datapath_cache_if.imemaddr[10] <> <UNC>
datapath_cache_if.imemaddr[11] <> <UNC>
datapath_cache_if.imemaddr[12] <> <UNC>
datapath_cache_if.imemaddr[13] <> <UNC>
datapath_cache_if.imemaddr[14] <> <UNC>
datapath_cache_if.imemaddr[15] <> <UNC>
datapath_cache_if.imemaddr[16] <> <UNC>
datapath_cache_if.imemaddr[17] <> <UNC>
datapath_cache_if.imemaddr[18] <> <UNC>
datapath_cache_if.imemaddr[19] <> <UNC>
datapath_cache_if.imemaddr[20] <> <UNC>
datapath_cache_if.imemaddr[21] <> <UNC>
datapath_cache_if.imemaddr[22] <> <UNC>
datapath_cache_if.imemaddr[23] <> <UNC>
datapath_cache_if.imemaddr[24] <> <UNC>
datapath_cache_if.imemaddr[25] <> <UNC>
datapath_cache_if.imemaddr[26] <> <UNC>
datapath_cache_if.imemaddr[27] <> <UNC>
datapath_cache_if.imemaddr[28] <> <UNC>
datapath_cache_if.imemaddr[29] <> <UNC>
datapath_cache_if.imemaddr[30] <> <UNC>
datapath_cache_if.imemaddr[31] <> <UNC>
datapath_cache_if.imemload[0] <> <UNC>
datapath_cache_if.imemload[1] <> <UNC>
datapath_cache_if.imemload[2] <> <UNC>
datapath_cache_if.imemload[3] <> <UNC>
datapath_cache_if.imemload[4] <> <UNC>
datapath_cache_if.imemload[5] <> <UNC>
datapath_cache_if.imemload[6] <> <UNC>
datapath_cache_if.imemload[7] <> <UNC>
datapath_cache_if.imemload[8] <> <UNC>
datapath_cache_if.imemload[9] <> <UNC>
datapath_cache_if.imemload[10] <> <UNC>
datapath_cache_if.imemload[11] <> <UNC>
datapath_cache_if.imemload[12] <> <UNC>
datapath_cache_if.imemload[13] <> <UNC>
datapath_cache_if.imemload[14] <> <UNC>
datapath_cache_if.imemload[15] <> <UNC>
datapath_cache_if.imemload[16] <> <UNC>
datapath_cache_if.imemload[17] <> <UNC>
datapath_cache_if.imemload[18] <> <UNC>
datapath_cache_if.imemload[19] <> <UNC>
datapath_cache_if.imemload[20] <> <UNC>
datapath_cache_if.imemload[21] <> <UNC>
datapath_cache_if.imemload[22] <> <UNC>
datapath_cache_if.imemload[23] <> <UNC>
datapath_cache_if.imemload[24] <> <UNC>
datapath_cache_if.imemload[25] <> <UNC>
datapath_cache_if.imemload[26] <> <UNC>
datapath_cache_if.imemload[27] <> <UNC>
datapath_cache_if.imemload[28] <> <UNC>
datapath_cache_if.imemload[29] <> <UNC>
datapath_cache_if.imemload[30] <> <UNC>
datapath_cache_if.imemload[31] <> <UNC>
datapath_cache_if.imemREN <> <UNC>
datapath_cache_if.ihit <> <UNC>
datapath_cache_if.halt <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|caches_if:cif0
caches_if.ccsnoopaddr[0] <> <UNC>
caches_if.ccsnoopaddr[1] <> <UNC>
caches_if.ccsnoopaddr[2] <> <UNC>
caches_if.ccsnoopaddr[3] <> <UNC>
caches_if.ccsnoopaddr[4] <> <UNC>
caches_if.ccsnoopaddr[5] <> <UNC>
caches_if.ccsnoopaddr[6] <> <UNC>
caches_if.ccsnoopaddr[7] <> <UNC>
caches_if.ccsnoopaddr[8] <> <UNC>
caches_if.ccsnoopaddr[9] <> <UNC>
caches_if.ccsnoopaddr[10] <> <UNC>
caches_if.ccsnoopaddr[11] <> <UNC>
caches_if.ccsnoopaddr[12] <> <UNC>
caches_if.ccsnoopaddr[13] <> <UNC>
caches_if.ccsnoopaddr[14] <> <UNC>
caches_if.ccsnoopaddr[15] <> <UNC>
caches_if.ccsnoopaddr[16] <> <UNC>
caches_if.ccsnoopaddr[17] <> <UNC>
caches_if.ccsnoopaddr[18] <> <UNC>
caches_if.ccsnoopaddr[19] <> <UNC>
caches_if.ccsnoopaddr[20] <> <UNC>
caches_if.ccsnoopaddr[21] <> <UNC>
caches_if.ccsnoopaddr[22] <> <UNC>
caches_if.ccsnoopaddr[23] <> <UNC>
caches_if.ccsnoopaddr[24] <> <UNC>
caches_if.ccsnoopaddr[25] <> <UNC>
caches_if.ccsnoopaddr[26] <> <UNC>
caches_if.ccsnoopaddr[27] <> <UNC>
caches_if.ccsnoopaddr[28] <> <UNC>
caches_if.ccsnoopaddr[29] <> <UNC>
caches_if.ccsnoopaddr[30] <> <UNC>
caches_if.ccsnoopaddr[31] <> <UNC>
caches_if.cctrans <> <UNC>
caches_if.ccwrite <> <UNC>
caches_if.ccinv <> <UNC>
caches_if.ccwait <> <UNC>
caches_if.daddr[0] <> <UNC>
caches_if.daddr[1] <> <UNC>
caches_if.daddr[2] <> <UNC>
caches_if.daddr[3] <> <UNC>
caches_if.daddr[4] <> <UNC>
caches_if.daddr[5] <> <UNC>
caches_if.daddr[6] <> <UNC>
caches_if.daddr[7] <> <UNC>
caches_if.daddr[8] <> <UNC>
caches_if.daddr[9] <> <UNC>
caches_if.daddr[10] <> <UNC>
caches_if.daddr[11] <> <UNC>
caches_if.daddr[12] <> <UNC>
caches_if.daddr[13] <> <UNC>
caches_if.daddr[14] <> <UNC>
caches_if.daddr[15] <> <UNC>
caches_if.daddr[16] <> <UNC>
caches_if.daddr[17] <> <UNC>
caches_if.daddr[18] <> <UNC>
caches_if.daddr[19] <> <UNC>
caches_if.daddr[20] <> <UNC>
caches_if.daddr[21] <> <UNC>
caches_if.daddr[22] <> <UNC>
caches_if.daddr[23] <> <UNC>
caches_if.daddr[24] <> <UNC>
caches_if.daddr[25] <> <UNC>
caches_if.daddr[26] <> <UNC>
caches_if.daddr[27] <> <UNC>
caches_if.daddr[28] <> <UNC>
caches_if.daddr[29] <> <UNC>
caches_if.daddr[30] <> <UNC>
caches_if.daddr[31] <> <UNC>
caches_if.iaddr[0] <> <UNC>
caches_if.iaddr[1] <> <UNC>
caches_if.iaddr[2] <> <UNC>
caches_if.iaddr[3] <> <UNC>
caches_if.iaddr[4] <> <UNC>
caches_if.iaddr[5] <> <UNC>
caches_if.iaddr[6] <> <UNC>
caches_if.iaddr[7] <> <UNC>
caches_if.iaddr[8] <> <UNC>
caches_if.iaddr[9] <> <UNC>
caches_if.iaddr[10] <> <UNC>
caches_if.iaddr[11] <> <UNC>
caches_if.iaddr[12] <> <UNC>
caches_if.iaddr[13] <> <UNC>
caches_if.iaddr[14] <> <UNC>
caches_if.iaddr[15] <> <UNC>
caches_if.iaddr[16] <> <UNC>
caches_if.iaddr[17] <> <UNC>
caches_if.iaddr[18] <> <UNC>
caches_if.iaddr[19] <> <UNC>
caches_if.iaddr[20] <> <UNC>
caches_if.iaddr[21] <> <UNC>
caches_if.iaddr[22] <> <UNC>
caches_if.iaddr[23] <> <UNC>
caches_if.iaddr[24] <> <UNC>
caches_if.iaddr[25] <> <UNC>
caches_if.iaddr[26] <> <UNC>
caches_if.iaddr[27] <> <UNC>
caches_if.iaddr[28] <> <UNC>
caches_if.iaddr[29] <> <UNC>
caches_if.iaddr[30] <> <UNC>
caches_if.iaddr[31] <> <UNC>
caches_if.dstore[0] <> <UNC>
caches_if.dstore[1] <> <UNC>
caches_if.dstore[2] <> <UNC>
caches_if.dstore[3] <> <UNC>
caches_if.dstore[4] <> <UNC>
caches_if.dstore[5] <> <UNC>
caches_if.dstore[6] <> <UNC>
caches_if.dstore[7] <> <UNC>
caches_if.dstore[8] <> <UNC>
caches_if.dstore[9] <> <UNC>
caches_if.dstore[10] <> <UNC>
caches_if.dstore[11] <> <UNC>
caches_if.dstore[12] <> <UNC>
caches_if.dstore[13] <> <UNC>
caches_if.dstore[14] <> <UNC>
caches_if.dstore[15] <> <UNC>
caches_if.dstore[16] <> <UNC>
caches_if.dstore[17] <> <UNC>
caches_if.dstore[18] <> <UNC>
caches_if.dstore[19] <> <UNC>
caches_if.dstore[20] <> <UNC>
caches_if.dstore[21] <> <UNC>
caches_if.dstore[22] <> <UNC>
caches_if.dstore[23] <> <UNC>
caches_if.dstore[24] <> <UNC>
caches_if.dstore[25] <> <UNC>
caches_if.dstore[26] <> <UNC>
caches_if.dstore[27] <> <UNC>
caches_if.dstore[28] <> <UNC>
caches_if.dstore[29] <> <UNC>
caches_if.dstore[30] <> <UNC>
caches_if.dstore[31] <> <UNC>
caches_if.dload[0] <> <UNC>
caches_if.dload[1] <> <UNC>
caches_if.dload[2] <> <UNC>
caches_if.dload[3] <> <UNC>
caches_if.dload[4] <> <UNC>
caches_if.dload[5] <> <UNC>
caches_if.dload[6] <> <UNC>
caches_if.dload[7] <> <UNC>
caches_if.dload[8] <> <UNC>
caches_if.dload[9] <> <UNC>
caches_if.dload[10] <> <UNC>
caches_if.dload[11] <> <UNC>
caches_if.dload[12] <> <UNC>
caches_if.dload[13] <> <UNC>
caches_if.dload[14] <> <UNC>
caches_if.dload[15] <> <UNC>
caches_if.dload[16] <> <UNC>
caches_if.dload[17] <> <UNC>
caches_if.dload[18] <> <UNC>
caches_if.dload[19] <> <UNC>
caches_if.dload[20] <> <UNC>
caches_if.dload[21] <> <UNC>
caches_if.dload[22] <> <UNC>
caches_if.dload[23] <> <UNC>
caches_if.dload[24] <> <UNC>
caches_if.dload[25] <> <UNC>
caches_if.dload[26] <> <UNC>
caches_if.dload[27] <> <UNC>
caches_if.dload[28] <> <UNC>
caches_if.dload[29] <> <UNC>
caches_if.dload[30] <> <UNC>
caches_if.dload[31] <> <UNC>
caches_if.iload[0] <> <UNC>
caches_if.iload[1] <> <UNC>
caches_if.iload[2] <> <UNC>
caches_if.iload[3] <> <UNC>
caches_if.iload[4] <> <UNC>
caches_if.iload[5] <> <UNC>
caches_if.iload[6] <> <UNC>
caches_if.iload[7] <> <UNC>
caches_if.iload[8] <> <UNC>
caches_if.iload[9] <> <UNC>
caches_if.iload[10] <> <UNC>
caches_if.iload[11] <> <UNC>
caches_if.iload[12] <> <UNC>
caches_if.iload[13] <> <UNC>
caches_if.iload[14] <> <UNC>
caches_if.iload[15] <> <UNC>
caches_if.iload[16] <> <UNC>
caches_if.iload[17] <> <UNC>
caches_if.iload[18] <> <UNC>
caches_if.iload[19] <> <UNC>
caches_if.iload[20] <> <UNC>
caches_if.iload[21] <> <UNC>
caches_if.iload[22] <> <UNC>
caches_if.iload[23] <> <UNC>
caches_if.iload[24] <> <UNC>
caches_if.iload[25] <> <UNC>
caches_if.iload[26] <> <UNC>
caches_if.iload[27] <> <UNC>
caches_if.iload[28] <> <UNC>
caches_if.iload[29] <> <UNC>
caches_if.iload[30] <> <UNC>
caches_if.iload[31] <> <UNC>
caches_if.dWEN <> <UNC>
caches_if.dREN <> <UNC>
caches_if.iREN <> <UNC>
caches_if.dwait <> <UNC>
caches_if.iwait <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|caches_if:cif1
caches_if.ccsnoopaddr[0] <> <UNC>
caches_if.ccsnoopaddr[1] <> <UNC>
caches_if.ccsnoopaddr[2] <> <UNC>
caches_if.ccsnoopaddr[3] <> <UNC>
caches_if.ccsnoopaddr[4] <> <UNC>
caches_if.ccsnoopaddr[5] <> <UNC>
caches_if.ccsnoopaddr[6] <> <UNC>
caches_if.ccsnoopaddr[7] <> <UNC>
caches_if.ccsnoopaddr[8] <> <UNC>
caches_if.ccsnoopaddr[9] <> <UNC>
caches_if.ccsnoopaddr[10] <> <UNC>
caches_if.ccsnoopaddr[11] <> <UNC>
caches_if.ccsnoopaddr[12] <> <UNC>
caches_if.ccsnoopaddr[13] <> <UNC>
caches_if.ccsnoopaddr[14] <> <UNC>
caches_if.ccsnoopaddr[15] <> <UNC>
caches_if.ccsnoopaddr[16] <> <UNC>
caches_if.ccsnoopaddr[17] <> <UNC>
caches_if.ccsnoopaddr[18] <> <UNC>
caches_if.ccsnoopaddr[19] <> <UNC>
caches_if.ccsnoopaddr[20] <> <UNC>
caches_if.ccsnoopaddr[21] <> <UNC>
caches_if.ccsnoopaddr[22] <> <UNC>
caches_if.ccsnoopaddr[23] <> <UNC>
caches_if.ccsnoopaddr[24] <> <UNC>
caches_if.ccsnoopaddr[25] <> <UNC>
caches_if.ccsnoopaddr[26] <> <UNC>
caches_if.ccsnoopaddr[27] <> <UNC>
caches_if.ccsnoopaddr[28] <> <UNC>
caches_if.ccsnoopaddr[29] <> <UNC>
caches_if.ccsnoopaddr[30] <> <UNC>
caches_if.ccsnoopaddr[31] <> <UNC>
caches_if.cctrans <> <UNC>
caches_if.ccwrite <> <UNC>
caches_if.ccinv <> <UNC>
caches_if.ccwait <> <UNC>
caches_if.daddr[0] <> <UNC>
caches_if.daddr[1] <> <UNC>
caches_if.daddr[2] <> <UNC>
caches_if.daddr[3] <> <UNC>
caches_if.daddr[4] <> <UNC>
caches_if.daddr[5] <> <UNC>
caches_if.daddr[6] <> <UNC>
caches_if.daddr[7] <> <UNC>
caches_if.daddr[8] <> <UNC>
caches_if.daddr[9] <> <UNC>
caches_if.daddr[10] <> <UNC>
caches_if.daddr[11] <> <UNC>
caches_if.daddr[12] <> <UNC>
caches_if.daddr[13] <> <UNC>
caches_if.daddr[14] <> <UNC>
caches_if.daddr[15] <> <UNC>
caches_if.daddr[16] <> <UNC>
caches_if.daddr[17] <> <UNC>
caches_if.daddr[18] <> <UNC>
caches_if.daddr[19] <> <UNC>
caches_if.daddr[20] <> <UNC>
caches_if.daddr[21] <> <UNC>
caches_if.daddr[22] <> <UNC>
caches_if.daddr[23] <> <UNC>
caches_if.daddr[24] <> <UNC>
caches_if.daddr[25] <> <UNC>
caches_if.daddr[26] <> <UNC>
caches_if.daddr[27] <> <UNC>
caches_if.daddr[28] <> <UNC>
caches_if.daddr[29] <> <UNC>
caches_if.daddr[30] <> <UNC>
caches_if.daddr[31] <> <UNC>
caches_if.iaddr[0] <> <UNC>
caches_if.iaddr[1] <> <UNC>
caches_if.iaddr[2] <> <UNC>
caches_if.iaddr[3] <> <UNC>
caches_if.iaddr[4] <> <UNC>
caches_if.iaddr[5] <> <UNC>
caches_if.iaddr[6] <> <UNC>
caches_if.iaddr[7] <> <UNC>
caches_if.iaddr[8] <> <UNC>
caches_if.iaddr[9] <> <UNC>
caches_if.iaddr[10] <> <UNC>
caches_if.iaddr[11] <> <UNC>
caches_if.iaddr[12] <> <UNC>
caches_if.iaddr[13] <> <UNC>
caches_if.iaddr[14] <> <UNC>
caches_if.iaddr[15] <> <UNC>
caches_if.iaddr[16] <> <UNC>
caches_if.iaddr[17] <> <UNC>
caches_if.iaddr[18] <> <UNC>
caches_if.iaddr[19] <> <UNC>
caches_if.iaddr[20] <> <UNC>
caches_if.iaddr[21] <> <UNC>
caches_if.iaddr[22] <> <UNC>
caches_if.iaddr[23] <> <UNC>
caches_if.iaddr[24] <> <UNC>
caches_if.iaddr[25] <> <UNC>
caches_if.iaddr[26] <> <UNC>
caches_if.iaddr[27] <> <UNC>
caches_if.iaddr[28] <> <UNC>
caches_if.iaddr[29] <> <UNC>
caches_if.iaddr[30] <> <UNC>
caches_if.iaddr[31] <> <UNC>
caches_if.dstore[0] <> <UNC>
caches_if.dstore[1] <> <UNC>
caches_if.dstore[2] <> <UNC>
caches_if.dstore[3] <> <UNC>
caches_if.dstore[4] <> <UNC>
caches_if.dstore[5] <> <UNC>
caches_if.dstore[6] <> <UNC>
caches_if.dstore[7] <> <UNC>
caches_if.dstore[8] <> <UNC>
caches_if.dstore[9] <> <UNC>
caches_if.dstore[10] <> <UNC>
caches_if.dstore[11] <> <UNC>
caches_if.dstore[12] <> <UNC>
caches_if.dstore[13] <> <UNC>
caches_if.dstore[14] <> <UNC>
caches_if.dstore[15] <> <UNC>
caches_if.dstore[16] <> <UNC>
caches_if.dstore[17] <> <UNC>
caches_if.dstore[18] <> <UNC>
caches_if.dstore[19] <> <UNC>
caches_if.dstore[20] <> <UNC>
caches_if.dstore[21] <> <UNC>
caches_if.dstore[22] <> <UNC>
caches_if.dstore[23] <> <UNC>
caches_if.dstore[24] <> <UNC>
caches_if.dstore[25] <> <UNC>
caches_if.dstore[26] <> <UNC>
caches_if.dstore[27] <> <UNC>
caches_if.dstore[28] <> <UNC>
caches_if.dstore[29] <> <UNC>
caches_if.dstore[30] <> <UNC>
caches_if.dstore[31] <> <UNC>
caches_if.dload[0] <> <UNC>
caches_if.dload[1] <> <UNC>
caches_if.dload[2] <> <UNC>
caches_if.dload[3] <> <UNC>
caches_if.dload[4] <> <UNC>
caches_if.dload[5] <> <UNC>
caches_if.dload[6] <> <UNC>
caches_if.dload[7] <> <UNC>
caches_if.dload[8] <> <UNC>
caches_if.dload[9] <> <UNC>
caches_if.dload[10] <> <UNC>
caches_if.dload[11] <> <UNC>
caches_if.dload[12] <> <UNC>
caches_if.dload[13] <> <UNC>
caches_if.dload[14] <> <UNC>
caches_if.dload[15] <> <UNC>
caches_if.dload[16] <> <UNC>
caches_if.dload[17] <> <UNC>
caches_if.dload[18] <> <UNC>
caches_if.dload[19] <> <UNC>
caches_if.dload[20] <> <UNC>
caches_if.dload[21] <> <UNC>
caches_if.dload[22] <> <UNC>
caches_if.dload[23] <> <UNC>
caches_if.dload[24] <> <UNC>
caches_if.dload[25] <> <UNC>
caches_if.dload[26] <> <UNC>
caches_if.dload[27] <> <UNC>
caches_if.dload[28] <> <UNC>
caches_if.dload[29] <> <UNC>
caches_if.dload[30] <> <UNC>
caches_if.dload[31] <> <UNC>
caches_if.iload[0] <> <UNC>
caches_if.iload[1] <> <UNC>
caches_if.iload[2] <> <UNC>
caches_if.iload[3] <> <UNC>
caches_if.iload[4] <> <UNC>
caches_if.iload[5] <> <UNC>
caches_if.iload[6] <> <UNC>
caches_if.iload[7] <> <UNC>
caches_if.iload[8] <> <UNC>
caches_if.iload[9] <> <UNC>
caches_if.iload[10] <> <UNC>
caches_if.iload[11] <> <UNC>
caches_if.iload[12] <> <UNC>
caches_if.iload[13] <> <UNC>
caches_if.iload[14] <> <UNC>
caches_if.iload[15] <> <UNC>
caches_if.iload[16] <> <UNC>
caches_if.iload[17] <> <UNC>
caches_if.iload[18] <> <UNC>
caches_if.iload[19] <> <UNC>
caches_if.iload[20] <> <UNC>
caches_if.iload[21] <> <UNC>
caches_if.iload[22] <> <UNC>
caches_if.iload[23] <> <UNC>
caches_if.iload[24] <> <UNC>
caches_if.iload[25] <> <UNC>
caches_if.iload[26] <> <UNC>
caches_if.iload[27] <> <UNC>
caches_if.iload[28] <> <UNC>
caches_if.iload[29] <> <UNC>
caches_if.iload[30] <> <UNC>
caches_if.iload[31] <> <UNC>
caches_if.dWEN <> <UNC>
caches_if.dREN <> <UNC>
caches_if.iREN <> <UNC>
caches_if.dwait <> <UNC>
caches_if.iwait <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|cache_control_if:ccif
cif0.ccsnoopaddr[0] <> cif0.ccsnoopaddr[0]
cif0.ccsnoopaddr[1] <> cif0.ccsnoopaddr[1]
cif0.ccsnoopaddr[2] <> cif0.ccsnoopaddr[2]
cif0.ccsnoopaddr[3] <> cif0.ccsnoopaddr[3]
cif0.ccsnoopaddr[4] <> cif0.ccsnoopaddr[4]
cif0.ccsnoopaddr[5] <> cif0.ccsnoopaddr[5]
cif0.ccsnoopaddr[6] <> cif0.ccsnoopaddr[6]
cif0.ccsnoopaddr[7] <> cif0.ccsnoopaddr[7]
cif0.ccsnoopaddr[8] <> cif0.ccsnoopaddr[8]
cif0.ccsnoopaddr[9] <> cif0.ccsnoopaddr[9]
cif0.ccsnoopaddr[10] <> cif0.ccsnoopaddr[10]
cif0.ccsnoopaddr[11] <> cif0.ccsnoopaddr[11]
cif0.ccsnoopaddr[12] <> cif0.ccsnoopaddr[12]
cif0.ccsnoopaddr[13] <> cif0.ccsnoopaddr[13]
cif0.ccsnoopaddr[14] <> cif0.ccsnoopaddr[14]
cif0.ccsnoopaddr[15] <> cif0.ccsnoopaddr[15]
cif0.ccsnoopaddr[16] <> cif0.ccsnoopaddr[16]
cif0.ccsnoopaddr[17] <> cif0.ccsnoopaddr[17]
cif0.ccsnoopaddr[18] <> cif0.ccsnoopaddr[18]
cif0.ccsnoopaddr[19] <> cif0.ccsnoopaddr[19]
cif0.ccsnoopaddr[20] <> cif0.ccsnoopaddr[20]
cif0.ccsnoopaddr[21] <> cif0.ccsnoopaddr[21]
cif0.ccsnoopaddr[22] <> cif0.ccsnoopaddr[22]
cif0.ccsnoopaddr[23] <> cif0.ccsnoopaddr[23]
cif0.ccsnoopaddr[24] <> cif0.ccsnoopaddr[24]
cif0.ccsnoopaddr[25] <> cif0.ccsnoopaddr[25]
cif0.ccsnoopaddr[26] <> cif0.ccsnoopaddr[26]
cif0.ccsnoopaddr[27] <> cif0.ccsnoopaddr[27]
cif0.ccsnoopaddr[28] <> cif0.ccsnoopaddr[28]
cif0.ccsnoopaddr[29] <> cif0.ccsnoopaddr[29]
cif0.ccsnoopaddr[30] <> cif0.ccsnoopaddr[30]
cif0.ccsnoopaddr[31] <> cif0.ccsnoopaddr[31]
cif0.ccinv <> cif0.ccinv
cif0.ccwait <> cif0.ccwait
cif0.dload[0] <> cif0.dload[0]
cif0.dload[1] <> cif0.dload[1]
cif0.dload[2] <> cif0.dload[2]
cif0.dload[3] <> cif0.dload[3]
cif0.dload[4] <> cif0.dload[4]
cif0.dload[5] <> cif0.dload[5]
cif0.dload[6] <> cif0.dload[6]
cif0.dload[7] <> cif0.dload[7]
cif0.dload[8] <> cif0.dload[8]
cif0.dload[9] <> cif0.dload[9]
cif0.dload[10] <> cif0.dload[10]
cif0.dload[11] <> cif0.dload[11]
cif0.dload[12] <> cif0.dload[12]
cif0.dload[13] <> cif0.dload[13]
cif0.dload[14] <> cif0.dload[14]
cif0.dload[15] <> cif0.dload[15]
cif0.dload[16] <> cif0.dload[16]
cif0.dload[17] <> cif0.dload[17]
cif0.dload[18] <> cif0.dload[18]
cif0.dload[19] <> cif0.dload[19]
cif0.dload[20] <> cif0.dload[20]
cif0.dload[21] <> cif0.dload[21]
cif0.dload[22] <> cif0.dload[22]
cif0.dload[23] <> cif0.dload[23]
cif0.dload[24] <> cif0.dload[24]
cif0.dload[25] <> cif0.dload[25]
cif0.dload[26] <> cif0.dload[26]
cif0.dload[27] <> cif0.dload[27]
cif0.dload[28] <> cif0.dload[28]
cif0.dload[29] <> cif0.dload[29]
cif0.dload[30] <> cif0.dload[30]
cif0.dload[31] <> cif0.dload[31]
cif0.iload[0] <> cif0.iload[0]
cif0.iload[1] <> cif0.iload[1]
cif0.iload[2] <> cif0.iload[2]
cif0.iload[3] <> cif0.iload[3]
cif0.iload[4] <> cif0.iload[4]
cif0.iload[5] <> cif0.iload[5]
cif0.iload[6] <> cif0.iload[6]
cif0.iload[7] <> cif0.iload[7]
cif0.iload[8] <> cif0.iload[8]
cif0.iload[9] <> cif0.iload[9]
cif0.iload[10] <> cif0.iload[10]
cif0.iload[11] <> cif0.iload[11]
cif0.iload[12] <> cif0.iload[12]
cif0.iload[13] <> cif0.iload[13]
cif0.iload[14] <> cif0.iload[14]
cif0.iload[15] <> cif0.iload[15]
cif0.iload[16] <> cif0.iload[16]
cif0.iload[17] <> cif0.iload[17]
cif0.iload[18] <> cif0.iload[18]
cif0.iload[19] <> cif0.iload[19]
cif0.iload[20] <> cif0.iload[20]
cif0.iload[21] <> cif0.iload[21]
cif0.iload[22] <> cif0.iload[22]
cif0.iload[23] <> cif0.iload[23]
cif0.iload[24] <> cif0.iload[24]
cif0.iload[25] <> cif0.iload[25]
cif0.iload[26] <> cif0.iload[26]
cif0.iload[27] <> cif0.iload[27]
cif0.iload[28] <> cif0.iload[28]
cif0.iload[29] <> cif0.iload[29]
cif0.iload[30] <> cif0.iload[30]
cif0.iload[31] <> cif0.iload[31]
cif0.dwait <> cif0.dwait
cif0.iwait <> cif0.iwait
cif1.ccsnoopaddr[0] <> <UNC>
cif1.ccsnoopaddr[1] <> <UNC>
cif1.ccsnoopaddr[2] <> <UNC>
cif1.ccsnoopaddr[3] <> <UNC>
cif1.ccsnoopaddr[4] <> <UNC>
cif1.ccsnoopaddr[5] <> <UNC>
cif1.ccsnoopaddr[6] <> <UNC>
cif1.ccsnoopaddr[7] <> <UNC>
cif1.ccsnoopaddr[8] <> <UNC>
cif1.ccsnoopaddr[9] <> <UNC>
cif1.ccsnoopaddr[10] <> <UNC>
cif1.ccsnoopaddr[11] <> <UNC>
cif1.ccsnoopaddr[12] <> <UNC>
cif1.ccsnoopaddr[13] <> <UNC>
cif1.ccsnoopaddr[14] <> <UNC>
cif1.ccsnoopaddr[15] <> <UNC>
cif1.ccsnoopaddr[16] <> <UNC>
cif1.ccsnoopaddr[17] <> <UNC>
cif1.ccsnoopaddr[18] <> <UNC>
cif1.ccsnoopaddr[19] <> <UNC>
cif1.ccsnoopaddr[20] <> <UNC>
cif1.ccsnoopaddr[21] <> <UNC>
cif1.ccsnoopaddr[22] <> <UNC>
cif1.ccsnoopaddr[23] <> <UNC>
cif1.ccsnoopaddr[24] <> <UNC>
cif1.ccsnoopaddr[25] <> <UNC>
cif1.ccsnoopaddr[26] <> <UNC>
cif1.ccsnoopaddr[27] <> <UNC>
cif1.ccsnoopaddr[28] <> <UNC>
cif1.ccsnoopaddr[29] <> <UNC>
cif1.ccsnoopaddr[30] <> <UNC>
cif1.ccsnoopaddr[31] <> <UNC>
cif1.cctrans <> <UNC>
cif1.ccwrite <> <UNC>
cif1.ccinv <> <UNC>
cif1.ccwait <> <UNC>
cif1.daddr[0] <> <UNC>
cif1.daddr[1] <> <UNC>
cif1.daddr[2] <> <UNC>
cif1.daddr[3] <> <UNC>
cif1.daddr[4] <> <UNC>
cif1.daddr[5] <> <UNC>
cif1.daddr[6] <> <UNC>
cif1.daddr[7] <> <UNC>
cif1.daddr[8] <> <UNC>
cif1.daddr[9] <> <UNC>
cif1.daddr[10] <> <UNC>
cif1.daddr[11] <> <UNC>
cif1.daddr[12] <> <UNC>
cif1.daddr[13] <> <UNC>
cif1.daddr[14] <> <UNC>
cif1.daddr[15] <> <UNC>
cif1.daddr[16] <> <UNC>
cif1.daddr[17] <> <UNC>
cif1.daddr[18] <> <UNC>
cif1.daddr[19] <> <UNC>
cif1.daddr[20] <> <UNC>
cif1.daddr[21] <> <UNC>
cif1.daddr[22] <> <UNC>
cif1.daddr[23] <> <UNC>
cif1.daddr[24] <> <UNC>
cif1.daddr[25] <> <UNC>
cif1.daddr[26] <> <UNC>
cif1.daddr[27] <> <UNC>
cif1.daddr[28] <> <UNC>
cif1.daddr[29] <> <UNC>
cif1.daddr[30] <> <UNC>
cif1.daddr[31] <> <UNC>
cif1.iaddr[0] <> <UNC>
cif1.iaddr[1] <> <UNC>
cif1.iaddr[2] <> <UNC>
cif1.iaddr[3] <> <UNC>
cif1.iaddr[4] <> <UNC>
cif1.iaddr[5] <> <UNC>
cif1.iaddr[6] <> <UNC>
cif1.iaddr[7] <> <UNC>
cif1.iaddr[8] <> <UNC>
cif1.iaddr[9] <> <UNC>
cif1.iaddr[10] <> <UNC>
cif1.iaddr[11] <> <UNC>
cif1.iaddr[12] <> <UNC>
cif1.iaddr[13] <> <UNC>
cif1.iaddr[14] <> <UNC>
cif1.iaddr[15] <> <UNC>
cif1.iaddr[16] <> <UNC>
cif1.iaddr[17] <> <UNC>
cif1.iaddr[18] <> <UNC>
cif1.iaddr[19] <> <UNC>
cif1.iaddr[20] <> <UNC>
cif1.iaddr[21] <> <UNC>
cif1.iaddr[22] <> <UNC>
cif1.iaddr[23] <> <UNC>
cif1.iaddr[24] <> <UNC>
cif1.iaddr[25] <> <UNC>
cif1.iaddr[26] <> <UNC>
cif1.iaddr[27] <> <UNC>
cif1.iaddr[28] <> <UNC>
cif1.iaddr[29] <> <UNC>
cif1.iaddr[30] <> <UNC>
cif1.iaddr[31] <> <UNC>
cif1.dstore[0] <> <UNC>
cif1.dstore[1] <> <UNC>
cif1.dstore[2] <> <UNC>
cif1.dstore[3] <> <UNC>
cif1.dstore[4] <> <UNC>
cif1.dstore[5] <> <UNC>
cif1.dstore[6] <> <UNC>
cif1.dstore[7] <> <UNC>
cif1.dstore[8] <> <UNC>
cif1.dstore[9] <> <UNC>
cif1.dstore[10] <> <UNC>
cif1.dstore[11] <> <UNC>
cif1.dstore[12] <> <UNC>
cif1.dstore[13] <> <UNC>
cif1.dstore[14] <> <UNC>
cif1.dstore[15] <> <UNC>
cif1.dstore[16] <> <UNC>
cif1.dstore[17] <> <UNC>
cif1.dstore[18] <> <UNC>
cif1.dstore[19] <> <UNC>
cif1.dstore[20] <> <UNC>
cif1.dstore[21] <> <UNC>
cif1.dstore[22] <> <UNC>
cif1.dstore[23] <> <UNC>
cif1.dstore[24] <> <UNC>
cif1.dstore[25] <> <UNC>
cif1.dstore[26] <> <UNC>
cif1.dstore[27] <> <UNC>
cif1.dstore[28] <> <UNC>
cif1.dstore[29] <> <UNC>
cif1.dstore[30] <> <UNC>
cif1.dstore[31] <> <UNC>
cif1.dload[0] <> <UNC>
cif1.dload[1] <> <UNC>
cif1.dload[2] <> <UNC>
cif1.dload[3] <> <UNC>
cif1.dload[4] <> <UNC>
cif1.dload[5] <> <UNC>
cif1.dload[6] <> <UNC>
cif1.dload[7] <> <UNC>
cif1.dload[8] <> <UNC>
cif1.dload[9] <> <UNC>
cif1.dload[10] <> <UNC>
cif1.dload[11] <> <UNC>
cif1.dload[12] <> <UNC>
cif1.dload[13] <> <UNC>
cif1.dload[14] <> <UNC>
cif1.dload[15] <> <UNC>
cif1.dload[16] <> <UNC>
cif1.dload[17] <> <UNC>
cif1.dload[18] <> <UNC>
cif1.dload[19] <> <UNC>
cif1.dload[20] <> <UNC>
cif1.dload[21] <> <UNC>
cif1.dload[22] <> <UNC>
cif1.dload[23] <> <UNC>
cif1.dload[24] <> <UNC>
cif1.dload[25] <> <UNC>
cif1.dload[26] <> <UNC>
cif1.dload[27] <> <UNC>
cif1.dload[28] <> <UNC>
cif1.dload[29] <> <UNC>
cif1.dload[30] <> <UNC>
cif1.dload[31] <> <UNC>
cif1.iload[0] <> <UNC>
cif1.iload[1] <> <UNC>
cif1.iload[2] <> <UNC>
cif1.iload[3] <> <UNC>
cif1.iload[4] <> <UNC>
cif1.iload[5] <> <UNC>
cif1.iload[6] <> <UNC>
cif1.iload[7] <> <UNC>
cif1.iload[8] <> <UNC>
cif1.iload[9] <> <UNC>
cif1.iload[10] <> <UNC>
cif1.iload[11] <> <UNC>
cif1.iload[12] <> <UNC>
cif1.iload[13] <> <UNC>
cif1.iload[14] <> <UNC>
cif1.iload[15] <> <UNC>
cif1.iload[16] <> <UNC>
cif1.iload[17] <> <UNC>
cif1.iload[18] <> <UNC>
cif1.iload[19] <> <UNC>
cif1.iload[20] <> <UNC>
cif1.iload[21] <> <UNC>
cif1.iload[22] <> <UNC>
cif1.iload[23] <> <UNC>
cif1.iload[24] <> <UNC>
cif1.iload[25] <> <UNC>
cif1.iload[26] <> <UNC>
cif1.iload[27] <> <UNC>
cif1.iload[28] <> <UNC>
cif1.iload[29] <> <UNC>
cif1.iload[30] <> <UNC>
cif1.iload[31] <> <UNC>
cif1.dWEN <> <UNC>
cif1.dREN <> <UNC>
cif1.iREN <> <UNC>
cif1.dwait <> <UNC>
cif1.iwait <> <UNC>
cache_control_if.ramload[0] <> <UNC>
cache_control_if.ramload[1] <> <UNC>
cache_control_if.ramload[2] <> <UNC>
cache_control_if.ramload[3] <> <UNC>
cache_control_if.ramload[4] <> <UNC>
cache_control_if.ramload[5] <> <UNC>
cache_control_if.ramload[6] <> <UNC>
cache_control_if.ramload[7] <> <UNC>
cache_control_if.ramload[8] <> <UNC>
cache_control_if.ramload[9] <> <UNC>
cache_control_if.ramload[10] <> <UNC>
cache_control_if.ramload[11] <> <UNC>
cache_control_if.ramload[12] <> <UNC>
cache_control_if.ramload[13] <> <UNC>
cache_control_if.ramload[14] <> <UNC>
cache_control_if.ramload[15] <> <UNC>
cache_control_if.ramload[16] <> <UNC>
cache_control_if.ramload[17] <> <UNC>
cache_control_if.ramload[18] <> <UNC>
cache_control_if.ramload[19] <> <UNC>
cache_control_if.ramload[20] <> <UNC>
cache_control_if.ramload[21] <> <UNC>
cache_control_if.ramload[22] <> <UNC>
cache_control_if.ramload[23] <> <UNC>
cache_control_if.ramload[24] <> <UNC>
cache_control_if.ramload[25] <> <UNC>
cache_control_if.ramload[26] <> <UNC>
cache_control_if.ramload[27] <> <UNC>
cache_control_if.ramload[28] <> <UNC>
cache_control_if.ramload[29] <> <UNC>
cache_control_if.ramload[30] <> <UNC>
cache_control_if.ramload[31] <> <UNC>
cache_control_if.ramstore[0] <> <UNC>
cache_control_if.ramstore[1] <> <UNC>
cache_control_if.ramstore[2] <> <UNC>
cache_control_if.ramstore[3] <> <UNC>
cache_control_if.ramstore[4] <> <UNC>
cache_control_if.ramstore[5] <> <UNC>
cache_control_if.ramstore[6] <> <UNC>
cache_control_if.ramstore[7] <> <UNC>
cache_control_if.ramstore[8] <> <UNC>
cache_control_if.ramstore[9] <> <UNC>
cache_control_if.ramstore[10] <> <UNC>
cache_control_if.ramstore[11] <> <UNC>
cache_control_if.ramstore[12] <> <UNC>
cache_control_if.ramstore[13] <> <UNC>
cache_control_if.ramstore[14] <> <UNC>
cache_control_if.ramstore[15] <> <UNC>
cache_control_if.ramstore[16] <> <UNC>
cache_control_if.ramstore[17] <> <UNC>
cache_control_if.ramstore[18] <> <UNC>
cache_control_if.ramstore[19] <> <UNC>
cache_control_if.ramstore[20] <> <UNC>
cache_control_if.ramstore[21] <> <UNC>
cache_control_if.ramstore[22] <> <UNC>
cache_control_if.ramstore[23] <> <UNC>
cache_control_if.ramstore[24] <> <UNC>
cache_control_if.ramstore[25] <> <UNC>
cache_control_if.ramstore[26] <> <UNC>
cache_control_if.ramstore[27] <> <UNC>
cache_control_if.ramstore[28] <> <UNC>
cache_control_if.ramstore[29] <> <UNC>
cache_control_if.ramstore[30] <> <UNC>
cache_control_if.ramstore[31] <> <UNC>
cache_control_if.ramaddr[0] <> <UNC>
cache_control_if.ramaddr[1] <> <UNC>
cache_control_if.ramaddr[2] <> <UNC>
cache_control_if.ramaddr[3] <> <UNC>
cache_control_if.ramaddr[4] <> <UNC>
cache_control_if.ramaddr[5] <> <UNC>
cache_control_if.ramaddr[6] <> <UNC>
cache_control_if.ramaddr[7] <> <UNC>
cache_control_if.ramaddr[8] <> <UNC>
cache_control_if.ramaddr[9] <> <UNC>
cache_control_if.ramaddr[10] <> <UNC>
cache_control_if.ramaddr[11] <> <UNC>
cache_control_if.ramaddr[12] <> <UNC>
cache_control_if.ramaddr[13] <> <UNC>
cache_control_if.ramaddr[14] <> <UNC>
cache_control_if.ramaddr[15] <> <UNC>
cache_control_if.ramaddr[16] <> <UNC>
cache_control_if.ramaddr[17] <> <UNC>
cache_control_if.ramaddr[18] <> <UNC>
cache_control_if.ramaddr[19] <> <UNC>
cache_control_if.ramaddr[20] <> <UNC>
cache_control_if.ramaddr[21] <> <UNC>
cache_control_if.ramaddr[22] <> <UNC>
cache_control_if.ramaddr[23] <> <UNC>
cache_control_if.ramaddr[24] <> <UNC>
cache_control_if.ramaddr[25] <> <UNC>
cache_control_if.ramaddr[26] <> <UNC>
cache_control_if.ramaddr[27] <> <UNC>
cache_control_if.ramaddr[28] <> <UNC>
cache_control_if.ramaddr[29] <> <UNC>
cache_control_if.ramaddr[30] <> <UNC>
cache_control_if.ramaddr[31] <> <UNC>
cache_control_if.ramstate[0] <> <UNC>
cache_control_if.ramstate[1] <> <UNC>
cache_control_if.ramREN <> <UNC>
cache_control_if.ramWEN <> <UNC>
cache_control_if.cctrans[0] <> cctrans[0]
cache_control_if.ccwrite[0] <> ccwrite[0]
cache_control_if.daddr[0][0] <> daddr[0][0]
cache_control_if.daddr[0][1] <> daddr[0][1]
cache_control_if.daddr[0][2] <> daddr[0][2]
cache_control_if.daddr[0][3] <> daddr[0][3]
cache_control_if.daddr[0][4] <> daddr[0][4]
cache_control_if.daddr[0][5] <> daddr[0][5]
cache_control_if.daddr[0][6] <> daddr[0][6]
cache_control_if.daddr[0][7] <> daddr[0][7]
cache_control_if.daddr[0][8] <> daddr[0][8]
cache_control_if.daddr[0][9] <> daddr[0][9]
cache_control_if.daddr[0][10] <> daddr[0][10]
cache_control_if.daddr[0][11] <> daddr[0][11]
cache_control_if.daddr[0][12] <> daddr[0][12]
cache_control_if.daddr[0][13] <> daddr[0][13]
cache_control_if.daddr[0][14] <> daddr[0][14]
cache_control_if.daddr[0][15] <> daddr[0][15]
cache_control_if.daddr[0][16] <> daddr[0][16]
cache_control_if.daddr[0][17] <> daddr[0][17]
cache_control_if.daddr[0][18] <> daddr[0][18]
cache_control_if.daddr[0][19] <> daddr[0][19]
cache_control_if.daddr[0][20] <> daddr[0][20]
cache_control_if.daddr[0][21] <> daddr[0][21]
cache_control_if.daddr[0][22] <> daddr[0][22]
cache_control_if.daddr[0][23] <> daddr[0][23]
cache_control_if.daddr[0][24] <> daddr[0][24]
cache_control_if.daddr[0][25] <> daddr[0][25]
cache_control_if.daddr[0][26] <> daddr[0][26]
cache_control_if.daddr[0][27] <> daddr[0][27]
cache_control_if.daddr[0][28] <> daddr[0][28]
cache_control_if.daddr[0][29] <> daddr[0][29]
cache_control_if.daddr[0][30] <> daddr[0][30]
cache_control_if.daddr[0][31] <> daddr[0][31]
cache_control_if.iaddr[0][0] <> iaddr[0][0]
cache_control_if.iaddr[0][1] <> iaddr[0][1]
cache_control_if.iaddr[0][2] <> iaddr[0][2]
cache_control_if.iaddr[0][3] <> iaddr[0][3]
cache_control_if.iaddr[0][4] <> iaddr[0][4]
cache_control_if.iaddr[0][5] <> iaddr[0][5]
cache_control_if.iaddr[0][6] <> iaddr[0][6]
cache_control_if.iaddr[0][7] <> iaddr[0][7]
cache_control_if.iaddr[0][8] <> iaddr[0][8]
cache_control_if.iaddr[0][9] <> iaddr[0][9]
cache_control_if.iaddr[0][10] <> iaddr[0][10]
cache_control_if.iaddr[0][11] <> iaddr[0][11]
cache_control_if.iaddr[0][12] <> iaddr[0][12]
cache_control_if.iaddr[0][13] <> iaddr[0][13]
cache_control_if.iaddr[0][14] <> iaddr[0][14]
cache_control_if.iaddr[0][15] <> iaddr[0][15]
cache_control_if.iaddr[0][16] <> iaddr[0][16]
cache_control_if.iaddr[0][17] <> iaddr[0][17]
cache_control_if.iaddr[0][18] <> iaddr[0][18]
cache_control_if.iaddr[0][19] <> iaddr[0][19]
cache_control_if.iaddr[0][20] <> iaddr[0][20]
cache_control_if.iaddr[0][21] <> iaddr[0][21]
cache_control_if.iaddr[0][22] <> iaddr[0][22]
cache_control_if.iaddr[0][23] <> iaddr[0][23]
cache_control_if.iaddr[0][24] <> iaddr[0][24]
cache_control_if.iaddr[0][25] <> iaddr[0][25]
cache_control_if.iaddr[0][26] <> iaddr[0][26]
cache_control_if.iaddr[0][27] <> iaddr[0][27]
cache_control_if.iaddr[0][28] <> iaddr[0][28]
cache_control_if.iaddr[0][29] <> iaddr[0][29]
cache_control_if.iaddr[0][30] <> iaddr[0][30]
cache_control_if.iaddr[0][31] <> iaddr[0][31]
cache_control_if.dstore[0][0] <> dstore[0][0]
cache_control_if.dstore[0][1] <> dstore[0][1]
cache_control_if.dstore[0][2] <> dstore[0][2]
cache_control_if.dstore[0][3] <> dstore[0][3]
cache_control_if.dstore[0][4] <> dstore[0][4]
cache_control_if.dstore[0][5] <> dstore[0][5]
cache_control_if.dstore[0][6] <> dstore[0][6]
cache_control_if.dstore[0][7] <> dstore[0][7]
cache_control_if.dstore[0][8] <> dstore[0][8]
cache_control_if.dstore[0][9] <> dstore[0][9]
cache_control_if.dstore[0][10] <> dstore[0][10]
cache_control_if.dstore[0][11] <> dstore[0][11]
cache_control_if.dstore[0][12] <> dstore[0][12]
cache_control_if.dstore[0][13] <> dstore[0][13]
cache_control_if.dstore[0][14] <> dstore[0][14]
cache_control_if.dstore[0][15] <> dstore[0][15]
cache_control_if.dstore[0][16] <> dstore[0][16]
cache_control_if.dstore[0][17] <> dstore[0][17]
cache_control_if.dstore[0][18] <> dstore[0][18]
cache_control_if.dstore[0][19] <> dstore[0][19]
cache_control_if.dstore[0][20] <> dstore[0][20]
cache_control_if.dstore[0][21] <> dstore[0][21]
cache_control_if.dstore[0][22] <> dstore[0][22]
cache_control_if.dstore[0][23] <> dstore[0][23]
cache_control_if.dstore[0][24] <> dstore[0][24]
cache_control_if.dstore[0][25] <> dstore[0][25]
cache_control_if.dstore[0][26] <> dstore[0][26]
cache_control_if.dstore[0][27] <> dstore[0][27]
cache_control_if.dstore[0][28] <> dstore[0][28]
cache_control_if.dstore[0][29] <> dstore[0][29]
cache_control_if.dstore[0][30] <> dstore[0][30]
cache_control_if.dstore[0][31] <> dstore[0][31]
cache_control_if.dWEN[0] <> dWEN[0]
cache_control_if.dREN[0] <> dREN[0]
cache_control_if.iREN[0] <> iREN[0]


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP
CLK => register_file:RF.clk
CLK => program_counter:PC.CLK
CLK => request_unit:RU.CLK
nRST => register_file:RF.nRST
nRST => program_counter:PC.nRST
nRST => request_unit:RU.nRST
dpif.dmemaddr[0] <= dpif.dmemaddr[0].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[1] <= dpif.dmemaddr[1].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[2] <= dpif.dmemaddr[2].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[3] <= dpif.dmemaddr[3].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[4] <= dpif.dmemaddr[4].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[5] <= dpif.dmemaddr[5].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[6] <= dpif.dmemaddr[6].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[7] <= dpif.dmemaddr[7].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[8] <= dpif.dmemaddr[8].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[9] <= dpif.dmemaddr[9].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[10] <= dpif.dmemaddr[10].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[11] <= dpif.dmemaddr[11].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[12] <= dpif.dmemaddr[12].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[13] <= dpif.dmemaddr[13].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[14] <= dpif.dmemaddr[14].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[15] <= dpif.dmemaddr[15].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[16] <= dpif.dmemaddr[16].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[17] <= dpif.dmemaddr[17].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[18] <= dpif.dmemaddr[18].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[19] <= dpif.dmemaddr[19].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[20] <= dpif.dmemaddr[20].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[21] <= dpif.dmemaddr[21].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[22] <= dpif.dmemaddr[22].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[23] <= dpif.dmemaddr[23].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[24] <= dpif.dmemaddr[24].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[25] <= dpif.dmemaddr[25].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[26] <= dpif.dmemaddr[26].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[27] <= dpif.dmemaddr[27].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[28] <= dpif.dmemaddr[28].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[29] <= dpif.dmemaddr[29].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[30] <= dpif.dmemaddr[30].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemaddr[31] <= dpif.dmemaddr[31].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[0] <= dpif.dmemstore[0].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[1] <= dpif.dmemstore[1].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[2] <= dpif.dmemstore[2].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[3] <= dpif.dmemstore[3].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[4] <= dpif.dmemstore[4].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[5] <= dpif.dmemstore[5].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[6] <= dpif.dmemstore[6].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[7] <= dpif.dmemstore[7].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[8] <= dpif.dmemstore[8].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[9] <= dpif.dmemstore[9].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[10] <= dpif.dmemstore[10].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[11] <= dpif.dmemstore[11].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[12] <= dpif.dmemstore[12].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[13] <= dpif.dmemstore[13].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[14] <= dpif.dmemstore[14].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[15] <= dpif.dmemstore[15].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[16] <= dpif.dmemstore[16].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[17] <= dpif.dmemstore[17].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[18] <= dpif.dmemstore[18].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[19] <= dpif.dmemstore[19].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[20] <= dpif.dmemstore[20].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[21] <= dpif.dmemstore[21].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[22] <= dpif.dmemstore[22].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[23] <= dpif.dmemstore[23].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[24] <= dpif.dmemstore[24].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[25] <= dpif.dmemstore[25].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[26] <= dpif.dmemstore[26].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[27] <= dpif.dmemstore[27].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[28] <= dpif.dmemstore[28].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[29] <= dpif.dmemstore[29].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[30] <= dpif.dmemstore[30].DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemstore[31] <= dpif.dmemstore[31].DB_MAX_OUTPUT_PORT_TYPE
dpif.datomic <= <GND>
dpif.dmemWEN <= dpif.dmemWEN.DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemREN <= dpif.dmemREN.DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[0] <= dpif.imemaddr[0].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[1] <= dpif.imemaddr[1].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[2] <= dpif.imemaddr[2].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[3] <= dpif.imemaddr[3].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[4] <= dpif.imemaddr[4].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[5] <= dpif.imemaddr[5].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[6] <= dpif.imemaddr[6].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[7] <= dpif.imemaddr[7].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[8] <= dpif.imemaddr[8].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[9] <= dpif.imemaddr[9].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[10] <= dpif.imemaddr[10].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[11] <= dpif.imemaddr[11].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[12] <= dpif.imemaddr[12].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[13] <= dpif.imemaddr[13].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[14] <= dpif.imemaddr[14].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[15] <= dpif.imemaddr[15].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[16] <= dpif.imemaddr[16].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[17] <= dpif.imemaddr[17].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[18] <= dpif.imemaddr[18].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[19] <= dpif.imemaddr[19].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[20] <= dpif.imemaddr[20].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[21] <= dpif.imemaddr[21].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[22] <= dpif.imemaddr[22].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[23] <= dpif.imemaddr[23].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[24] <= dpif.imemaddr[24].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[25] <= dpif.imemaddr[25].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[26] <= dpif.imemaddr[26].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[27] <= dpif.imemaddr[27].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[28] <= dpif.imemaddr[28].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[29] <= dpif.imemaddr[29].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[30] <= dpif.imemaddr[30].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemaddr[31] <= dpif.imemaddr[31].DB_MAX_OUTPUT_PORT_TYPE
dpif.imemREN <= dpif.imemREN.DB_MAX_OUTPUT_PORT_TYPE
dpif.halt <= dpif.halt.DB_MAX_OUTPUT_PORT_TYPE
dpif.dmemload[0] => wdat.DATAB
dpif.dmemload[1] => wdat.DATAB
dpif.dmemload[2] => wdat.DATAB
dpif.dmemload[3] => wdat.DATAB
dpif.dmemload[4] => wdat.DATAB
dpif.dmemload[5] => wdat.DATAB
dpif.dmemload[6] => wdat.DATAB
dpif.dmemload[7] => wdat.DATAB
dpif.dmemload[8] => wdat.DATAB
dpif.dmemload[9] => wdat.DATAB
dpif.dmemload[10] => wdat.DATAB
dpif.dmemload[11] => wdat.DATAB
dpif.dmemload[12] => wdat.DATAB
dpif.dmemload[13] => wdat.DATAB
dpif.dmemload[14] => wdat.DATAB
dpif.dmemload[15] => wdat.DATAB
dpif.dmemload[16] => wdat.DATAB
dpif.dmemload[17] => wdat.DATAB
dpif.dmemload[18] => wdat.DATAB
dpif.dmemload[19] => wdat.DATAB
dpif.dmemload[20] => wdat.DATAB
dpif.dmemload[21] => wdat.DATAB
dpif.dmemload[22] => wdat.DATAB
dpif.dmemload[23] => wdat.DATAB
dpif.dmemload[24] => wdat.DATAB
dpif.dmemload[25] => wdat.DATAB
dpif.dmemload[26] => wdat.DATAB
dpif.dmemload[27] => wdat.DATAB
dpif.dmemload[28] => wdat.DATAB
dpif.dmemload[29] => wdat.DATAB
dpif.dmemload[30] => wdat.DATAB
dpif.dmemload[31] => wdat.DATAB
dpif.dhit => WEN.IN1
dpif.dhit => ruif.dhit.DATAIN
dpif.imemload[0] => pc_next.DATAB
dpif.imemload[0] => cuif.imemload[0].DATAIN
dpif.imemload[1] => pc_next.DATAB
dpif.imemload[1] => cuif.imemload[1].DATAIN
dpif.imemload[2] => pc_next.DATAB
dpif.imemload[2] => cuif.imemload[2].DATAIN
dpif.imemload[3] => pc_next.DATAB
dpif.imemload[3] => cuif.imemload[3].DATAIN
dpif.imemload[4] => pc_next.DATAB
dpif.imemload[4] => cuif.imemload[4].DATAIN
dpif.imemload[5] => pc_next.DATAB
dpif.imemload[5] => cuif.imemload[5].DATAIN
dpif.imemload[6] => pc_next.DATAB
dpif.imemload[6] => cuif.imemload[6].DATAIN
dpif.imemload[7] => pc_next.DATAB
dpif.imemload[7] => cuif.imemload[7].DATAIN
dpif.imemload[8] => pc_next.DATAB
dpif.imemload[8] => cuif.imemload[8].DATAIN
dpif.imemload[9] => pc_next.DATAB
dpif.imemload[9] => cuif.imemload[9].DATAIN
dpif.imemload[10] => pc_next.DATAB
dpif.imemload[10] => cuif.imemload[10].DATAIN
dpif.imemload[11] => pc_next.DATAB
dpif.imemload[11] => cuif.imemload[11].DATAIN
dpif.imemload[12] => pc_next.DATAB
dpif.imemload[12] => cuif.imemload[12].DATAIN
dpif.imemload[13] => pc_next.DATAB
dpif.imemload[13] => cuif.imemload[13].DATAIN
dpif.imemload[14] => pc_next.DATAB
dpif.imemload[14] => cuif.imemload[14].DATAIN
dpif.imemload[15] => pc_next.DATAB
dpif.imemload[15] => cuif.imemload[15].DATAIN
dpif.imemload[16] => pc_next.DATAB
dpif.imemload[16] => cuif.imemload[16].DATAIN
dpif.imemload[17] => pc_next.DATAB
dpif.imemload[17] => cuif.imemload[17].DATAIN
dpif.imemload[18] => pc_next.DATAB
dpif.imemload[18] => cuif.imemload[18].DATAIN
dpif.imemload[19] => pc_next.DATAB
dpif.imemload[19] => cuif.imemload[19].DATAIN
dpif.imemload[20] => pc_next.DATAB
dpif.imemload[20] => cuif.imemload[20].DATAIN
dpif.imemload[21] => pc_next.DATAB
dpif.imemload[21] => cuif.imemload[21].DATAIN
dpif.imemload[22] => pc_next.DATAB
dpif.imemload[22] => cuif.imemload[22].DATAIN
dpif.imemload[23] => pc_next.DATAB
dpif.imemload[23] => cuif.imemload[23].DATAIN
dpif.imemload[24] => pc_next.DATAB
dpif.imemload[24] => cuif.imemload[24].DATAIN
dpif.imemload[25] => pc_next.DATAB
dpif.imemload[25] => cuif.imemload[25].DATAIN
dpif.imemload[26] => cuif.imemload[26].DATAIN
dpif.imemload[27] => cuif.imemload[27].DATAIN
dpif.imemload[28] => cuif.imemload[28].DATAIN
dpif.imemload[29] => cuif.imemload[29].DATAIN
dpif.imemload[30] => cuif.imemload[30].DATAIN
dpif.imemload[31] => cuif.imemload[31].DATAIN
dpif.ihit => WEN.IN1
dpif.ihit => ruif.ihit.DATAIN


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|alu_if:aluif
alu_if.z_flag <> <UNC>
alu_if.n_flag <> <UNC>
alu_if.v_flag <> <UNC>
alu_if.alu_op[0] <> <UNC>
alu_if.alu_op[1] <> <UNC>
alu_if.alu_op[2] <> <UNC>
alu_if.alu_op[3] <> <UNC>
alu_if.port_o[0] <> <UNC>
alu_if.port_o[1] <> <UNC>
alu_if.port_o[2] <> <UNC>
alu_if.port_o[3] <> <UNC>
alu_if.port_o[4] <> <UNC>
alu_if.port_o[5] <> <UNC>
alu_if.port_o[6] <> <UNC>
alu_if.port_o[7] <> <UNC>
alu_if.port_o[8] <> <UNC>
alu_if.port_o[9] <> <UNC>
alu_if.port_o[10] <> <UNC>
alu_if.port_o[11] <> <UNC>
alu_if.port_o[12] <> <UNC>
alu_if.port_o[13] <> <UNC>
alu_if.port_o[14] <> <UNC>
alu_if.port_o[15] <> <UNC>
alu_if.port_o[16] <> <UNC>
alu_if.port_o[17] <> <UNC>
alu_if.port_o[18] <> <UNC>
alu_if.port_o[19] <> <UNC>
alu_if.port_o[20] <> <UNC>
alu_if.port_o[21] <> <UNC>
alu_if.port_o[22] <> <UNC>
alu_if.port_o[23] <> <UNC>
alu_if.port_o[24] <> <UNC>
alu_if.port_o[25] <> <UNC>
alu_if.port_o[26] <> <UNC>
alu_if.port_o[27] <> <UNC>
alu_if.port_o[28] <> <UNC>
alu_if.port_o[29] <> <UNC>
alu_if.port_o[30] <> <UNC>
alu_if.port_o[31] <> <UNC>
alu_if.port_b[0] <> <UNC>
alu_if.port_b[1] <> <UNC>
alu_if.port_b[2] <> <UNC>
alu_if.port_b[3] <> <UNC>
alu_if.port_b[4] <> <UNC>
alu_if.port_b[5] <> <UNC>
alu_if.port_b[6] <> <UNC>
alu_if.port_b[7] <> <UNC>
alu_if.port_b[8] <> <UNC>
alu_if.port_b[9] <> <UNC>
alu_if.port_b[10] <> <UNC>
alu_if.port_b[11] <> <UNC>
alu_if.port_b[12] <> <UNC>
alu_if.port_b[13] <> <UNC>
alu_if.port_b[14] <> <UNC>
alu_if.port_b[15] <> <UNC>
alu_if.port_b[16] <> <UNC>
alu_if.port_b[17] <> <UNC>
alu_if.port_b[18] <> <UNC>
alu_if.port_b[19] <> <UNC>
alu_if.port_b[20] <> <UNC>
alu_if.port_b[21] <> <UNC>
alu_if.port_b[22] <> <UNC>
alu_if.port_b[23] <> <UNC>
alu_if.port_b[24] <> <UNC>
alu_if.port_b[25] <> <UNC>
alu_if.port_b[26] <> <UNC>
alu_if.port_b[27] <> <UNC>
alu_if.port_b[28] <> <UNC>
alu_if.port_b[29] <> <UNC>
alu_if.port_b[30] <> <UNC>
alu_if.port_b[31] <> <UNC>
alu_if.port_a[0] <> <UNC>
alu_if.port_a[1] <> <UNC>
alu_if.port_a[2] <> <UNC>
alu_if.port_a[3] <> <UNC>
alu_if.port_a[4] <> <UNC>
alu_if.port_a[5] <> <UNC>
alu_if.port_a[6] <> <UNC>
alu_if.port_a[7] <> <UNC>
alu_if.port_a[8] <> <UNC>
alu_if.port_a[9] <> <UNC>
alu_if.port_a[10] <> <UNC>
alu_if.port_a[11] <> <UNC>
alu_if.port_a[12] <> <UNC>
alu_if.port_a[13] <> <UNC>
alu_if.port_a[14] <> <UNC>
alu_if.port_a[15] <> <UNC>
alu_if.port_a[16] <> <UNC>
alu_if.port_a[17] <> <UNC>
alu_if.port_a[18] <> <UNC>
alu_if.port_a[19] <> <UNC>
alu_if.port_a[20] <> <UNC>
alu_if.port_a[21] <> <UNC>
alu_if.port_a[22] <> <UNC>
alu_if.port_a[23] <> <UNC>
alu_if.port_a[24] <> <UNC>
alu_if.port_a[25] <> <UNC>
alu_if.port_a[26] <> <UNC>
alu_if.port_a[27] <> <UNC>
alu_if.port_a[28] <> <UNC>
alu_if.port_a[29] <> <UNC>
alu_if.port_a[30] <> <UNC>
alu_if.port_a[31] <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|register_file_if:rfif
register_file_if.rdat2[0] <> <UNC>
register_file_if.rdat2[1] <> <UNC>
register_file_if.rdat2[2] <> <UNC>
register_file_if.rdat2[3] <> <UNC>
register_file_if.rdat2[4] <> <UNC>
register_file_if.rdat2[5] <> <UNC>
register_file_if.rdat2[6] <> <UNC>
register_file_if.rdat2[7] <> <UNC>
register_file_if.rdat2[8] <> <UNC>
register_file_if.rdat2[9] <> <UNC>
register_file_if.rdat2[10] <> <UNC>
register_file_if.rdat2[11] <> <UNC>
register_file_if.rdat2[12] <> <UNC>
register_file_if.rdat2[13] <> <UNC>
register_file_if.rdat2[14] <> <UNC>
register_file_if.rdat2[15] <> <UNC>
register_file_if.rdat2[16] <> <UNC>
register_file_if.rdat2[17] <> <UNC>
register_file_if.rdat2[18] <> <UNC>
register_file_if.rdat2[19] <> <UNC>
register_file_if.rdat2[20] <> <UNC>
register_file_if.rdat2[21] <> <UNC>
register_file_if.rdat2[22] <> <UNC>
register_file_if.rdat2[23] <> <UNC>
register_file_if.rdat2[24] <> <UNC>
register_file_if.rdat2[25] <> <UNC>
register_file_if.rdat2[26] <> <UNC>
register_file_if.rdat2[27] <> <UNC>
register_file_if.rdat2[28] <> <UNC>
register_file_if.rdat2[29] <> <UNC>
register_file_if.rdat2[30] <> <UNC>
register_file_if.rdat2[31] <> <UNC>
register_file_if.rdat1[0] <> <UNC>
register_file_if.rdat1[1] <> <UNC>
register_file_if.rdat1[2] <> <UNC>
register_file_if.rdat1[3] <> <UNC>
register_file_if.rdat1[4] <> <UNC>
register_file_if.rdat1[5] <> <UNC>
register_file_if.rdat1[6] <> <UNC>
register_file_if.rdat1[7] <> <UNC>
register_file_if.rdat1[8] <> <UNC>
register_file_if.rdat1[9] <> <UNC>
register_file_if.rdat1[10] <> <UNC>
register_file_if.rdat1[11] <> <UNC>
register_file_if.rdat1[12] <> <UNC>
register_file_if.rdat1[13] <> <UNC>
register_file_if.rdat1[14] <> <UNC>
register_file_if.rdat1[15] <> <UNC>
register_file_if.rdat1[16] <> <UNC>
register_file_if.rdat1[17] <> <UNC>
register_file_if.rdat1[18] <> <UNC>
register_file_if.rdat1[19] <> <UNC>
register_file_if.rdat1[20] <> <UNC>
register_file_if.rdat1[21] <> <UNC>
register_file_if.rdat1[22] <> <UNC>
register_file_if.rdat1[23] <> <UNC>
register_file_if.rdat1[24] <> <UNC>
register_file_if.rdat1[25] <> <UNC>
register_file_if.rdat1[26] <> <UNC>
register_file_if.rdat1[27] <> <UNC>
register_file_if.rdat1[28] <> <UNC>
register_file_if.rdat1[29] <> <UNC>
register_file_if.rdat1[30] <> <UNC>
register_file_if.rdat1[31] <> <UNC>
register_file_if.wdat[0] <> <UNC>
register_file_if.wdat[1] <> <UNC>
register_file_if.wdat[2] <> <UNC>
register_file_if.wdat[3] <> <UNC>
register_file_if.wdat[4] <> <UNC>
register_file_if.wdat[5] <> <UNC>
register_file_if.wdat[6] <> <UNC>
register_file_if.wdat[7] <> <UNC>
register_file_if.wdat[8] <> <UNC>
register_file_if.wdat[9] <> <UNC>
register_file_if.wdat[10] <> <UNC>
register_file_if.wdat[11] <> <UNC>
register_file_if.wdat[12] <> <UNC>
register_file_if.wdat[13] <> <UNC>
register_file_if.wdat[14] <> <UNC>
register_file_if.wdat[15] <> <UNC>
register_file_if.wdat[16] <> <UNC>
register_file_if.wdat[17] <> <UNC>
register_file_if.wdat[18] <> <UNC>
register_file_if.wdat[19] <> <UNC>
register_file_if.wdat[20] <> <UNC>
register_file_if.wdat[21] <> <UNC>
register_file_if.wdat[22] <> <UNC>
register_file_if.wdat[23] <> <UNC>
register_file_if.wdat[24] <> <UNC>
register_file_if.wdat[25] <> <UNC>
register_file_if.wdat[26] <> <UNC>
register_file_if.wdat[27] <> <UNC>
register_file_if.wdat[28] <> <UNC>
register_file_if.wdat[29] <> <UNC>
register_file_if.wdat[30] <> <UNC>
register_file_if.wdat[31] <> <UNC>
register_file_if.rsel2[0] <> <UNC>
register_file_if.rsel2[1] <> <UNC>
register_file_if.rsel2[2] <> <UNC>
register_file_if.rsel2[3] <> <UNC>
register_file_if.rsel2[4] <> <UNC>
register_file_if.rsel1[0] <> <UNC>
register_file_if.rsel1[1] <> <UNC>
register_file_if.rsel1[2] <> <UNC>
register_file_if.rsel1[3] <> <UNC>
register_file_if.rsel1[4] <> <UNC>
register_file_if.wsel[0] <> <UNC>
register_file_if.wsel[1] <> <UNC>
register_file_if.wsel[2] <> <UNC>
register_file_if.wsel[3] <> <UNC>
register_file_if.wsel[4] <> <UNC>
register_file_if.WEN <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|control_unit_if:cuif
control_unit_if.imm16[0] <> <UNC>
control_unit_if.imm16[1] <> <UNC>
control_unit_if.imm16[2] <> <UNC>
control_unit_if.imm16[3] <> <UNC>
control_unit_if.imm16[4] <> <UNC>
control_unit_if.imm16[5] <> <UNC>
control_unit_if.imm16[6] <> <UNC>
control_unit_if.imm16[7] <> <UNC>
control_unit_if.imm16[8] <> <UNC>
control_unit_if.imm16[9] <> <UNC>
control_unit_if.imm16[10] <> <UNC>
control_unit_if.imm16[11] <> <UNC>
control_unit_if.imm16[12] <> <UNC>
control_unit_if.imm16[13] <> <UNC>
control_unit_if.imm16[14] <> <UNC>
control_unit_if.imm16[15] <> <UNC>
control_unit_if.Rd[0] <> <UNC>
control_unit_if.Rd[1] <> <UNC>
control_unit_if.Rd[2] <> <UNC>
control_unit_if.Rd[3] <> <UNC>
control_unit_if.Rd[4] <> <UNC>
control_unit_if.Rt[0] <> <UNC>
control_unit_if.Rt[1] <> <UNC>
control_unit_if.Rt[2] <> <UNC>
control_unit_if.Rt[3] <> <UNC>
control_unit_if.Rt[4] <> <UNC>
control_unit_if.Rs[0] <> <UNC>
control_unit_if.Rs[1] <> <UNC>
control_unit_if.Rs[2] <> <UNC>
control_unit_if.Rs[3] <> <UNC>
control_unit_if.Rs[4] <> <UNC>
control_unit_if.imemREN <> <UNC>
control_unit_if.ExtOp <> <UNC>
control_unit_if.PCsrc <> <UNC>
control_unit_if.LUI <> <UNC>
control_unit_if.JAL <> <UNC>
control_unit_if.BNE <> <UNC>
control_unit_if.RegWr <> <UNC>
control_unit_if.dREN <> <UNC>
control_unit_if.dWEN <> <UNC>
control_unit_if.halt <> <UNC>
control_unit_if.MemToReg <> <UNC>
control_unit_if.JumpSel[0] <> <UNC>
control_unit_if.JumpSel[1] <> <UNC>
control_unit_if.RegDst[0] <> <UNC>
control_unit_if.RegDst[1] <> <UNC>
control_unit_if.ALUsrc[0] <> <UNC>
control_unit_if.ALUsrc[1] <> <UNC>
control_unit_if.alu_op[0] <> <UNC>
control_unit_if.alu_op[1] <> <UNC>
control_unit_if.alu_op[2] <> <UNC>
control_unit_if.alu_op[3] <> <UNC>
control_unit_if.shamt[0] <> <UNC>
control_unit_if.shamt[1] <> <UNC>
control_unit_if.shamt[2] <> <UNC>
control_unit_if.shamt[3] <> <UNC>
control_unit_if.shamt[4] <> <UNC>
control_unit_if.shamt[5] <> <UNC>
control_unit_if.shamt[6] <> <UNC>
control_unit_if.shamt[7] <> <UNC>
control_unit_if.shamt[8] <> <UNC>
control_unit_if.shamt[9] <> <UNC>
control_unit_if.shamt[10] <> <UNC>
control_unit_if.shamt[11] <> <UNC>
control_unit_if.shamt[12] <> <UNC>
control_unit_if.shamt[13] <> <UNC>
control_unit_if.shamt[14] <> <UNC>
control_unit_if.shamt[15] <> <UNC>
control_unit_if.shamt[16] <> <UNC>
control_unit_if.shamt[17] <> <UNC>
control_unit_if.shamt[18] <> <UNC>
control_unit_if.shamt[19] <> <UNC>
control_unit_if.shamt[20] <> <UNC>
control_unit_if.shamt[21] <> <UNC>
control_unit_if.shamt[22] <> <UNC>
control_unit_if.shamt[23] <> <UNC>
control_unit_if.shamt[24] <> <UNC>
control_unit_if.shamt[25] <> <UNC>
control_unit_if.shamt[26] <> <UNC>
control_unit_if.shamt[27] <> <UNC>
control_unit_if.shamt[28] <> <UNC>
control_unit_if.shamt[29] <> <UNC>
control_unit_if.shamt[30] <> <UNC>
control_unit_if.shamt[31] <> <UNC>
control_unit_if.imemload[0] <> <UNC>
control_unit_if.imemload[1] <> <UNC>
control_unit_if.imemload[2] <> <UNC>
control_unit_if.imemload[3] <> <UNC>
control_unit_if.imemload[4] <> <UNC>
control_unit_if.imemload[5] <> <UNC>
control_unit_if.imemload[6] <> <UNC>
control_unit_if.imemload[7] <> <UNC>
control_unit_if.imemload[8] <> <UNC>
control_unit_if.imemload[9] <> <UNC>
control_unit_if.imemload[10] <> <UNC>
control_unit_if.imemload[11] <> <UNC>
control_unit_if.imemload[12] <> <UNC>
control_unit_if.imemload[13] <> <UNC>
control_unit_if.imemload[14] <> <UNC>
control_unit_if.imemload[15] <> <UNC>
control_unit_if.imemload[16] <> <UNC>
control_unit_if.imemload[17] <> <UNC>
control_unit_if.imemload[18] <> <UNC>
control_unit_if.imemload[19] <> <UNC>
control_unit_if.imemload[20] <> <UNC>
control_unit_if.imemload[21] <> <UNC>
control_unit_if.imemload[22] <> <UNC>
control_unit_if.imemload[23] <> <UNC>
control_unit_if.imemload[24] <> <UNC>
control_unit_if.imemload[25] <> <UNC>
control_unit_if.imemload[26] <> <UNC>
control_unit_if.imemload[27] <> <UNC>
control_unit_if.imemload[28] <> <UNC>
control_unit_if.imemload[29] <> <UNC>
control_unit_if.imemload[30] <> <UNC>
control_unit_if.imemload[31] <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|program_counter_if:pcif
program_counter_if.pcWEN <> <UNC>
program_counter_if.pc_out[0] <> <UNC>
program_counter_if.pc_out[1] <> <UNC>
program_counter_if.pc_out[2] <> <UNC>
program_counter_if.pc_out[3] <> <UNC>
program_counter_if.pc_out[4] <> <UNC>
program_counter_if.pc_out[5] <> <UNC>
program_counter_if.pc_out[6] <> <UNC>
program_counter_if.pc_out[7] <> <UNC>
program_counter_if.pc_out[8] <> <UNC>
program_counter_if.pc_out[9] <> <UNC>
program_counter_if.pc_out[10] <> <UNC>
program_counter_if.pc_out[11] <> <UNC>
program_counter_if.pc_out[12] <> <UNC>
program_counter_if.pc_out[13] <> <UNC>
program_counter_if.pc_out[14] <> <UNC>
program_counter_if.pc_out[15] <> <UNC>
program_counter_if.pc_out[16] <> <UNC>
program_counter_if.pc_out[17] <> <UNC>
program_counter_if.pc_out[18] <> <UNC>
program_counter_if.pc_out[19] <> <UNC>
program_counter_if.pc_out[20] <> <UNC>
program_counter_if.pc_out[21] <> <UNC>
program_counter_if.pc_out[22] <> <UNC>
program_counter_if.pc_out[23] <> <UNC>
program_counter_if.pc_out[24] <> <UNC>
program_counter_if.pc_out[25] <> <UNC>
program_counter_if.pc_out[26] <> <UNC>
program_counter_if.pc_out[27] <> <UNC>
program_counter_if.pc_out[28] <> <UNC>
program_counter_if.pc_out[29] <> <UNC>
program_counter_if.pc_out[30] <> <UNC>
program_counter_if.pc_out[31] <> <UNC>
program_counter_if.pc_next[0] <> <UNC>
program_counter_if.pc_next[1] <> <UNC>
program_counter_if.pc_next[2] <> <UNC>
program_counter_if.pc_next[3] <> <UNC>
program_counter_if.pc_next[4] <> <UNC>
program_counter_if.pc_next[5] <> <UNC>
program_counter_if.pc_next[6] <> <UNC>
program_counter_if.pc_next[7] <> <UNC>
program_counter_if.pc_next[8] <> <UNC>
program_counter_if.pc_next[9] <> <UNC>
program_counter_if.pc_next[10] <> <UNC>
program_counter_if.pc_next[11] <> <UNC>
program_counter_if.pc_next[12] <> <UNC>
program_counter_if.pc_next[13] <> <UNC>
program_counter_if.pc_next[14] <> <UNC>
program_counter_if.pc_next[15] <> <UNC>
program_counter_if.pc_next[16] <> <UNC>
program_counter_if.pc_next[17] <> <UNC>
program_counter_if.pc_next[18] <> <UNC>
program_counter_if.pc_next[19] <> <UNC>
program_counter_if.pc_next[20] <> <UNC>
program_counter_if.pc_next[21] <> <UNC>
program_counter_if.pc_next[22] <> <UNC>
program_counter_if.pc_next[23] <> <UNC>
program_counter_if.pc_next[24] <> <UNC>
program_counter_if.pc_next[25] <> <UNC>
program_counter_if.pc_next[26] <> <UNC>
program_counter_if.pc_next[27] <> <UNC>
program_counter_if.pc_next[28] <> <UNC>
program_counter_if.pc_next[29] <> <UNC>
program_counter_if.pc_next[30] <> <UNC>
program_counter_if.pc_next[31] <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|request_unit_if:ruif
request_unit_if.pcWEN <> <UNC>
request_unit_if.imemREN <> <UNC>
request_unit_if.dmemREN <> <UNC>
request_unit_if.dmemWEN <> <UNC>
request_unit_if.dhit <> <UNC>
request_unit_if.ihit <> <UNC>
request_unit_if.dREN <> <UNC>
request_unit_if.dWEN <> <UNC>


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|alu:ALU
aluif.z_flag <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
aluif.n_flag <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
aluif.v_flag <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
aluif.port_o[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
aluif.alu_op[0] => Equal0.IN7
aluif.alu_op[0] => Equal1.IN7
aluif.alu_op[0] => Equal2.IN7
aluif.alu_op[0] => Equal3.IN7
aluif.alu_op[0] => Equal4.IN7
aluif.alu_op[0] => Equal5.IN7
aluif.alu_op[0] => Equal6.IN7
aluif.alu_op[0] => Equal7.IN7
aluif.alu_op[0] => Equal8.IN7
aluif.alu_op[0] => Equal9.IN7
aluif.alu_op[1] => Equal0.IN6
aluif.alu_op[1] => Equal1.IN6
aluif.alu_op[1] => Equal2.IN6
aluif.alu_op[1] => Equal3.IN6
aluif.alu_op[1] => Equal4.IN6
aluif.alu_op[1] => Equal5.IN6
aluif.alu_op[1] => Equal6.IN6
aluif.alu_op[1] => Equal7.IN6
aluif.alu_op[1] => Equal8.IN6
aluif.alu_op[1] => Equal9.IN6
aluif.alu_op[2] => Equal0.IN5
aluif.alu_op[2] => Equal1.IN5
aluif.alu_op[2] => Equal2.IN5
aluif.alu_op[2] => Equal3.IN5
aluif.alu_op[2] => Equal4.IN5
aluif.alu_op[2] => Equal5.IN5
aluif.alu_op[2] => Equal6.IN5
aluif.alu_op[2] => Equal7.IN5
aluif.alu_op[2] => Equal8.IN5
aluif.alu_op[2] => Equal9.IN5
aluif.alu_op[3] => Equal0.IN4
aluif.alu_op[3] => Equal1.IN4
aluif.alu_op[3] => Equal2.IN4
aluif.alu_op[3] => Equal3.IN4
aluif.alu_op[3] => Equal4.IN4
aluif.alu_op[3] => Equal5.IN4
aluif.alu_op[3] => Equal6.IN4
aluif.alu_op[3] => Equal7.IN4
aluif.alu_op[3] => Equal8.IN4
aluif.alu_op[3] => Equal9.IN4
aluif.port_b[0] => ShiftLeft0.IN64
aluif.port_b[0] => ShiftRight0.IN64
aluif.port_b[0] => Add0.IN64
aluif.port_b[0] => port_o.IN0
aluif.port_b[0] => port_o.IN0
aluif.port_b[0] => port_o.IN0
aluif.port_b[0] => LessThan0.IN64
aluif.port_b[0] => LessThan1.IN64
aluif.port_b[0] => Add1.IN32
aluif.port_b[1] => ShiftLeft0.IN63
aluif.port_b[1] => ShiftRight0.IN63
aluif.port_b[1] => Add0.IN63
aluif.port_b[1] => port_o.IN0
aluif.port_b[1] => port_o.IN0
aluif.port_b[1] => port_o.IN0
aluif.port_b[1] => LessThan0.IN63
aluif.port_b[1] => LessThan1.IN63
aluif.port_b[1] => Add1.IN31
aluif.port_b[2] => ShiftLeft0.IN62
aluif.port_b[2] => ShiftRight0.IN62
aluif.port_b[2] => Add0.IN62
aluif.port_b[2] => port_o.IN0
aluif.port_b[2] => port_o.IN0
aluif.port_b[2] => port_o.IN0
aluif.port_b[2] => LessThan0.IN62
aluif.port_b[2] => LessThan1.IN62
aluif.port_b[2] => Add1.IN30
aluif.port_b[3] => ShiftLeft0.IN61
aluif.port_b[3] => ShiftRight0.IN61
aluif.port_b[3] => Add0.IN61
aluif.port_b[3] => port_o.IN0
aluif.port_b[3] => port_o.IN0
aluif.port_b[3] => port_o.IN0
aluif.port_b[3] => LessThan0.IN61
aluif.port_b[3] => LessThan1.IN61
aluif.port_b[3] => Add1.IN29
aluif.port_b[4] => ShiftLeft0.IN60
aluif.port_b[4] => ShiftRight0.IN60
aluif.port_b[4] => Add0.IN60
aluif.port_b[4] => port_o.IN0
aluif.port_b[4] => port_o.IN0
aluif.port_b[4] => port_o.IN0
aluif.port_b[4] => LessThan0.IN60
aluif.port_b[4] => LessThan1.IN60
aluif.port_b[4] => Add1.IN28
aluif.port_b[5] => ShiftLeft0.IN59
aluif.port_b[5] => ShiftRight0.IN59
aluif.port_b[5] => Add0.IN59
aluif.port_b[5] => port_o.IN0
aluif.port_b[5] => port_o.IN0
aluif.port_b[5] => port_o.IN0
aluif.port_b[5] => LessThan0.IN59
aluif.port_b[5] => LessThan1.IN59
aluif.port_b[5] => Add1.IN27
aluif.port_b[6] => ShiftLeft0.IN58
aluif.port_b[6] => ShiftRight0.IN58
aluif.port_b[6] => Add0.IN58
aluif.port_b[6] => port_o.IN0
aluif.port_b[6] => port_o.IN0
aluif.port_b[6] => port_o.IN0
aluif.port_b[6] => LessThan0.IN58
aluif.port_b[6] => LessThan1.IN58
aluif.port_b[6] => Add1.IN26
aluif.port_b[7] => ShiftLeft0.IN57
aluif.port_b[7] => ShiftRight0.IN57
aluif.port_b[7] => Add0.IN57
aluif.port_b[7] => port_o.IN0
aluif.port_b[7] => port_o.IN0
aluif.port_b[7] => port_o.IN0
aluif.port_b[7] => LessThan0.IN57
aluif.port_b[7] => LessThan1.IN57
aluif.port_b[7] => Add1.IN25
aluif.port_b[8] => ShiftLeft0.IN56
aluif.port_b[8] => ShiftRight0.IN56
aluif.port_b[8] => Add0.IN56
aluif.port_b[8] => port_o.IN0
aluif.port_b[8] => port_o.IN0
aluif.port_b[8] => port_o.IN0
aluif.port_b[8] => LessThan0.IN56
aluif.port_b[8] => LessThan1.IN56
aluif.port_b[8] => Add1.IN24
aluif.port_b[9] => ShiftLeft0.IN55
aluif.port_b[9] => ShiftRight0.IN55
aluif.port_b[9] => Add0.IN55
aluif.port_b[9] => port_o.IN0
aluif.port_b[9] => port_o.IN0
aluif.port_b[9] => port_o.IN0
aluif.port_b[9] => LessThan0.IN55
aluif.port_b[9] => LessThan1.IN55
aluif.port_b[9] => Add1.IN23
aluif.port_b[10] => ShiftLeft0.IN54
aluif.port_b[10] => ShiftRight0.IN54
aluif.port_b[10] => Add0.IN54
aluif.port_b[10] => port_o.IN0
aluif.port_b[10] => port_o.IN0
aluif.port_b[10] => port_o.IN0
aluif.port_b[10] => LessThan0.IN54
aluif.port_b[10] => LessThan1.IN54
aluif.port_b[10] => Add1.IN22
aluif.port_b[11] => ShiftLeft0.IN53
aluif.port_b[11] => ShiftRight0.IN53
aluif.port_b[11] => Add0.IN53
aluif.port_b[11] => port_o.IN0
aluif.port_b[11] => port_o.IN0
aluif.port_b[11] => port_o.IN0
aluif.port_b[11] => LessThan0.IN53
aluif.port_b[11] => LessThan1.IN53
aluif.port_b[11] => Add1.IN21
aluif.port_b[12] => ShiftLeft0.IN52
aluif.port_b[12] => ShiftRight0.IN52
aluif.port_b[12] => Add0.IN52
aluif.port_b[12] => port_o.IN0
aluif.port_b[12] => port_o.IN0
aluif.port_b[12] => port_o.IN0
aluif.port_b[12] => LessThan0.IN52
aluif.port_b[12] => LessThan1.IN52
aluif.port_b[12] => Add1.IN20
aluif.port_b[13] => ShiftLeft0.IN51
aluif.port_b[13] => ShiftRight0.IN51
aluif.port_b[13] => Add0.IN51
aluif.port_b[13] => port_o.IN0
aluif.port_b[13] => port_o.IN0
aluif.port_b[13] => port_o.IN0
aluif.port_b[13] => LessThan0.IN51
aluif.port_b[13] => LessThan1.IN51
aluif.port_b[13] => Add1.IN19
aluif.port_b[14] => ShiftLeft0.IN50
aluif.port_b[14] => ShiftRight0.IN50
aluif.port_b[14] => Add0.IN50
aluif.port_b[14] => port_o.IN0
aluif.port_b[14] => port_o.IN0
aluif.port_b[14] => port_o.IN0
aluif.port_b[14] => LessThan0.IN50
aluif.port_b[14] => LessThan1.IN50
aluif.port_b[14] => Add1.IN18
aluif.port_b[15] => ShiftLeft0.IN49
aluif.port_b[15] => ShiftRight0.IN49
aluif.port_b[15] => Add0.IN49
aluif.port_b[15] => port_o.IN0
aluif.port_b[15] => port_o.IN0
aluif.port_b[15] => port_o.IN0
aluif.port_b[15] => LessThan0.IN49
aluif.port_b[15] => LessThan1.IN49
aluif.port_b[15] => Add1.IN17
aluif.port_b[16] => ShiftLeft0.IN48
aluif.port_b[16] => ShiftRight0.IN48
aluif.port_b[16] => Add0.IN48
aluif.port_b[16] => port_o.IN0
aluif.port_b[16] => port_o.IN0
aluif.port_b[16] => port_o.IN0
aluif.port_b[16] => LessThan0.IN48
aluif.port_b[16] => LessThan1.IN48
aluif.port_b[16] => Add1.IN16
aluif.port_b[17] => ShiftLeft0.IN47
aluif.port_b[17] => ShiftRight0.IN47
aluif.port_b[17] => Add0.IN47
aluif.port_b[17] => port_o.IN0
aluif.port_b[17] => port_o.IN0
aluif.port_b[17] => port_o.IN0
aluif.port_b[17] => LessThan0.IN47
aluif.port_b[17] => LessThan1.IN47
aluif.port_b[17] => Add1.IN15
aluif.port_b[18] => ShiftLeft0.IN46
aluif.port_b[18] => ShiftRight0.IN46
aluif.port_b[18] => Add0.IN46
aluif.port_b[18] => port_o.IN0
aluif.port_b[18] => port_o.IN0
aluif.port_b[18] => port_o.IN0
aluif.port_b[18] => LessThan0.IN46
aluif.port_b[18] => LessThan1.IN46
aluif.port_b[18] => Add1.IN14
aluif.port_b[19] => ShiftLeft0.IN45
aluif.port_b[19] => ShiftRight0.IN45
aluif.port_b[19] => Add0.IN45
aluif.port_b[19] => port_o.IN0
aluif.port_b[19] => port_o.IN0
aluif.port_b[19] => port_o.IN0
aluif.port_b[19] => LessThan0.IN45
aluif.port_b[19] => LessThan1.IN45
aluif.port_b[19] => Add1.IN13
aluif.port_b[20] => ShiftLeft0.IN44
aluif.port_b[20] => ShiftRight0.IN44
aluif.port_b[20] => Add0.IN44
aluif.port_b[20] => port_o.IN0
aluif.port_b[20] => port_o.IN0
aluif.port_b[20] => port_o.IN0
aluif.port_b[20] => LessThan0.IN44
aluif.port_b[20] => LessThan1.IN44
aluif.port_b[20] => Add1.IN12
aluif.port_b[21] => ShiftLeft0.IN43
aluif.port_b[21] => ShiftRight0.IN43
aluif.port_b[21] => Add0.IN43
aluif.port_b[21] => port_o.IN0
aluif.port_b[21] => port_o.IN0
aluif.port_b[21] => port_o.IN0
aluif.port_b[21] => LessThan0.IN43
aluif.port_b[21] => LessThan1.IN43
aluif.port_b[21] => Add1.IN11
aluif.port_b[22] => ShiftLeft0.IN42
aluif.port_b[22] => ShiftRight0.IN42
aluif.port_b[22] => Add0.IN42
aluif.port_b[22] => port_o.IN0
aluif.port_b[22] => port_o.IN0
aluif.port_b[22] => port_o.IN0
aluif.port_b[22] => LessThan0.IN42
aluif.port_b[22] => LessThan1.IN42
aluif.port_b[22] => Add1.IN10
aluif.port_b[23] => ShiftLeft0.IN41
aluif.port_b[23] => ShiftRight0.IN41
aluif.port_b[23] => Add0.IN41
aluif.port_b[23] => port_o.IN0
aluif.port_b[23] => port_o.IN0
aluif.port_b[23] => port_o.IN0
aluif.port_b[23] => LessThan0.IN41
aluif.port_b[23] => LessThan1.IN41
aluif.port_b[23] => Add1.IN9
aluif.port_b[24] => ShiftLeft0.IN40
aluif.port_b[24] => ShiftRight0.IN40
aluif.port_b[24] => Add0.IN40
aluif.port_b[24] => port_o.IN0
aluif.port_b[24] => port_o.IN0
aluif.port_b[24] => port_o.IN0
aluif.port_b[24] => LessThan0.IN40
aluif.port_b[24] => LessThan1.IN40
aluif.port_b[24] => Add1.IN8
aluif.port_b[25] => ShiftLeft0.IN39
aluif.port_b[25] => ShiftRight0.IN39
aluif.port_b[25] => Add0.IN39
aluif.port_b[25] => port_o.IN0
aluif.port_b[25] => port_o.IN0
aluif.port_b[25] => port_o.IN0
aluif.port_b[25] => LessThan0.IN39
aluif.port_b[25] => LessThan1.IN39
aluif.port_b[25] => Add1.IN7
aluif.port_b[26] => ShiftLeft0.IN38
aluif.port_b[26] => ShiftRight0.IN38
aluif.port_b[26] => Add0.IN38
aluif.port_b[26] => port_o.IN0
aluif.port_b[26] => port_o.IN0
aluif.port_b[26] => port_o.IN0
aluif.port_b[26] => LessThan0.IN38
aluif.port_b[26] => LessThan1.IN38
aluif.port_b[26] => Add1.IN6
aluif.port_b[27] => ShiftLeft0.IN37
aluif.port_b[27] => ShiftRight0.IN37
aluif.port_b[27] => Add0.IN37
aluif.port_b[27] => port_o.IN0
aluif.port_b[27] => port_o.IN0
aluif.port_b[27] => port_o.IN0
aluif.port_b[27] => LessThan0.IN37
aluif.port_b[27] => LessThan1.IN37
aluif.port_b[27] => Add1.IN5
aluif.port_b[28] => ShiftLeft0.IN36
aluif.port_b[28] => ShiftRight0.IN36
aluif.port_b[28] => Add0.IN36
aluif.port_b[28] => port_o.IN0
aluif.port_b[28] => port_o.IN0
aluif.port_b[28] => port_o.IN0
aluif.port_b[28] => LessThan0.IN36
aluif.port_b[28] => LessThan1.IN36
aluif.port_b[28] => Add1.IN4
aluif.port_b[29] => ShiftLeft0.IN35
aluif.port_b[29] => ShiftRight0.IN35
aluif.port_b[29] => Add0.IN35
aluif.port_b[29] => port_o.IN0
aluif.port_b[29] => port_o.IN0
aluif.port_b[29] => port_o.IN0
aluif.port_b[29] => LessThan0.IN35
aluif.port_b[29] => LessThan1.IN35
aluif.port_b[29] => Add1.IN3
aluif.port_b[30] => ShiftLeft0.IN34
aluif.port_b[30] => ShiftRight0.IN34
aluif.port_b[30] => Add0.IN34
aluif.port_b[30] => port_o.IN0
aluif.port_b[30] => port_o.IN0
aluif.port_b[30] => port_o.IN0
aluif.port_b[30] => LessThan0.IN34
aluif.port_b[30] => LessThan1.IN34
aluif.port_b[30] => Add1.IN2
aluif.port_b[31] => ShiftLeft0.IN33
aluif.port_b[31] => ShiftRight0.IN33
aluif.port_b[31] => Add0.IN33
aluif.port_b[31] => port_o.IN0
aluif.port_b[31] => port_o.IN0
aluif.port_b[31] => port_o.IN0
aluif.port_b[31] => LessThan0.IN33
aluif.port_b[31] => LessThan1.IN33
aluif.port_b[31] => Add1.IN1
aluif.port_a[0] => ShiftLeft0.IN32
aluif.port_a[0] => ShiftRight0.IN32
aluif.port_a[0] => Add0.IN32
aluif.port_a[0] => Add1.IN64
aluif.port_a[0] => port_o.IN1
aluif.port_a[0] => port_o.IN1
aluif.port_a[0] => port_o.IN1
aluif.port_a[0] => LessThan0.IN32
aluif.port_a[0] => LessThan1.IN32
aluif.port_a[1] => ShiftLeft0.IN31
aluif.port_a[1] => ShiftRight0.IN31
aluif.port_a[1] => Add0.IN31
aluif.port_a[1] => Add1.IN63
aluif.port_a[1] => port_o.IN1
aluif.port_a[1] => port_o.IN1
aluif.port_a[1] => port_o.IN1
aluif.port_a[1] => LessThan0.IN31
aluif.port_a[1] => LessThan1.IN31
aluif.port_a[2] => ShiftLeft0.IN30
aluif.port_a[2] => ShiftRight0.IN30
aluif.port_a[2] => Add0.IN30
aluif.port_a[2] => Add1.IN62
aluif.port_a[2] => port_o.IN1
aluif.port_a[2] => port_o.IN1
aluif.port_a[2] => port_o.IN1
aluif.port_a[2] => LessThan0.IN30
aluif.port_a[2] => LessThan1.IN30
aluif.port_a[3] => ShiftLeft0.IN29
aluif.port_a[3] => ShiftRight0.IN29
aluif.port_a[3] => Add0.IN29
aluif.port_a[3] => Add1.IN61
aluif.port_a[3] => port_o.IN1
aluif.port_a[3] => port_o.IN1
aluif.port_a[3] => port_o.IN1
aluif.port_a[3] => LessThan0.IN29
aluif.port_a[3] => LessThan1.IN29
aluif.port_a[4] => ShiftLeft0.IN28
aluif.port_a[4] => ShiftRight0.IN28
aluif.port_a[4] => Add0.IN28
aluif.port_a[4] => Add1.IN60
aluif.port_a[4] => port_o.IN1
aluif.port_a[4] => port_o.IN1
aluif.port_a[4] => port_o.IN1
aluif.port_a[4] => LessThan0.IN28
aluif.port_a[4] => LessThan1.IN28
aluif.port_a[5] => ShiftLeft0.IN27
aluif.port_a[5] => ShiftRight0.IN27
aluif.port_a[5] => Add0.IN27
aluif.port_a[5] => Add1.IN59
aluif.port_a[5] => port_o.IN1
aluif.port_a[5] => port_o.IN1
aluif.port_a[5] => port_o.IN1
aluif.port_a[5] => LessThan0.IN27
aluif.port_a[5] => LessThan1.IN27
aluif.port_a[6] => ShiftLeft0.IN26
aluif.port_a[6] => ShiftRight0.IN26
aluif.port_a[6] => Add0.IN26
aluif.port_a[6] => Add1.IN58
aluif.port_a[6] => port_o.IN1
aluif.port_a[6] => port_o.IN1
aluif.port_a[6] => port_o.IN1
aluif.port_a[6] => LessThan0.IN26
aluif.port_a[6] => LessThan1.IN26
aluif.port_a[7] => ShiftLeft0.IN25
aluif.port_a[7] => ShiftRight0.IN25
aluif.port_a[7] => Add0.IN25
aluif.port_a[7] => Add1.IN57
aluif.port_a[7] => port_o.IN1
aluif.port_a[7] => port_o.IN1
aluif.port_a[7] => port_o.IN1
aluif.port_a[7] => LessThan0.IN25
aluif.port_a[7] => LessThan1.IN25
aluif.port_a[8] => ShiftLeft0.IN24
aluif.port_a[8] => ShiftRight0.IN24
aluif.port_a[8] => Add0.IN24
aluif.port_a[8] => Add1.IN56
aluif.port_a[8] => port_o.IN1
aluif.port_a[8] => port_o.IN1
aluif.port_a[8] => port_o.IN1
aluif.port_a[8] => LessThan0.IN24
aluif.port_a[8] => LessThan1.IN24
aluif.port_a[9] => ShiftLeft0.IN23
aluif.port_a[9] => ShiftRight0.IN23
aluif.port_a[9] => Add0.IN23
aluif.port_a[9] => Add1.IN55
aluif.port_a[9] => port_o.IN1
aluif.port_a[9] => port_o.IN1
aluif.port_a[9] => port_o.IN1
aluif.port_a[9] => LessThan0.IN23
aluif.port_a[9] => LessThan1.IN23
aluif.port_a[10] => ShiftLeft0.IN22
aluif.port_a[10] => ShiftRight0.IN22
aluif.port_a[10] => Add0.IN22
aluif.port_a[10] => Add1.IN54
aluif.port_a[10] => port_o.IN1
aluif.port_a[10] => port_o.IN1
aluif.port_a[10] => port_o.IN1
aluif.port_a[10] => LessThan0.IN22
aluif.port_a[10] => LessThan1.IN22
aluif.port_a[11] => ShiftLeft0.IN21
aluif.port_a[11] => ShiftRight0.IN21
aluif.port_a[11] => Add0.IN21
aluif.port_a[11] => Add1.IN53
aluif.port_a[11] => port_o.IN1
aluif.port_a[11] => port_o.IN1
aluif.port_a[11] => port_o.IN1
aluif.port_a[11] => LessThan0.IN21
aluif.port_a[11] => LessThan1.IN21
aluif.port_a[12] => ShiftLeft0.IN20
aluif.port_a[12] => ShiftRight0.IN20
aluif.port_a[12] => Add0.IN20
aluif.port_a[12] => Add1.IN52
aluif.port_a[12] => port_o.IN1
aluif.port_a[12] => port_o.IN1
aluif.port_a[12] => port_o.IN1
aluif.port_a[12] => LessThan0.IN20
aluif.port_a[12] => LessThan1.IN20
aluif.port_a[13] => ShiftLeft0.IN19
aluif.port_a[13] => ShiftRight0.IN19
aluif.port_a[13] => Add0.IN19
aluif.port_a[13] => Add1.IN51
aluif.port_a[13] => port_o.IN1
aluif.port_a[13] => port_o.IN1
aluif.port_a[13] => port_o.IN1
aluif.port_a[13] => LessThan0.IN19
aluif.port_a[13] => LessThan1.IN19
aluif.port_a[14] => ShiftLeft0.IN18
aluif.port_a[14] => ShiftRight0.IN18
aluif.port_a[14] => Add0.IN18
aluif.port_a[14] => Add1.IN50
aluif.port_a[14] => port_o.IN1
aluif.port_a[14] => port_o.IN1
aluif.port_a[14] => port_o.IN1
aluif.port_a[14] => LessThan0.IN18
aluif.port_a[14] => LessThan1.IN18
aluif.port_a[15] => ShiftLeft0.IN17
aluif.port_a[15] => ShiftRight0.IN17
aluif.port_a[15] => Add0.IN17
aluif.port_a[15] => Add1.IN49
aluif.port_a[15] => port_o.IN1
aluif.port_a[15] => port_o.IN1
aluif.port_a[15] => port_o.IN1
aluif.port_a[15] => LessThan0.IN17
aluif.port_a[15] => LessThan1.IN17
aluif.port_a[16] => ShiftLeft0.IN16
aluif.port_a[16] => ShiftRight0.IN16
aluif.port_a[16] => Add0.IN16
aluif.port_a[16] => Add1.IN48
aluif.port_a[16] => port_o.IN1
aluif.port_a[16] => port_o.IN1
aluif.port_a[16] => port_o.IN1
aluif.port_a[16] => LessThan0.IN16
aluif.port_a[16] => LessThan1.IN16
aluif.port_a[17] => ShiftLeft0.IN15
aluif.port_a[17] => ShiftRight0.IN15
aluif.port_a[17] => Add0.IN15
aluif.port_a[17] => Add1.IN47
aluif.port_a[17] => port_o.IN1
aluif.port_a[17] => port_o.IN1
aluif.port_a[17] => port_o.IN1
aluif.port_a[17] => LessThan0.IN15
aluif.port_a[17] => LessThan1.IN15
aluif.port_a[18] => ShiftLeft0.IN14
aluif.port_a[18] => ShiftRight0.IN14
aluif.port_a[18] => Add0.IN14
aluif.port_a[18] => Add1.IN46
aluif.port_a[18] => port_o.IN1
aluif.port_a[18] => port_o.IN1
aluif.port_a[18] => port_o.IN1
aluif.port_a[18] => LessThan0.IN14
aluif.port_a[18] => LessThan1.IN14
aluif.port_a[19] => ShiftLeft0.IN13
aluif.port_a[19] => ShiftRight0.IN13
aluif.port_a[19] => Add0.IN13
aluif.port_a[19] => Add1.IN45
aluif.port_a[19] => port_o.IN1
aluif.port_a[19] => port_o.IN1
aluif.port_a[19] => port_o.IN1
aluif.port_a[19] => LessThan0.IN13
aluif.port_a[19] => LessThan1.IN13
aluif.port_a[20] => ShiftLeft0.IN12
aluif.port_a[20] => ShiftRight0.IN12
aluif.port_a[20] => Add0.IN12
aluif.port_a[20] => Add1.IN44
aluif.port_a[20] => port_o.IN1
aluif.port_a[20] => port_o.IN1
aluif.port_a[20] => port_o.IN1
aluif.port_a[20] => LessThan0.IN12
aluif.port_a[20] => LessThan1.IN12
aluif.port_a[21] => ShiftLeft0.IN11
aluif.port_a[21] => ShiftRight0.IN11
aluif.port_a[21] => Add0.IN11
aluif.port_a[21] => Add1.IN43
aluif.port_a[21] => port_o.IN1
aluif.port_a[21] => port_o.IN1
aluif.port_a[21] => port_o.IN1
aluif.port_a[21] => LessThan0.IN11
aluif.port_a[21] => LessThan1.IN11
aluif.port_a[22] => ShiftLeft0.IN10
aluif.port_a[22] => ShiftRight0.IN10
aluif.port_a[22] => Add0.IN10
aluif.port_a[22] => Add1.IN42
aluif.port_a[22] => port_o.IN1
aluif.port_a[22] => port_o.IN1
aluif.port_a[22] => port_o.IN1
aluif.port_a[22] => LessThan0.IN10
aluif.port_a[22] => LessThan1.IN10
aluif.port_a[23] => ShiftLeft0.IN9
aluif.port_a[23] => ShiftRight0.IN9
aluif.port_a[23] => Add0.IN9
aluif.port_a[23] => Add1.IN41
aluif.port_a[23] => port_o.IN1
aluif.port_a[23] => port_o.IN1
aluif.port_a[23] => port_o.IN1
aluif.port_a[23] => LessThan0.IN9
aluif.port_a[23] => LessThan1.IN9
aluif.port_a[24] => ShiftLeft0.IN8
aluif.port_a[24] => ShiftRight0.IN8
aluif.port_a[24] => Add0.IN8
aluif.port_a[24] => Add1.IN40
aluif.port_a[24] => port_o.IN1
aluif.port_a[24] => port_o.IN1
aluif.port_a[24] => port_o.IN1
aluif.port_a[24] => LessThan0.IN8
aluif.port_a[24] => LessThan1.IN8
aluif.port_a[25] => ShiftLeft0.IN7
aluif.port_a[25] => ShiftRight0.IN7
aluif.port_a[25] => Add0.IN7
aluif.port_a[25] => Add1.IN39
aluif.port_a[25] => port_o.IN1
aluif.port_a[25] => port_o.IN1
aluif.port_a[25] => port_o.IN1
aluif.port_a[25] => LessThan0.IN7
aluif.port_a[25] => LessThan1.IN7
aluif.port_a[26] => ShiftLeft0.IN6
aluif.port_a[26] => ShiftRight0.IN6
aluif.port_a[26] => Add0.IN6
aluif.port_a[26] => Add1.IN38
aluif.port_a[26] => port_o.IN1
aluif.port_a[26] => port_o.IN1
aluif.port_a[26] => port_o.IN1
aluif.port_a[26] => LessThan0.IN6
aluif.port_a[26] => LessThan1.IN6
aluif.port_a[27] => ShiftLeft0.IN5
aluif.port_a[27] => ShiftRight0.IN5
aluif.port_a[27] => Add0.IN5
aluif.port_a[27] => Add1.IN37
aluif.port_a[27] => port_o.IN1
aluif.port_a[27] => port_o.IN1
aluif.port_a[27] => port_o.IN1
aluif.port_a[27] => LessThan0.IN5
aluif.port_a[27] => LessThan1.IN5
aluif.port_a[28] => ShiftLeft0.IN4
aluif.port_a[28] => ShiftRight0.IN4
aluif.port_a[28] => Add0.IN4
aluif.port_a[28] => Add1.IN36
aluif.port_a[28] => port_o.IN1
aluif.port_a[28] => port_o.IN1
aluif.port_a[28] => port_o.IN1
aluif.port_a[28] => LessThan0.IN4
aluif.port_a[28] => LessThan1.IN4
aluif.port_a[29] => ShiftLeft0.IN3
aluif.port_a[29] => ShiftRight0.IN3
aluif.port_a[29] => Add0.IN3
aluif.port_a[29] => Add1.IN35
aluif.port_a[29] => port_o.IN1
aluif.port_a[29] => port_o.IN1
aluif.port_a[29] => port_o.IN1
aluif.port_a[29] => LessThan0.IN3
aluif.port_a[29] => LessThan1.IN3
aluif.port_a[30] => ShiftLeft0.IN2
aluif.port_a[30] => ShiftRight0.IN2
aluif.port_a[30] => Add0.IN2
aluif.port_a[30] => Add1.IN34
aluif.port_a[30] => port_o.IN1
aluif.port_a[30] => port_o.IN1
aluif.port_a[30] => port_o.IN1
aluif.port_a[30] => LessThan0.IN2
aluif.port_a[30] => LessThan1.IN2
aluif.port_a[31] => ShiftLeft0.IN1
aluif.port_a[31] => ShiftRight0.IN1
aluif.port_a[31] => Add0.IN1
aluif.port_a[31] => always0.IN1
aluif.port_a[31] => Add1.IN33
aluif.port_a[31] => always0.IN1
aluif.port_a[31] => port_o.IN1
aluif.port_a[31] => port_o.IN1
aluif.port_a[31] => port_o.IN1
aluif.port_a[31] => LessThan0.IN1
aluif.port_a[31] => LessThan1.IN1


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|register_file:RF
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
nRST => registers[0][0].ACLR
nRST => registers[0][1].ACLR
nRST => registers[0][2].ACLR
nRST => registers[0][3].ACLR
nRST => registers[0][4].ACLR
nRST => registers[0][5].ACLR
nRST => registers[0][6].ACLR
nRST => registers[0][7].ACLR
nRST => registers[0][8].ACLR
nRST => registers[0][9].ACLR
nRST => registers[0][10].ACLR
nRST => registers[0][11].ACLR
nRST => registers[0][12].ACLR
nRST => registers[0][13].ACLR
nRST => registers[0][14].ACLR
nRST => registers[0][15].ACLR
nRST => registers[0][16].ACLR
nRST => registers[0][17].ACLR
nRST => registers[0][18].ACLR
nRST => registers[0][19].ACLR
nRST => registers[0][20].ACLR
nRST => registers[0][21].ACLR
nRST => registers[0][22].ACLR
nRST => registers[0][23].ACLR
nRST => registers[0][24].ACLR
nRST => registers[0][25].ACLR
nRST => registers[0][26].ACLR
nRST => registers[0][27].ACLR
nRST => registers[0][28].ACLR
nRST => registers[0][29].ACLR
nRST => registers[0][30].ACLR
nRST => registers[0][31].ACLR
nRST => registers[1][0].ACLR
nRST => registers[1][1].ACLR
nRST => registers[1][2].ACLR
nRST => registers[1][3].ACLR
nRST => registers[1][4].ACLR
nRST => registers[1][5].ACLR
nRST => registers[1][6].ACLR
nRST => registers[1][7].ACLR
nRST => registers[1][8].ACLR
nRST => registers[1][9].ACLR
nRST => registers[1][10].ACLR
nRST => registers[1][11].ACLR
nRST => registers[1][12].ACLR
nRST => registers[1][13].ACLR
nRST => registers[1][14].ACLR
nRST => registers[1][15].ACLR
nRST => registers[1][16].ACLR
nRST => registers[1][17].ACLR
nRST => registers[1][18].ACLR
nRST => registers[1][19].ACLR
nRST => registers[1][20].ACLR
nRST => registers[1][21].ACLR
nRST => registers[1][22].ACLR
nRST => registers[1][23].ACLR
nRST => registers[1][24].ACLR
nRST => registers[1][25].ACLR
nRST => registers[1][26].ACLR
nRST => registers[1][27].ACLR
nRST => registers[1][28].ACLR
nRST => registers[1][29].ACLR
nRST => registers[1][30].ACLR
nRST => registers[1][31].ACLR
nRST => registers[2][0].ACLR
nRST => registers[2][1].ACLR
nRST => registers[2][2].ACLR
nRST => registers[2][3].ACLR
nRST => registers[2][4].ACLR
nRST => registers[2][5].ACLR
nRST => registers[2][6].ACLR
nRST => registers[2][7].ACLR
nRST => registers[2][8].ACLR
nRST => registers[2][9].ACLR
nRST => registers[2][10].ACLR
nRST => registers[2][11].ACLR
nRST => registers[2][12].ACLR
nRST => registers[2][13].ACLR
nRST => registers[2][14].ACLR
nRST => registers[2][15].ACLR
nRST => registers[2][16].ACLR
nRST => registers[2][17].ACLR
nRST => registers[2][18].ACLR
nRST => registers[2][19].ACLR
nRST => registers[2][20].ACLR
nRST => registers[2][21].ACLR
nRST => registers[2][22].ACLR
nRST => registers[2][23].ACLR
nRST => registers[2][24].ACLR
nRST => registers[2][25].ACLR
nRST => registers[2][26].ACLR
nRST => registers[2][27].ACLR
nRST => registers[2][28].ACLR
nRST => registers[2][29].ACLR
nRST => registers[2][30].ACLR
nRST => registers[2][31].ACLR
nRST => registers[3][0].ACLR
nRST => registers[3][1].ACLR
nRST => registers[3][2].ACLR
nRST => registers[3][3].ACLR
nRST => registers[3][4].ACLR
nRST => registers[3][5].ACLR
nRST => registers[3][6].ACLR
nRST => registers[3][7].ACLR
nRST => registers[3][8].ACLR
nRST => registers[3][9].ACLR
nRST => registers[3][10].ACLR
nRST => registers[3][11].ACLR
nRST => registers[3][12].ACLR
nRST => registers[3][13].ACLR
nRST => registers[3][14].ACLR
nRST => registers[3][15].ACLR
nRST => registers[3][16].ACLR
nRST => registers[3][17].ACLR
nRST => registers[3][18].ACLR
nRST => registers[3][19].ACLR
nRST => registers[3][20].ACLR
nRST => registers[3][21].ACLR
nRST => registers[3][22].ACLR
nRST => registers[3][23].ACLR
nRST => registers[3][24].ACLR
nRST => registers[3][25].ACLR
nRST => registers[3][26].ACLR
nRST => registers[3][27].ACLR
nRST => registers[3][28].ACLR
nRST => registers[3][29].ACLR
nRST => registers[3][30].ACLR
nRST => registers[3][31].ACLR
nRST => registers[4][0].ACLR
nRST => registers[4][1].ACLR
nRST => registers[4][2].ACLR
nRST => registers[4][3].ACLR
nRST => registers[4][4].ACLR
nRST => registers[4][5].ACLR
nRST => registers[4][6].ACLR
nRST => registers[4][7].ACLR
nRST => registers[4][8].ACLR
nRST => registers[4][9].ACLR
nRST => registers[4][10].ACLR
nRST => registers[4][11].ACLR
nRST => registers[4][12].ACLR
nRST => registers[4][13].ACLR
nRST => registers[4][14].ACLR
nRST => registers[4][15].ACLR
nRST => registers[4][16].ACLR
nRST => registers[4][17].ACLR
nRST => registers[4][18].ACLR
nRST => registers[4][19].ACLR
nRST => registers[4][20].ACLR
nRST => registers[4][21].ACLR
nRST => registers[4][22].ACLR
nRST => registers[4][23].ACLR
nRST => registers[4][24].ACLR
nRST => registers[4][25].ACLR
nRST => registers[4][26].ACLR
nRST => registers[4][27].ACLR
nRST => registers[4][28].ACLR
nRST => registers[4][29].ACLR
nRST => registers[4][30].ACLR
nRST => registers[4][31].ACLR
nRST => registers[5][0].ACLR
nRST => registers[5][1].ACLR
nRST => registers[5][2].ACLR
nRST => registers[5][3].ACLR
nRST => registers[5][4].ACLR
nRST => registers[5][5].ACLR
nRST => registers[5][6].ACLR
nRST => registers[5][7].ACLR
nRST => registers[5][8].ACLR
nRST => registers[5][9].ACLR
nRST => registers[5][10].ACLR
nRST => registers[5][11].ACLR
nRST => registers[5][12].ACLR
nRST => registers[5][13].ACLR
nRST => registers[5][14].ACLR
nRST => registers[5][15].ACLR
nRST => registers[5][16].ACLR
nRST => registers[5][17].ACLR
nRST => registers[5][18].ACLR
nRST => registers[5][19].ACLR
nRST => registers[5][20].ACLR
nRST => registers[5][21].ACLR
nRST => registers[5][22].ACLR
nRST => registers[5][23].ACLR
nRST => registers[5][24].ACLR
nRST => registers[5][25].ACLR
nRST => registers[5][26].ACLR
nRST => registers[5][27].ACLR
nRST => registers[5][28].ACLR
nRST => registers[5][29].ACLR
nRST => registers[5][30].ACLR
nRST => registers[5][31].ACLR
nRST => registers[6][0].ACLR
nRST => registers[6][1].ACLR
nRST => registers[6][2].ACLR
nRST => registers[6][3].ACLR
nRST => registers[6][4].ACLR
nRST => registers[6][5].ACLR
nRST => registers[6][6].ACLR
nRST => registers[6][7].ACLR
nRST => registers[6][8].ACLR
nRST => registers[6][9].ACLR
nRST => registers[6][10].ACLR
nRST => registers[6][11].ACLR
nRST => registers[6][12].ACLR
nRST => registers[6][13].ACLR
nRST => registers[6][14].ACLR
nRST => registers[6][15].ACLR
nRST => registers[6][16].ACLR
nRST => registers[6][17].ACLR
nRST => registers[6][18].ACLR
nRST => registers[6][19].ACLR
nRST => registers[6][20].ACLR
nRST => registers[6][21].ACLR
nRST => registers[6][22].ACLR
nRST => registers[6][23].ACLR
nRST => registers[6][24].ACLR
nRST => registers[6][25].ACLR
nRST => registers[6][26].ACLR
nRST => registers[6][27].ACLR
nRST => registers[6][28].ACLR
nRST => registers[6][29].ACLR
nRST => registers[6][30].ACLR
nRST => registers[6][31].ACLR
nRST => registers[7][0].ACLR
nRST => registers[7][1].ACLR
nRST => registers[7][2].ACLR
nRST => registers[7][3].ACLR
nRST => registers[7][4].ACLR
nRST => registers[7][5].ACLR
nRST => registers[7][6].ACLR
nRST => registers[7][7].ACLR
nRST => registers[7][8].ACLR
nRST => registers[7][9].ACLR
nRST => registers[7][10].ACLR
nRST => registers[7][11].ACLR
nRST => registers[7][12].ACLR
nRST => registers[7][13].ACLR
nRST => registers[7][14].ACLR
nRST => registers[7][15].ACLR
nRST => registers[7][16].ACLR
nRST => registers[7][17].ACLR
nRST => registers[7][18].ACLR
nRST => registers[7][19].ACLR
nRST => registers[7][20].ACLR
nRST => registers[7][21].ACLR
nRST => registers[7][22].ACLR
nRST => registers[7][23].ACLR
nRST => registers[7][24].ACLR
nRST => registers[7][25].ACLR
nRST => registers[7][26].ACLR
nRST => registers[7][27].ACLR
nRST => registers[7][28].ACLR
nRST => registers[7][29].ACLR
nRST => registers[7][30].ACLR
nRST => registers[7][31].ACLR
nRST => registers[8][0].ACLR
nRST => registers[8][1].ACLR
nRST => registers[8][2].ACLR
nRST => registers[8][3].ACLR
nRST => registers[8][4].ACLR
nRST => registers[8][5].ACLR
nRST => registers[8][6].ACLR
nRST => registers[8][7].ACLR
nRST => registers[8][8].ACLR
nRST => registers[8][9].ACLR
nRST => registers[8][10].ACLR
nRST => registers[8][11].ACLR
nRST => registers[8][12].ACLR
nRST => registers[8][13].ACLR
nRST => registers[8][14].ACLR
nRST => registers[8][15].ACLR
nRST => registers[8][16].ACLR
nRST => registers[8][17].ACLR
nRST => registers[8][18].ACLR
nRST => registers[8][19].ACLR
nRST => registers[8][20].ACLR
nRST => registers[8][21].ACLR
nRST => registers[8][22].ACLR
nRST => registers[8][23].ACLR
nRST => registers[8][24].ACLR
nRST => registers[8][25].ACLR
nRST => registers[8][26].ACLR
nRST => registers[8][27].ACLR
nRST => registers[8][28].ACLR
nRST => registers[8][29].ACLR
nRST => registers[8][30].ACLR
nRST => registers[8][31].ACLR
nRST => registers[9][0].ACLR
nRST => registers[9][1].ACLR
nRST => registers[9][2].ACLR
nRST => registers[9][3].ACLR
nRST => registers[9][4].ACLR
nRST => registers[9][5].ACLR
nRST => registers[9][6].ACLR
nRST => registers[9][7].ACLR
nRST => registers[9][8].ACLR
nRST => registers[9][9].ACLR
nRST => registers[9][10].ACLR
nRST => registers[9][11].ACLR
nRST => registers[9][12].ACLR
nRST => registers[9][13].ACLR
nRST => registers[9][14].ACLR
nRST => registers[9][15].ACLR
nRST => registers[9][16].ACLR
nRST => registers[9][17].ACLR
nRST => registers[9][18].ACLR
nRST => registers[9][19].ACLR
nRST => registers[9][20].ACLR
nRST => registers[9][21].ACLR
nRST => registers[9][22].ACLR
nRST => registers[9][23].ACLR
nRST => registers[9][24].ACLR
nRST => registers[9][25].ACLR
nRST => registers[9][26].ACLR
nRST => registers[9][27].ACLR
nRST => registers[9][28].ACLR
nRST => registers[9][29].ACLR
nRST => registers[9][30].ACLR
nRST => registers[9][31].ACLR
nRST => registers[10][0].ACLR
nRST => registers[10][1].ACLR
nRST => registers[10][2].ACLR
nRST => registers[10][3].ACLR
nRST => registers[10][4].ACLR
nRST => registers[10][5].ACLR
nRST => registers[10][6].ACLR
nRST => registers[10][7].ACLR
nRST => registers[10][8].ACLR
nRST => registers[10][9].ACLR
nRST => registers[10][10].ACLR
nRST => registers[10][11].ACLR
nRST => registers[10][12].ACLR
nRST => registers[10][13].ACLR
nRST => registers[10][14].ACLR
nRST => registers[10][15].ACLR
nRST => registers[10][16].ACLR
nRST => registers[10][17].ACLR
nRST => registers[10][18].ACLR
nRST => registers[10][19].ACLR
nRST => registers[10][20].ACLR
nRST => registers[10][21].ACLR
nRST => registers[10][22].ACLR
nRST => registers[10][23].ACLR
nRST => registers[10][24].ACLR
nRST => registers[10][25].ACLR
nRST => registers[10][26].ACLR
nRST => registers[10][27].ACLR
nRST => registers[10][28].ACLR
nRST => registers[10][29].ACLR
nRST => registers[10][30].ACLR
nRST => registers[10][31].ACLR
nRST => registers[11][0].ACLR
nRST => registers[11][1].ACLR
nRST => registers[11][2].ACLR
nRST => registers[11][3].ACLR
nRST => registers[11][4].ACLR
nRST => registers[11][5].ACLR
nRST => registers[11][6].ACLR
nRST => registers[11][7].ACLR
nRST => registers[11][8].ACLR
nRST => registers[11][9].ACLR
nRST => registers[11][10].ACLR
nRST => registers[11][11].ACLR
nRST => registers[11][12].ACLR
nRST => registers[11][13].ACLR
nRST => registers[11][14].ACLR
nRST => registers[11][15].ACLR
nRST => registers[11][16].ACLR
nRST => registers[11][17].ACLR
nRST => registers[11][18].ACLR
nRST => registers[11][19].ACLR
nRST => registers[11][20].ACLR
nRST => registers[11][21].ACLR
nRST => registers[11][22].ACLR
nRST => registers[11][23].ACLR
nRST => registers[11][24].ACLR
nRST => registers[11][25].ACLR
nRST => registers[11][26].ACLR
nRST => registers[11][27].ACLR
nRST => registers[11][28].ACLR
nRST => registers[11][29].ACLR
nRST => registers[11][30].ACLR
nRST => registers[11][31].ACLR
nRST => registers[12][0].ACLR
nRST => registers[12][1].ACLR
nRST => registers[12][2].ACLR
nRST => registers[12][3].ACLR
nRST => registers[12][4].ACLR
nRST => registers[12][5].ACLR
nRST => registers[12][6].ACLR
nRST => registers[12][7].ACLR
nRST => registers[12][8].ACLR
nRST => registers[12][9].ACLR
nRST => registers[12][10].ACLR
nRST => registers[12][11].ACLR
nRST => registers[12][12].ACLR
nRST => registers[12][13].ACLR
nRST => registers[12][14].ACLR
nRST => registers[12][15].ACLR
nRST => registers[12][16].ACLR
nRST => registers[12][17].ACLR
nRST => registers[12][18].ACLR
nRST => registers[12][19].ACLR
nRST => registers[12][20].ACLR
nRST => registers[12][21].ACLR
nRST => registers[12][22].ACLR
nRST => registers[12][23].ACLR
nRST => registers[12][24].ACLR
nRST => registers[12][25].ACLR
nRST => registers[12][26].ACLR
nRST => registers[12][27].ACLR
nRST => registers[12][28].ACLR
nRST => registers[12][29].ACLR
nRST => registers[12][30].ACLR
nRST => registers[12][31].ACLR
nRST => registers[13][0].ACLR
nRST => registers[13][1].ACLR
nRST => registers[13][2].ACLR
nRST => registers[13][3].ACLR
nRST => registers[13][4].ACLR
nRST => registers[13][5].ACLR
nRST => registers[13][6].ACLR
nRST => registers[13][7].ACLR
nRST => registers[13][8].ACLR
nRST => registers[13][9].ACLR
nRST => registers[13][10].ACLR
nRST => registers[13][11].ACLR
nRST => registers[13][12].ACLR
nRST => registers[13][13].ACLR
nRST => registers[13][14].ACLR
nRST => registers[13][15].ACLR
nRST => registers[13][16].ACLR
nRST => registers[13][17].ACLR
nRST => registers[13][18].ACLR
nRST => registers[13][19].ACLR
nRST => registers[13][20].ACLR
nRST => registers[13][21].ACLR
nRST => registers[13][22].ACLR
nRST => registers[13][23].ACLR
nRST => registers[13][24].ACLR
nRST => registers[13][25].ACLR
nRST => registers[13][26].ACLR
nRST => registers[13][27].ACLR
nRST => registers[13][28].ACLR
nRST => registers[13][29].ACLR
nRST => registers[13][30].ACLR
nRST => registers[13][31].ACLR
nRST => registers[14][0].ACLR
nRST => registers[14][1].ACLR
nRST => registers[14][2].ACLR
nRST => registers[14][3].ACLR
nRST => registers[14][4].ACLR
nRST => registers[14][5].ACLR
nRST => registers[14][6].ACLR
nRST => registers[14][7].ACLR
nRST => registers[14][8].ACLR
nRST => registers[14][9].ACLR
nRST => registers[14][10].ACLR
nRST => registers[14][11].ACLR
nRST => registers[14][12].ACLR
nRST => registers[14][13].ACLR
nRST => registers[14][14].ACLR
nRST => registers[14][15].ACLR
nRST => registers[14][16].ACLR
nRST => registers[14][17].ACLR
nRST => registers[14][18].ACLR
nRST => registers[14][19].ACLR
nRST => registers[14][20].ACLR
nRST => registers[14][21].ACLR
nRST => registers[14][22].ACLR
nRST => registers[14][23].ACLR
nRST => registers[14][24].ACLR
nRST => registers[14][25].ACLR
nRST => registers[14][26].ACLR
nRST => registers[14][27].ACLR
nRST => registers[14][28].ACLR
nRST => registers[14][29].ACLR
nRST => registers[14][30].ACLR
nRST => registers[14][31].ACLR
nRST => registers[15][0].ACLR
nRST => registers[15][1].ACLR
nRST => registers[15][2].ACLR
nRST => registers[15][3].ACLR
nRST => registers[15][4].ACLR
nRST => registers[15][5].ACLR
nRST => registers[15][6].ACLR
nRST => registers[15][7].ACLR
nRST => registers[15][8].ACLR
nRST => registers[15][9].ACLR
nRST => registers[15][10].ACLR
nRST => registers[15][11].ACLR
nRST => registers[15][12].ACLR
nRST => registers[15][13].ACLR
nRST => registers[15][14].ACLR
nRST => registers[15][15].ACLR
nRST => registers[15][16].ACLR
nRST => registers[15][17].ACLR
nRST => registers[15][18].ACLR
nRST => registers[15][19].ACLR
nRST => registers[15][20].ACLR
nRST => registers[15][21].ACLR
nRST => registers[15][22].ACLR
nRST => registers[15][23].ACLR
nRST => registers[15][24].ACLR
nRST => registers[15][25].ACLR
nRST => registers[15][26].ACLR
nRST => registers[15][27].ACLR
nRST => registers[15][28].ACLR
nRST => registers[15][29].ACLR
nRST => registers[15][30].ACLR
nRST => registers[15][31].ACLR
nRST => registers[16][0].ACLR
nRST => registers[16][1].ACLR
nRST => registers[16][2].ACLR
nRST => registers[16][3].ACLR
nRST => registers[16][4].ACLR
nRST => registers[16][5].ACLR
nRST => registers[16][6].ACLR
nRST => registers[16][7].ACLR
nRST => registers[16][8].ACLR
nRST => registers[16][9].ACLR
nRST => registers[16][10].ACLR
nRST => registers[16][11].ACLR
nRST => registers[16][12].ACLR
nRST => registers[16][13].ACLR
nRST => registers[16][14].ACLR
nRST => registers[16][15].ACLR
nRST => registers[16][16].ACLR
nRST => registers[16][17].ACLR
nRST => registers[16][18].ACLR
nRST => registers[16][19].ACLR
nRST => registers[16][20].ACLR
nRST => registers[16][21].ACLR
nRST => registers[16][22].ACLR
nRST => registers[16][23].ACLR
nRST => registers[16][24].ACLR
nRST => registers[16][25].ACLR
nRST => registers[16][26].ACLR
nRST => registers[16][27].ACLR
nRST => registers[16][28].ACLR
nRST => registers[16][29].ACLR
nRST => registers[16][30].ACLR
nRST => registers[16][31].ACLR
nRST => registers[17][0].ACLR
nRST => registers[17][1].ACLR
nRST => registers[17][2].ACLR
nRST => registers[17][3].ACLR
nRST => registers[17][4].ACLR
nRST => registers[17][5].ACLR
nRST => registers[17][6].ACLR
nRST => registers[17][7].ACLR
nRST => registers[17][8].ACLR
nRST => registers[17][9].ACLR
nRST => registers[17][10].ACLR
nRST => registers[17][11].ACLR
nRST => registers[17][12].ACLR
nRST => registers[17][13].ACLR
nRST => registers[17][14].ACLR
nRST => registers[17][15].ACLR
nRST => registers[17][16].ACLR
nRST => registers[17][17].ACLR
nRST => registers[17][18].ACLR
nRST => registers[17][19].ACLR
nRST => registers[17][20].ACLR
nRST => registers[17][21].ACLR
nRST => registers[17][22].ACLR
nRST => registers[17][23].ACLR
nRST => registers[17][24].ACLR
nRST => registers[17][25].ACLR
nRST => registers[17][26].ACLR
nRST => registers[17][27].ACLR
nRST => registers[17][28].ACLR
nRST => registers[17][29].ACLR
nRST => registers[17][30].ACLR
nRST => registers[17][31].ACLR
nRST => registers[18][0].ACLR
nRST => registers[18][1].ACLR
nRST => registers[18][2].ACLR
nRST => registers[18][3].ACLR
nRST => registers[18][4].ACLR
nRST => registers[18][5].ACLR
nRST => registers[18][6].ACLR
nRST => registers[18][7].ACLR
nRST => registers[18][8].ACLR
nRST => registers[18][9].ACLR
nRST => registers[18][10].ACLR
nRST => registers[18][11].ACLR
nRST => registers[18][12].ACLR
nRST => registers[18][13].ACLR
nRST => registers[18][14].ACLR
nRST => registers[18][15].ACLR
nRST => registers[18][16].ACLR
nRST => registers[18][17].ACLR
nRST => registers[18][18].ACLR
nRST => registers[18][19].ACLR
nRST => registers[18][20].ACLR
nRST => registers[18][21].ACLR
nRST => registers[18][22].ACLR
nRST => registers[18][23].ACLR
nRST => registers[18][24].ACLR
nRST => registers[18][25].ACLR
nRST => registers[18][26].ACLR
nRST => registers[18][27].ACLR
nRST => registers[18][28].ACLR
nRST => registers[18][29].ACLR
nRST => registers[18][30].ACLR
nRST => registers[18][31].ACLR
nRST => registers[19][0].ACLR
nRST => registers[19][1].ACLR
nRST => registers[19][2].ACLR
nRST => registers[19][3].ACLR
nRST => registers[19][4].ACLR
nRST => registers[19][5].ACLR
nRST => registers[19][6].ACLR
nRST => registers[19][7].ACLR
nRST => registers[19][8].ACLR
nRST => registers[19][9].ACLR
nRST => registers[19][10].ACLR
nRST => registers[19][11].ACLR
nRST => registers[19][12].ACLR
nRST => registers[19][13].ACLR
nRST => registers[19][14].ACLR
nRST => registers[19][15].ACLR
nRST => registers[19][16].ACLR
nRST => registers[19][17].ACLR
nRST => registers[19][18].ACLR
nRST => registers[19][19].ACLR
nRST => registers[19][20].ACLR
nRST => registers[19][21].ACLR
nRST => registers[19][22].ACLR
nRST => registers[19][23].ACLR
nRST => registers[19][24].ACLR
nRST => registers[19][25].ACLR
nRST => registers[19][26].ACLR
nRST => registers[19][27].ACLR
nRST => registers[19][28].ACLR
nRST => registers[19][29].ACLR
nRST => registers[19][30].ACLR
nRST => registers[19][31].ACLR
nRST => registers[20][0].ACLR
nRST => registers[20][1].ACLR
nRST => registers[20][2].ACLR
nRST => registers[20][3].ACLR
nRST => registers[20][4].ACLR
nRST => registers[20][5].ACLR
nRST => registers[20][6].ACLR
nRST => registers[20][7].ACLR
nRST => registers[20][8].ACLR
nRST => registers[20][9].ACLR
nRST => registers[20][10].ACLR
nRST => registers[20][11].ACLR
nRST => registers[20][12].ACLR
nRST => registers[20][13].ACLR
nRST => registers[20][14].ACLR
nRST => registers[20][15].ACLR
nRST => registers[20][16].ACLR
nRST => registers[20][17].ACLR
nRST => registers[20][18].ACLR
nRST => registers[20][19].ACLR
nRST => registers[20][20].ACLR
nRST => registers[20][21].ACLR
nRST => registers[20][22].ACLR
nRST => registers[20][23].ACLR
nRST => registers[20][24].ACLR
nRST => registers[20][25].ACLR
nRST => registers[20][26].ACLR
nRST => registers[20][27].ACLR
nRST => registers[20][28].ACLR
nRST => registers[20][29].ACLR
nRST => registers[20][30].ACLR
nRST => registers[20][31].ACLR
nRST => registers[21][0].ACLR
nRST => registers[21][1].ACLR
nRST => registers[21][2].ACLR
nRST => registers[21][3].ACLR
nRST => registers[21][4].ACLR
nRST => registers[21][5].ACLR
nRST => registers[21][6].ACLR
nRST => registers[21][7].ACLR
nRST => registers[21][8].ACLR
nRST => registers[21][9].ACLR
nRST => registers[21][10].ACLR
nRST => registers[21][11].ACLR
nRST => registers[21][12].ACLR
nRST => registers[21][13].ACLR
nRST => registers[21][14].ACLR
nRST => registers[21][15].ACLR
nRST => registers[21][16].ACLR
nRST => registers[21][17].ACLR
nRST => registers[21][18].ACLR
nRST => registers[21][19].ACLR
nRST => registers[21][20].ACLR
nRST => registers[21][21].ACLR
nRST => registers[21][22].ACLR
nRST => registers[21][23].ACLR
nRST => registers[21][24].ACLR
nRST => registers[21][25].ACLR
nRST => registers[21][26].ACLR
nRST => registers[21][27].ACLR
nRST => registers[21][28].ACLR
nRST => registers[21][29].ACLR
nRST => registers[21][30].ACLR
nRST => registers[21][31].ACLR
nRST => registers[22][0].ACLR
nRST => registers[22][1].ACLR
nRST => registers[22][2].ACLR
nRST => registers[22][3].ACLR
nRST => registers[22][4].ACLR
nRST => registers[22][5].ACLR
nRST => registers[22][6].ACLR
nRST => registers[22][7].ACLR
nRST => registers[22][8].ACLR
nRST => registers[22][9].ACLR
nRST => registers[22][10].ACLR
nRST => registers[22][11].ACLR
nRST => registers[22][12].ACLR
nRST => registers[22][13].ACLR
nRST => registers[22][14].ACLR
nRST => registers[22][15].ACLR
nRST => registers[22][16].ACLR
nRST => registers[22][17].ACLR
nRST => registers[22][18].ACLR
nRST => registers[22][19].ACLR
nRST => registers[22][20].ACLR
nRST => registers[22][21].ACLR
nRST => registers[22][22].ACLR
nRST => registers[22][23].ACLR
nRST => registers[22][24].ACLR
nRST => registers[22][25].ACLR
nRST => registers[22][26].ACLR
nRST => registers[22][27].ACLR
nRST => registers[22][28].ACLR
nRST => registers[22][29].ACLR
nRST => registers[22][30].ACLR
nRST => registers[22][31].ACLR
nRST => registers[23][0].ACLR
nRST => registers[23][1].ACLR
nRST => registers[23][2].ACLR
nRST => registers[23][3].ACLR
nRST => registers[23][4].ACLR
nRST => registers[23][5].ACLR
nRST => registers[23][6].ACLR
nRST => registers[23][7].ACLR
nRST => registers[23][8].ACLR
nRST => registers[23][9].ACLR
nRST => registers[23][10].ACLR
nRST => registers[23][11].ACLR
nRST => registers[23][12].ACLR
nRST => registers[23][13].ACLR
nRST => registers[23][14].ACLR
nRST => registers[23][15].ACLR
nRST => registers[23][16].ACLR
nRST => registers[23][17].ACLR
nRST => registers[23][18].ACLR
nRST => registers[23][19].ACLR
nRST => registers[23][20].ACLR
nRST => registers[23][21].ACLR
nRST => registers[23][22].ACLR
nRST => registers[23][23].ACLR
nRST => registers[23][24].ACLR
nRST => registers[23][25].ACLR
nRST => registers[23][26].ACLR
nRST => registers[23][27].ACLR
nRST => registers[23][28].ACLR
nRST => registers[23][29].ACLR
nRST => registers[23][30].ACLR
nRST => registers[23][31].ACLR
nRST => registers[24][0].ACLR
nRST => registers[24][1].ACLR
nRST => registers[24][2].ACLR
nRST => registers[24][3].ACLR
nRST => registers[24][4].ACLR
nRST => registers[24][5].ACLR
nRST => registers[24][6].ACLR
nRST => registers[24][7].ACLR
nRST => registers[24][8].ACLR
nRST => registers[24][9].ACLR
nRST => registers[24][10].ACLR
nRST => registers[24][11].ACLR
nRST => registers[24][12].ACLR
nRST => registers[24][13].ACLR
nRST => registers[24][14].ACLR
nRST => registers[24][15].ACLR
nRST => registers[24][16].ACLR
nRST => registers[24][17].ACLR
nRST => registers[24][18].ACLR
nRST => registers[24][19].ACLR
nRST => registers[24][20].ACLR
nRST => registers[24][21].ACLR
nRST => registers[24][22].ACLR
nRST => registers[24][23].ACLR
nRST => registers[24][24].ACLR
nRST => registers[24][25].ACLR
nRST => registers[24][26].ACLR
nRST => registers[24][27].ACLR
nRST => registers[24][28].ACLR
nRST => registers[24][29].ACLR
nRST => registers[24][30].ACLR
nRST => registers[24][31].ACLR
nRST => registers[25][0].ACLR
nRST => registers[25][1].ACLR
nRST => registers[25][2].ACLR
nRST => registers[25][3].ACLR
nRST => registers[25][4].ACLR
nRST => registers[25][5].ACLR
nRST => registers[25][6].ACLR
nRST => registers[25][7].ACLR
nRST => registers[25][8].ACLR
nRST => registers[25][9].ACLR
nRST => registers[25][10].ACLR
nRST => registers[25][11].ACLR
nRST => registers[25][12].ACLR
nRST => registers[25][13].ACLR
nRST => registers[25][14].ACLR
nRST => registers[25][15].ACLR
nRST => registers[25][16].ACLR
nRST => registers[25][17].ACLR
nRST => registers[25][18].ACLR
nRST => registers[25][19].ACLR
nRST => registers[25][20].ACLR
nRST => registers[25][21].ACLR
nRST => registers[25][22].ACLR
nRST => registers[25][23].ACLR
nRST => registers[25][24].ACLR
nRST => registers[25][25].ACLR
nRST => registers[25][26].ACLR
nRST => registers[25][27].ACLR
nRST => registers[25][28].ACLR
nRST => registers[25][29].ACLR
nRST => registers[25][30].ACLR
nRST => registers[25][31].ACLR
nRST => registers[26][0].ACLR
nRST => registers[26][1].ACLR
nRST => registers[26][2].ACLR
nRST => registers[26][3].ACLR
nRST => registers[26][4].ACLR
nRST => registers[26][5].ACLR
nRST => registers[26][6].ACLR
nRST => registers[26][7].ACLR
nRST => registers[26][8].ACLR
nRST => registers[26][9].ACLR
nRST => registers[26][10].ACLR
nRST => registers[26][11].ACLR
nRST => registers[26][12].ACLR
nRST => registers[26][13].ACLR
nRST => registers[26][14].ACLR
nRST => registers[26][15].ACLR
nRST => registers[26][16].ACLR
nRST => registers[26][17].ACLR
nRST => registers[26][18].ACLR
nRST => registers[26][19].ACLR
nRST => registers[26][20].ACLR
nRST => registers[26][21].ACLR
nRST => registers[26][22].ACLR
nRST => registers[26][23].ACLR
nRST => registers[26][24].ACLR
nRST => registers[26][25].ACLR
nRST => registers[26][26].ACLR
nRST => registers[26][27].ACLR
nRST => registers[26][28].ACLR
nRST => registers[26][29].ACLR
nRST => registers[26][30].ACLR
nRST => registers[26][31].ACLR
nRST => registers[27][0].ACLR
nRST => registers[27][1].ACLR
nRST => registers[27][2].ACLR
nRST => registers[27][3].ACLR
nRST => registers[27][4].ACLR
nRST => registers[27][5].ACLR
nRST => registers[27][6].ACLR
nRST => registers[27][7].ACLR
nRST => registers[27][8].ACLR
nRST => registers[27][9].ACLR
nRST => registers[27][10].ACLR
nRST => registers[27][11].ACLR
nRST => registers[27][12].ACLR
nRST => registers[27][13].ACLR
nRST => registers[27][14].ACLR
nRST => registers[27][15].ACLR
nRST => registers[27][16].ACLR
nRST => registers[27][17].ACLR
nRST => registers[27][18].ACLR
nRST => registers[27][19].ACLR
nRST => registers[27][20].ACLR
nRST => registers[27][21].ACLR
nRST => registers[27][22].ACLR
nRST => registers[27][23].ACLR
nRST => registers[27][24].ACLR
nRST => registers[27][25].ACLR
nRST => registers[27][26].ACLR
nRST => registers[27][27].ACLR
nRST => registers[27][28].ACLR
nRST => registers[27][29].ACLR
nRST => registers[27][30].ACLR
nRST => registers[27][31].ACLR
nRST => registers[28][0].ACLR
nRST => registers[28][1].ACLR
nRST => registers[28][2].ACLR
nRST => registers[28][3].ACLR
nRST => registers[28][4].ACLR
nRST => registers[28][5].ACLR
nRST => registers[28][6].ACLR
nRST => registers[28][7].ACLR
nRST => registers[28][8].ACLR
nRST => registers[28][9].ACLR
nRST => registers[28][10].ACLR
nRST => registers[28][11].ACLR
nRST => registers[28][12].ACLR
nRST => registers[28][13].ACLR
nRST => registers[28][14].ACLR
nRST => registers[28][15].ACLR
nRST => registers[28][16].ACLR
nRST => registers[28][17].ACLR
nRST => registers[28][18].ACLR
nRST => registers[28][19].ACLR
nRST => registers[28][20].ACLR
nRST => registers[28][21].ACLR
nRST => registers[28][22].ACLR
nRST => registers[28][23].ACLR
nRST => registers[28][24].ACLR
nRST => registers[28][25].ACLR
nRST => registers[28][26].ACLR
nRST => registers[28][27].ACLR
nRST => registers[28][28].ACLR
nRST => registers[28][29].ACLR
nRST => registers[28][30].ACLR
nRST => registers[28][31].ACLR
nRST => registers[29][0].ACLR
nRST => registers[29][1].ACLR
nRST => registers[29][2].ACLR
nRST => registers[29][3].ACLR
nRST => registers[29][4].ACLR
nRST => registers[29][5].ACLR
nRST => registers[29][6].ACLR
nRST => registers[29][7].ACLR
nRST => registers[29][8].ACLR
nRST => registers[29][9].ACLR
nRST => registers[29][10].ACLR
nRST => registers[29][11].ACLR
nRST => registers[29][12].ACLR
nRST => registers[29][13].ACLR
nRST => registers[29][14].ACLR
nRST => registers[29][15].ACLR
nRST => registers[29][16].ACLR
nRST => registers[29][17].ACLR
nRST => registers[29][18].ACLR
nRST => registers[29][19].ACLR
nRST => registers[29][20].ACLR
nRST => registers[29][21].ACLR
nRST => registers[29][22].ACLR
nRST => registers[29][23].ACLR
nRST => registers[29][24].ACLR
nRST => registers[29][25].ACLR
nRST => registers[29][26].ACLR
nRST => registers[29][27].ACLR
nRST => registers[29][28].ACLR
nRST => registers[29][29].ACLR
nRST => registers[29][30].ACLR
nRST => registers[29][31].ACLR
nRST => registers[30][0].ACLR
nRST => registers[30][1].ACLR
nRST => registers[30][2].ACLR
nRST => registers[30][3].ACLR
nRST => registers[30][4].ACLR
nRST => registers[30][5].ACLR
nRST => registers[30][6].ACLR
nRST => registers[30][7].ACLR
nRST => registers[30][8].ACLR
nRST => registers[30][9].ACLR
nRST => registers[30][10].ACLR
nRST => registers[30][11].ACLR
nRST => registers[30][12].ACLR
nRST => registers[30][13].ACLR
nRST => registers[30][14].ACLR
nRST => registers[30][15].ACLR
nRST => registers[30][16].ACLR
nRST => registers[30][17].ACLR
nRST => registers[30][18].ACLR
nRST => registers[30][19].ACLR
nRST => registers[30][20].ACLR
nRST => registers[30][21].ACLR
nRST => registers[30][22].ACLR
nRST => registers[30][23].ACLR
nRST => registers[30][24].ACLR
nRST => registers[30][25].ACLR
nRST => registers[30][26].ACLR
nRST => registers[30][27].ACLR
nRST => registers[30][28].ACLR
nRST => registers[30][29].ACLR
nRST => registers[30][30].ACLR
nRST => registers[30][31].ACLR
nRST => registers[31][0].ACLR
nRST => registers[31][1].ACLR
nRST => registers[31][2].ACLR
nRST => registers[31][3].ACLR
nRST => registers[31][4].ACLR
nRST => registers[31][5].ACLR
nRST => registers[31][6].ACLR
nRST => registers[31][7].ACLR
nRST => registers[31][8].ACLR
nRST => registers[31][9].ACLR
nRST => registers[31][10].ACLR
nRST => registers[31][11].ACLR
nRST => registers[31][12].ACLR
nRST => registers[31][13].ACLR
nRST => registers[31][14].ACLR
nRST => registers[31][15].ACLR
nRST => registers[31][16].ACLR
nRST => registers[31][17].ACLR
nRST => registers[31][18].ACLR
nRST => registers[31][19].ACLR
nRST => registers[31][20].ACLR
nRST => registers[31][21].ACLR
nRST => registers[31][22].ACLR
nRST => registers[31][23].ACLR
nRST => registers[31][24].ACLR
nRST => registers[31][25].ACLR
nRST => registers[31][26].ACLR
nRST => registers[31][27].ACLR
nRST => registers[31][28].ACLR
nRST => registers[31][29].ACLR
nRST => registers[31][30].ACLR
nRST => registers[31][31].ACLR
rfif.rdat2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rfif.rdat1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[0] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[1] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[2] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[3] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[4] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[5] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[6] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[7] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[8] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[9] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[10] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[11] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[12] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[13] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[14] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[15] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[16] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[17] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[18] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[19] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[20] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[21] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[22] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[23] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[24] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[25] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[26] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[27] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[28] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[29] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[30] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.wdat[31] => registers.DATAB
rfif.rsel2[0] => Mux32.IN4
rfif.rsel2[0] => Mux33.IN4
rfif.rsel2[0] => Mux34.IN4
rfif.rsel2[0] => Mux35.IN4
rfif.rsel2[0] => Mux36.IN4
rfif.rsel2[0] => Mux37.IN4
rfif.rsel2[0] => Mux38.IN4
rfif.rsel2[0] => Mux39.IN4
rfif.rsel2[0] => Mux40.IN4
rfif.rsel2[0] => Mux41.IN4
rfif.rsel2[0] => Mux42.IN4
rfif.rsel2[0] => Mux43.IN4
rfif.rsel2[0] => Mux44.IN4
rfif.rsel2[0] => Mux45.IN4
rfif.rsel2[0] => Mux46.IN4
rfif.rsel2[0] => Mux47.IN4
rfif.rsel2[0] => Mux48.IN4
rfif.rsel2[0] => Mux49.IN4
rfif.rsel2[0] => Mux50.IN4
rfif.rsel2[0] => Mux51.IN4
rfif.rsel2[0] => Mux52.IN4
rfif.rsel2[0] => Mux53.IN4
rfif.rsel2[0] => Mux54.IN4
rfif.rsel2[0] => Mux55.IN4
rfif.rsel2[0] => Mux56.IN4
rfif.rsel2[0] => Mux57.IN4
rfif.rsel2[0] => Mux58.IN4
rfif.rsel2[0] => Mux59.IN4
rfif.rsel2[0] => Mux60.IN4
rfif.rsel2[0] => Mux61.IN4
rfif.rsel2[0] => Mux62.IN4
rfif.rsel2[0] => Mux63.IN4
rfif.rsel2[1] => Mux32.IN3
rfif.rsel2[1] => Mux33.IN3
rfif.rsel2[1] => Mux34.IN3
rfif.rsel2[1] => Mux35.IN3
rfif.rsel2[1] => Mux36.IN3
rfif.rsel2[1] => Mux37.IN3
rfif.rsel2[1] => Mux38.IN3
rfif.rsel2[1] => Mux39.IN3
rfif.rsel2[1] => Mux40.IN3
rfif.rsel2[1] => Mux41.IN3
rfif.rsel2[1] => Mux42.IN3
rfif.rsel2[1] => Mux43.IN3
rfif.rsel2[1] => Mux44.IN3
rfif.rsel2[1] => Mux45.IN3
rfif.rsel2[1] => Mux46.IN3
rfif.rsel2[1] => Mux47.IN3
rfif.rsel2[1] => Mux48.IN3
rfif.rsel2[1] => Mux49.IN3
rfif.rsel2[1] => Mux50.IN3
rfif.rsel2[1] => Mux51.IN3
rfif.rsel2[1] => Mux52.IN3
rfif.rsel2[1] => Mux53.IN3
rfif.rsel2[1] => Mux54.IN3
rfif.rsel2[1] => Mux55.IN3
rfif.rsel2[1] => Mux56.IN3
rfif.rsel2[1] => Mux57.IN3
rfif.rsel2[1] => Mux58.IN3
rfif.rsel2[1] => Mux59.IN3
rfif.rsel2[1] => Mux60.IN3
rfif.rsel2[1] => Mux61.IN3
rfif.rsel2[1] => Mux62.IN3
rfif.rsel2[1] => Mux63.IN3
rfif.rsel2[2] => Mux32.IN2
rfif.rsel2[2] => Mux33.IN2
rfif.rsel2[2] => Mux34.IN2
rfif.rsel2[2] => Mux35.IN2
rfif.rsel2[2] => Mux36.IN2
rfif.rsel2[2] => Mux37.IN2
rfif.rsel2[2] => Mux38.IN2
rfif.rsel2[2] => Mux39.IN2
rfif.rsel2[2] => Mux40.IN2
rfif.rsel2[2] => Mux41.IN2
rfif.rsel2[2] => Mux42.IN2
rfif.rsel2[2] => Mux43.IN2
rfif.rsel2[2] => Mux44.IN2
rfif.rsel2[2] => Mux45.IN2
rfif.rsel2[2] => Mux46.IN2
rfif.rsel2[2] => Mux47.IN2
rfif.rsel2[2] => Mux48.IN2
rfif.rsel2[2] => Mux49.IN2
rfif.rsel2[2] => Mux50.IN2
rfif.rsel2[2] => Mux51.IN2
rfif.rsel2[2] => Mux52.IN2
rfif.rsel2[2] => Mux53.IN2
rfif.rsel2[2] => Mux54.IN2
rfif.rsel2[2] => Mux55.IN2
rfif.rsel2[2] => Mux56.IN2
rfif.rsel2[2] => Mux57.IN2
rfif.rsel2[2] => Mux58.IN2
rfif.rsel2[2] => Mux59.IN2
rfif.rsel2[2] => Mux60.IN2
rfif.rsel2[2] => Mux61.IN2
rfif.rsel2[2] => Mux62.IN2
rfif.rsel2[2] => Mux63.IN2
rfif.rsel2[3] => Mux32.IN1
rfif.rsel2[3] => Mux33.IN1
rfif.rsel2[3] => Mux34.IN1
rfif.rsel2[3] => Mux35.IN1
rfif.rsel2[3] => Mux36.IN1
rfif.rsel2[3] => Mux37.IN1
rfif.rsel2[3] => Mux38.IN1
rfif.rsel2[3] => Mux39.IN1
rfif.rsel2[3] => Mux40.IN1
rfif.rsel2[3] => Mux41.IN1
rfif.rsel2[3] => Mux42.IN1
rfif.rsel2[3] => Mux43.IN1
rfif.rsel2[3] => Mux44.IN1
rfif.rsel2[3] => Mux45.IN1
rfif.rsel2[3] => Mux46.IN1
rfif.rsel2[3] => Mux47.IN1
rfif.rsel2[3] => Mux48.IN1
rfif.rsel2[3] => Mux49.IN1
rfif.rsel2[3] => Mux50.IN1
rfif.rsel2[3] => Mux51.IN1
rfif.rsel2[3] => Mux52.IN1
rfif.rsel2[3] => Mux53.IN1
rfif.rsel2[3] => Mux54.IN1
rfif.rsel2[3] => Mux55.IN1
rfif.rsel2[3] => Mux56.IN1
rfif.rsel2[3] => Mux57.IN1
rfif.rsel2[3] => Mux58.IN1
rfif.rsel2[3] => Mux59.IN1
rfif.rsel2[3] => Mux60.IN1
rfif.rsel2[3] => Mux61.IN1
rfif.rsel2[3] => Mux62.IN1
rfif.rsel2[3] => Mux63.IN1
rfif.rsel2[4] => Mux32.IN0
rfif.rsel2[4] => Mux33.IN0
rfif.rsel2[4] => Mux34.IN0
rfif.rsel2[4] => Mux35.IN0
rfif.rsel2[4] => Mux36.IN0
rfif.rsel2[4] => Mux37.IN0
rfif.rsel2[4] => Mux38.IN0
rfif.rsel2[4] => Mux39.IN0
rfif.rsel2[4] => Mux40.IN0
rfif.rsel2[4] => Mux41.IN0
rfif.rsel2[4] => Mux42.IN0
rfif.rsel2[4] => Mux43.IN0
rfif.rsel2[4] => Mux44.IN0
rfif.rsel2[4] => Mux45.IN0
rfif.rsel2[4] => Mux46.IN0
rfif.rsel2[4] => Mux47.IN0
rfif.rsel2[4] => Mux48.IN0
rfif.rsel2[4] => Mux49.IN0
rfif.rsel2[4] => Mux50.IN0
rfif.rsel2[4] => Mux51.IN0
rfif.rsel2[4] => Mux52.IN0
rfif.rsel2[4] => Mux53.IN0
rfif.rsel2[4] => Mux54.IN0
rfif.rsel2[4] => Mux55.IN0
rfif.rsel2[4] => Mux56.IN0
rfif.rsel2[4] => Mux57.IN0
rfif.rsel2[4] => Mux58.IN0
rfif.rsel2[4] => Mux59.IN0
rfif.rsel2[4] => Mux60.IN0
rfif.rsel2[4] => Mux61.IN0
rfif.rsel2[4] => Mux62.IN0
rfif.rsel2[4] => Mux63.IN0
rfif.rsel1[0] => Mux0.IN4
rfif.rsel1[0] => Mux1.IN4
rfif.rsel1[0] => Mux2.IN4
rfif.rsel1[0] => Mux3.IN4
rfif.rsel1[0] => Mux4.IN4
rfif.rsel1[0] => Mux5.IN4
rfif.rsel1[0] => Mux6.IN4
rfif.rsel1[0] => Mux7.IN4
rfif.rsel1[0] => Mux8.IN4
rfif.rsel1[0] => Mux9.IN4
rfif.rsel1[0] => Mux10.IN4
rfif.rsel1[0] => Mux11.IN4
rfif.rsel1[0] => Mux12.IN4
rfif.rsel1[0] => Mux13.IN4
rfif.rsel1[0] => Mux14.IN4
rfif.rsel1[0] => Mux15.IN4
rfif.rsel1[0] => Mux16.IN4
rfif.rsel1[0] => Mux17.IN4
rfif.rsel1[0] => Mux18.IN4
rfif.rsel1[0] => Mux19.IN4
rfif.rsel1[0] => Mux20.IN4
rfif.rsel1[0] => Mux21.IN4
rfif.rsel1[0] => Mux22.IN4
rfif.rsel1[0] => Mux23.IN4
rfif.rsel1[0] => Mux24.IN4
rfif.rsel1[0] => Mux25.IN4
rfif.rsel1[0] => Mux26.IN4
rfif.rsel1[0] => Mux27.IN4
rfif.rsel1[0] => Mux28.IN4
rfif.rsel1[0] => Mux29.IN4
rfif.rsel1[0] => Mux30.IN4
rfif.rsel1[0] => Mux31.IN4
rfif.rsel1[1] => Mux0.IN3
rfif.rsel1[1] => Mux1.IN3
rfif.rsel1[1] => Mux2.IN3
rfif.rsel1[1] => Mux3.IN3
rfif.rsel1[1] => Mux4.IN3
rfif.rsel1[1] => Mux5.IN3
rfif.rsel1[1] => Mux6.IN3
rfif.rsel1[1] => Mux7.IN3
rfif.rsel1[1] => Mux8.IN3
rfif.rsel1[1] => Mux9.IN3
rfif.rsel1[1] => Mux10.IN3
rfif.rsel1[1] => Mux11.IN3
rfif.rsel1[1] => Mux12.IN3
rfif.rsel1[1] => Mux13.IN3
rfif.rsel1[1] => Mux14.IN3
rfif.rsel1[1] => Mux15.IN3
rfif.rsel1[1] => Mux16.IN3
rfif.rsel1[1] => Mux17.IN3
rfif.rsel1[1] => Mux18.IN3
rfif.rsel1[1] => Mux19.IN3
rfif.rsel1[1] => Mux20.IN3
rfif.rsel1[1] => Mux21.IN3
rfif.rsel1[1] => Mux22.IN3
rfif.rsel1[1] => Mux23.IN3
rfif.rsel1[1] => Mux24.IN3
rfif.rsel1[1] => Mux25.IN3
rfif.rsel1[1] => Mux26.IN3
rfif.rsel1[1] => Mux27.IN3
rfif.rsel1[1] => Mux28.IN3
rfif.rsel1[1] => Mux29.IN3
rfif.rsel1[1] => Mux30.IN3
rfif.rsel1[1] => Mux31.IN3
rfif.rsel1[2] => Mux0.IN2
rfif.rsel1[2] => Mux1.IN2
rfif.rsel1[2] => Mux2.IN2
rfif.rsel1[2] => Mux3.IN2
rfif.rsel1[2] => Mux4.IN2
rfif.rsel1[2] => Mux5.IN2
rfif.rsel1[2] => Mux6.IN2
rfif.rsel1[2] => Mux7.IN2
rfif.rsel1[2] => Mux8.IN2
rfif.rsel1[2] => Mux9.IN2
rfif.rsel1[2] => Mux10.IN2
rfif.rsel1[2] => Mux11.IN2
rfif.rsel1[2] => Mux12.IN2
rfif.rsel1[2] => Mux13.IN2
rfif.rsel1[2] => Mux14.IN2
rfif.rsel1[2] => Mux15.IN2
rfif.rsel1[2] => Mux16.IN2
rfif.rsel1[2] => Mux17.IN2
rfif.rsel1[2] => Mux18.IN2
rfif.rsel1[2] => Mux19.IN2
rfif.rsel1[2] => Mux20.IN2
rfif.rsel1[2] => Mux21.IN2
rfif.rsel1[2] => Mux22.IN2
rfif.rsel1[2] => Mux23.IN2
rfif.rsel1[2] => Mux24.IN2
rfif.rsel1[2] => Mux25.IN2
rfif.rsel1[2] => Mux26.IN2
rfif.rsel1[2] => Mux27.IN2
rfif.rsel1[2] => Mux28.IN2
rfif.rsel1[2] => Mux29.IN2
rfif.rsel1[2] => Mux30.IN2
rfif.rsel1[2] => Mux31.IN2
rfif.rsel1[3] => Mux0.IN1
rfif.rsel1[3] => Mux1.IN1
rfif.rsel1[3] => Mux2.IN1
rfif.rsel1[3] => Mux3.IN1
rfif.rsel1[3] => Mux4.IN1
rfif.rsel1[3] => Mux5.IN1
rfif.rsel1[3] => Mux6.IN1
rfif.rsel1[3] => Mux7.IN1
rfif.rsel1[3] => Mux8.IN1
rfif.rsel1[3] => Mux9.IN1
rfif.rsel1[3] => Mux10.IN1
rfif.rsel1[3] => Mux11.IN1
rfif.rsel1[3] => Mux12.IN1
rfif.rsel1[3] => Mux13.IN1
rfif.rsel1[3] => Mux14.IN1
rfif.rsel1[3] => Mux15.IN1
rfif.rsel1[3] => Mux16.IN1
rfif.rsel1[3] => Mux17.IN1
rfif.rsel1[3] => Mux18.IN1
rfif.rsel1[3] => Mux19.IN1
rfif.rsel1[3] => Mux20.IN1
rfif.rsel1[3] => Mux21.IN1
rfif.rsel1[3] => Mux22.IN1
rfif.rsel1[3] => Mux23.IN1
rfif.rsel1[3] => Mux24.IN1
rfif.rsel1[3] => Mux25.IN1
rfif.rsel1[3] => Mux26.IN1
rfif.rsel1[3] => Mux27.IN1
rfif.rsel1[3] => Mux28.IN1
rfif.rsel1[3] => Mux29.IN1
rfif.rsel1[3] => Mux30.IN1
rfif.rsel1[3] => Mux31.IN1
rfif.rsel1[4] => Mux0.IN0
rfif.rsel1[4] => Mux1.IN0
rfif.rsel1[4] => Mux2.IN0
rfif.rsel1[4] => Mux3.IN0
rfif.rsel1[4] => Mux4.IN0
rfif.rsel1[4] => Mux5.IN0
rfif.rsel1[4] => Mux6.IN0
rfif.rsel1[4] => Mux7.IN0
rfif.rsel1[4] => Mux8.IN0
rfif.rsel1[4] => Mux9.IN0
rfif.rsel1[4] => Mux10.IN0
rfif.rsel1[4] => Mux11.IN0
rfif.rsel1[4] => Mux12.IN0
rfif.rsel1[4] => Mux13.IN0
rfif.rsel1[4] => Mux14.IN0
rfif.rsel1[4] => Mux15.IN0
rfif.rsel1[4] => Mux16.IN0
rfif.rsel1[4] => Mux17.IN0
rfif.rsel1[4] => Mux18.IN0
rfif.rsel1[4] => Mux19.IN0
rfif.rsel1[4] => Mux20.IN0
rfif.rsel1[4] => Mux21.IN0
rfif.rsel1[4] => Mux22.IN0
rfif.rsel1[4] => Mux23.IN0
rfif.rsel1[4] => Mux24.IN0
rfif.rsel1[4] => Mux25.IN0
rfif.rsel1[4] => Mux26.IN0
rfif.rsel1[4] => Mux27.IN0
rfif.rsel1[4] => Mux28.IN0
rfif.rsel1[4] => Mux29.IN0
rfif.rsel1[4] => Mux30.IN0
rfif.rsel1[4] => Mux31.IN0
rfif.wsel[0] => Decoder0.IN4
rfif.wsel[0] => Equal0.IN31
rfif.wsel[1] => Decoder0.IN3
rfif.wsel[1] => Equal0.IN30
rfif.wsel[2] => Decoder0.IN2
rfif.wsel[2] => Equal0.IN29
rfif.wsel[3] => Decoder0.IN1
rfif.wsel[3] => Equal0.IN28
rfif.wsel[4] => Decoder0.IN0
rfif.wsel[4] => Equal0.IN27
rfif.WEN => always0.IN1


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU
cuif.imemREN <= <VCC>
cuif.ExtOp <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
cuif.BNE <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
cuif.PCsrc <= ALUsrc.DB_MAX_OUTPUT_PORT_TYPE
cuif.JumpSel[0] <= JumpSel.DB_MAX_OUTPUT_PORT_TYPE
cuif.JumpSel[1] <= JumpSel.DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[0] <= cuif.imemload[6].DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[1] <= cuif.imemload[7].DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[2] <= cuif.imemload[8].DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[3] <= cuif.imemload[9].DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[4] <= cuif.imemload[10].DB_MAX_OUTPUT_PORT_TYPE
cuif.shamt[5] <= <GND>
cuif.shamt[6] <= <GND>
cuif.shamt[7] <= <GND>
cuif.shamt[8] <= <GND>
cuif.shamt[9] <= <GND>
cuif.shamt[10] <= <GND>
cuif.shamt[11] <= <GND>
cuif.shamt[12] <= <GND>
cuif.shamt[13] <= <GND>
cuif.shamt[14] <= <GND>
cuif.shamt[15] <= <GND>
cuif.shamt[16] <= <GND>
cuif.shamt[17] <= <GND>
cuif.shamt[18] <= <GND>
cuif.shamt[19] <= <GND>
cuif.shamt[20] <= <GND>
cuif.shamt[21] <= <GND>
cuif.shamt[22] <= <GND>
cuif.shamt[23] <= <GND>
cuif.shamt[24] <= <GND>
cuif.shamt[25] <= <GND>
cuif.shamt[26] <= <GND>
cuif.shamt[27] <= <GND>
cuif.shamt[28] <= <GND>
cuif.shamt[29] <= <GND>
cuif.shamt[30] <= <GND>
cuif.shamt[31] <= <GND>
cuif.LUI <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
cuif.JAL <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
cuif.RegWr <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
cuif.RegDst[0] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
cuif.RegDst[1] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
cuif.Rd[0] <= cuif.imemload[11].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rd[1] <= cuif.imemload[12].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rd[2] <= cuif.imemload[13].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rd[3] <= cuif.imemload[14].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rd[4] <= cuif.imemload[15].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rt[0] <= cuif.imemload[16].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rt[1] <= cuif.imemload[17].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rt[2] <= cuif.imemload[18].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rt[3] <= cuif.imemload[19].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rt[4] <= cuif.imemload[20].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rs[0] <= cuif.imemload[21].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rs[1] <= cuif.imemload[22].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rs[2] <= cuif.imemload[23].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rs[3] <= cuif.imemload[24].DB_MAX_OUTPUT_PORT_TYPE
cuif.Rs[4] <= cuif.imemload[25].DB_MAX_OUTPUT_PORT_TYPE
cuif.dREN <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
cuif.dWEN <= dWEN.DB_MAX_OUTPUT_PORT_TYPE
cuif.halt <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[0] <= cuif.imemload[0].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[1] <= cuif.imemload[1].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[2] <= cuif.imemload[2].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[3] <= cuif.imemload[3].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[4] <= cuif.imemload[4].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[5] <= cuif.imemload[5].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[6] <= cuif.imemload[6].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[7] <= cuif.imemload[7].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[8] <= cuif.imemload[8].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[9] <= cuif.imemload[9].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[10] <= cuif.imemload[10].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[11] <= cuif.imemload[11].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[12] <= cuif.imemload[12].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[13] <= cuif.imemload[13].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[14] <= cuif.imemload[14].DB_MAX_OUTPUT_PORT_TYPE
cuif.imm16[15] <= cuif.imemload[15].DB_MAX_OUTPUT_PORT_TYPE
cuif.MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
cuif.ALUsrc[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
cuif.ALUsrc[1] <= ALUsrc.DB_MAX_OUTPUT_PORT_TYPE
cuif.alu_op[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
cuif.alu_op[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
cuif.alu_op[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
cuif.alu_op[3] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
cuif.imemload[0] => Equal0.IN11
cuif.imemload[0] => Equal1.IN11
cuif.imemload[0] => Equal2.IN11
cuif.imemload[0] => Equal3.IN11
cuif.imemload[0] => Equal4.IN11
cuif.imemload[0] => Equal5.IN11
cuif.imemload[0] => Equal6.IN11
cuif.imemload[0] => Equal7.IN11
cuif.imemload[0] => Equal8.IN11
cuif.imemload[0] => Equal9.IN11
cuif.imemload[0] => Equal10.IN11
cuif.imemload[0] => cuif.imm16[0].DATAIN
cuif.imemload[1] => Equal0.IN10
cuif.imemload[1] => Equal1.IN10
cuif.imemload[1] => Equal2.IN10
cuif.imemload[1] => Equal3.IN10
cuif.imemload[1] => Equal4.IN10
cuif.imemload[1] => Equal5.IN10
cuif.imemload[1] => Equal6.IN10
cuif.imemload[1] => Equal7.IN10
cuif.imemload[1] => Equal8.IN10
cuif.imemload[1] => Equal9.IN10
cuif.imemload[1] => Equal10.IN10
cuif.imemload[1] => cuif.imm16[1].DATAIN
cuif.imemload[2] => Equal0.IN9
cuif.imemload[2] => Equal1.IN9
cuif.imemload[2] => Equal2.IN9
cuif.imemload[2] => Equal3.IN9
cuif.imemload[2] => Equal4.IN9
cuif.imemload[2] => Equal5.IN9
cuif.imemload[2] => Equal6.IN9
cuif.imemload[2] => Equal7.IN9
cuif.imemload[2] => Equal8.IN9
cuif.imemload[2] => Equal9.IN9
cuif.imemload[2] => Equal10.IN9
cuif.imemload[2] => cuif.imm16[2].DATAIN
cuif.imemload[3] => Equal0.IN8
cuif.imemload[3] => Equal1.IN8
cuif.imemload[3] => Equal2.IN8
cuif.imemload[3] => Equal3.IN8
cuif.imemload[3] => Equal4.IN8
cuif.imemload[3] => Equal5.IN8
cuif.imemload[3] => Equal6.IN8
cuif.imemload[3] => Equal7.IN8
cuif.imemload[3] => Equal8.IN8
cuif.imemload[3] => Equal9.IN8
cuif.imemload[3] => Equal10.IN8
cuif.imemload[3] => cuif.imm16[3].DATAIN
cuif.imemload[4] => Equal0.IN7
cuif.imemload[4] => Equal1.IN7
cuif.imemload[4] => Equal2.IN7
cuif.imemload[4] => Equal3.IN7
cuif.imemload[4] => Equal4.IN7
cuif.imemload[4] => Equal5.IN7
cuif.imemload[4] => Equal6.IN7
cuif.imemload[4] => Equal7.IN7
cuif.imemload[4] => Equal8.IN7
cuif.imemload[4] => Equal9.IN7
cuif.imemload[4] => Equal10.IN7
cuif.imemload[4] => cuif.imm16[4].DATAIN
cuif.imemload[5] => Equal0.IN6
cuif.imemload[5] => Equal1.IN6
cuif.imemload[5] => Equal2.IN6
cuif.imemload[5] => Equal3.IN6
cuif.imemload[5] => Equal4.IN6
cuif.imemload[5] => Equal5.IN6
cuif.imemload[5] => Equal6.IN6
cuif.imemload[5] => Equal7.IN6
cuif.imemload[5] => Equal8.IN6
cuif.imemload[5] => Equal9.IN6
cuif.imemload[5] => Equal10.IN6
cuif.imemload[5] => cuif.imm16[5].DATAIN
cuif.imemload[6] => cuif.shamt[0].DATAIN
cuif.imemload[6] => cuif.imm16[6].DATAIN
cuif.imemload[7] => cuif.shamt[1].DATAIN
cuif.imemload[7] => cuif.imm16[7].DATAIN
cuif.imemload[8] => cuif.shamt[2].DATAIN
cuif.imemload[8] => cuif.imm16[8].DATAIN
cuif.imemload[9] => cuif.shamt[3].DATAIN
cuif.imemload[9] => cuif.imm16[9].DATAIN
cuif.imemload[10] => cuif.shamt[4].DATAIN
cuif.imemload[10] => cuif.imm16[10].DATAIN
cuif.imemload[11] => cuif.imm16[11].DATAIN
cuif.imemload[11] => cuif.Rd[0].DATAIN
cuif.imemload[12] => cuif.imm16[12].DATAIN
cuif.imemload[12] => cuif.Rd[1].DATAIN
cuif.imemload[13] => cuif.imm16[13].DATAIN
cuif.imemload[13] => cuif.Rd[2].DATAIN
cuif.imemload[14] => cuif.imm16[14].DATAIN
cuif.imemload[14] => cuif.Rd[3].DATAIN
cuif.imemload[15] => cuif.imm16[15].DATAIN
cuif.imemload[15] => cuif.Rd[4].DATAIN
cuif.imemload[16] => cuif.Rt[0].DATAIN
cuif.imemload[17] => cuif.Rt[1].DATAIN
cuif.imemload[18] => cuif.Rt[2].DATAIN
cuif.imemload[19] => cuif.Rt[3].DATAIN
cuif.imemload[20] => cuif.Rt[4].DATAIN
cuif.imemload[21] => cuif.Rs[0].DATAIN
cuif.imemload[22] => cuif.Rs[1].DATAIN
cuif.imemload[23] => cuif.Rs[2].DATAIN
cuif.imemload[24] => cuif.Rs[3].DATAIN
cuif.imemload[25] => cuif.Rs[4].DATAIN
cuif.imemload[26] => Equal11.IN11
cuif.imemload[26] => Equal12.IN11
cuif.imemload[26] => Equal13.IN11
cuif.imemload[26] => Equal14.IN11
cuif.imemload[26] => Equal15.IN11
cuif.imemload[26] => Equal16.IN11
cuif.imemload[26] => Equal17.IN11
cuif.imemload[26] => Equal18.IN11
cuif.imemload[26] => Equal19.IN11
cuif.imemload[26] => Equal20.IN11
cuif.imemload[26] => Equal21.IN11
cuif.imemload[26] => Equal22.IN11
cuif.imemload[26] => Equal23.IN11
cuif.imemload[26] => Equal24.IN11
cuif.imemload[26] => Equal25.IN11
cuif.imemload[26] => Equal26.IN11
cuif.imemload[26] => Equal27.IN11
cuif.imemload[26] => Equal28.IN11
cuif.imemload[27] => Equal11.IN10
cuif.imemload[27] => Equal12.IN10
cuif.imemload[27] => Equal13.IN10
cuif.imemload[27] => Equal14.IN10
cuif.imemload[27] => Equal15.IN10
cuif.imemload[27] => Equal16.IN10
cuif.imemload[27] => Equal17.IN10
cuif.imemload[27] => Equal18.IN10
cuif.imemload[27] => Equal19.IN10
cuif.imemload[27] => Equal20.IN10
cuif.imemload[27] => Equal21.IN10
cuif.imemload[27] => Equal22.IN10
cuif.imemload[27] => Equal23.IN10
cuif.imemload[27] => Equal24.IN10
cuif.imemload[27] => Equal25.IN10
cuif.imemload[27] => Equal26.IN10
cuif.imemload[27] => Equal27.IN10
cuif.imemload[27] => Equal28.IN10
cuif.imemload[28] => Equal11.IN9
cuif.imemload[28] => Equal12.IN9
cuif.imemload[28] => Equal13.IN9
cuif.imemload[28] => Equal14.IN9
cuif.imemload[28] => Equal15.IN9
cuif.imemload[28] => Equal16.IN9
cuif.imemload[28] => Equal17.IN9
cuif.imemload[28] => Equal18.IN9
cuif.imemload[28] => Equal19.IN9
cuif.imemload[28] => Equal20.IN9
cuif.imemload[28] => Equal21.IN9
cuif.imemload[28] => Equal22.IN9
cuif.imemload[28] => Equal23.IN9
cuif.imemload[28] => Equal24.IN9
cuif.imemload[28] => Equal25.IN9
cuif.imemload[28] => Equal26.IN9
cuif.imemload[28] => Equal27.IN9
cuif.imemload[28] => Equal28.IN9
cuif.imemload[29] => Equal11.IN8
cuif.imemload[29] => Equal12.IN8
cuif.imemload[29] => Equal13.IN8
cuif.imemload[29] => Equal14.IN8
cuif.imemload[29] => Equal15.IN8
cuif.imemload[29] => Equal16.IN8
cuif.imemload[29] => Equal17.IN8
cuif.imemload[29] => Equal18.IN8
cuif.imemload[29] => Equal19.IN8
cuif.imemload[29] => Equal20.IN8
cuif.imemload[29] => Equal21.IN8
cuif.imemload[29] => Equal22.IN8
cuif.imemload[29] => Equal23.IN8
cuif.imemload[29] => Equal24.IN8
cuif.imemload[29] => Equal25.IN8
cuif.imemload[29] => Equal26.IN8
cuif.imemload[29] => Equal27.IN8
cuif.imemload[29] => Equal28.IN8
cuif.imemload[30] => Equal11.IN7
cuif.imemload[30] => Equal12.IN7
cuif.imemload[30] => Equal13.IN7
cuif.imemload[30] => Equal14.IN7
cuif.imemload[30] => Equal15.IN7
cuif.imemload[30] => Equal16.IN7
cuif.imemload[30] => Equal17.IN7
cuif.imemload[30] => Equal18.IN7
cuif.imemload[30] => Equal19.IN7
cuif.imemload[30] => Equal20.IN7
cuif.imemload[30] => Equal21.IN7
cuif.imemload[30] => Equal22.IN7
cuif.imemload[30] => Equal23.IN7
cuif.imemload[30] => Equal24.IN7
cuif.imemload[30] => Equal25.IN7
cuif.imemload[30] => Equal26.IN7
cuif.imemload[30] => Equal27.IN7
cuif.imemload[30] => Equal28.IN7
cuif.imemload[31] => Equal11.IN6
cuif.imemload[31] => Equal12.IN6
cuif.imemload[31] => Equal13.IN6
cuif.imemload[31] => Equal14.IN6
cuif.imemload[31] => Equal15.IN6
cuif.imemload[31] => Equal16.IN6
cuif.imemload[31] => Equal17.IN6
cuif.imemload[31] => Equal18.IN6
cuif.imemload[31] => Equal19.IN6
cuif.imemload[31] => Equal20.IN6
cuif.imemload[31] => Equal21.IN6
cuif.imemload[31] => Equal22.IN6
cuif.imemload[31] => Equal23.IN6
cuif.imemload[31] => Equal24.IN6
cuif.imemload[31] => Equal25.IN6
cuif.imemload[31] => Equal26.IN6
cuif.imemload[31] => Equal27.IN6
cuif.imemload[31] => Equal28.IN6


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|program_counter:PC
CLK => pcif.pc_out[0]~reg0.CLK
CLK => pcif.pc_out[1]~reg0.CLK
CLK => pcif.pc_out[2]~reg0.CLK
CLK => pcif.pc_out[3]~reg0.CLK
CLK => pcif.pc_out[4]~reg0.CLK
CLK => pcif.pc_out[5]~reg0.CLK
CLK => pcif.pc_out[6]~reg0.CLK
CLK => pcif.pc_out[7]~reg0.CLK
CLK => pcif.pc_out[8]~reg0.CLK
CLK => pcif.pc_out[9]~reg0.CLK
CLK => pcif.pc_out[10]~reg0.CLK
CLK => pcif.pc_out[11]~reg0.CLK
CLK => pcif.pc_out[12]~reg0.CLK
CLK => pcif.pc_out[13]~reg0.CLK
CLK => pcif.pc_out[14]~reg0.CLK
CLK => pcif.pc_out[15]~reg0.CLK
CLK => pcif.pc_out[16]~reg0.CLK
CLK => pcif.pc_out[17]~reg0.CLK
CLK => pcif.pc_out[18]~reg0.CLK
CLK => pcif.pc_out[19]~reg0.CLK
CLK => pcif.pc_out[20]~reg0.CLK
CLK => pcif.pc_out[21]~reg0.CLK
CLK => pcif.pc_out[22]~reg0.CLK
CLK => pcif.pc_out[23]~reg0.CLK
CLK => pcif.pc_out[24]~reg0.CLK
CLK => pcif.pc_out[25]~reg0.CLK
CLK => pcif.pc_out[26]~reg0.CLK
CLK => pcif.pc_out[27]~reg0.CLK
CLK => pcif.pc_out[28]~reg0.CLK
CLK => pcif.pc_out[29]~reg0.CLK
CLK => pcif.pc_out[30]~reg0.CLK
CLK => pcif.pc_out[31]~reg0.CLK
nRST => pcif.pc_out[0]~reg0.ACLR
nRST => pcif.pc_out[1]~reg0.ACLR
nRST => pcif.pc_out[2]~reg0.ACLR
nRST => pcif.pc_out[3]~reg0.ACLR
nRST => pcif.pc_out[4]~reg0.ACLR
nRST => pcif.pc_out[5]~reg0.ACLR
nRST => pcif.pc_out[6]~reg0.ACLR
nRST => pcif.pc_out[7]~reg0.ACLR
nRST => pcif.pc_out[8]~reg0.ACLR
nRST => pcif.pc_out[9]~reg0.ACLR
nRST => pcif.pc_out[10]~reg0.ACLR
nRST => pcif.pc_out[11]~reg0.ACLR
nRST => pcif.pc_out[12]~reg0.ACLR
nRST => pcif.pc_out[13]~reg0.ACLR
nRST => pcif.pc_out[14]~reg0.ACLR
nRST => pcif.pc_out[15]~reg0.ACLR
nRST => pcif.pc_out[16]~reg0.ACLR
nRST => pcif.pc_out[17]~reg0.ACLR
nRST => pcif.pc_out[18]~reg0.ACLR
nRST => pcif.pc_out[19]~reg0.ACLR
nRST => pcif.pc_out[20]~reg0.ACLR
nRST => pcif.pc_out[21]~reg0.ACLR
nRST => pcif.pc_out[22]~reg0.ACLR
nRST => pcif.pc_out[23]~reg0.ACLR
nRST => pcif.pc_out[24]~reg0.ACLR
nRST => pcif.pc_out[25]~reg0.ACLR
nRST => pcif.pc_out[26]~reg0.ACLR
nRST => pcif.pc_out[27]~reg0.ACLR
nRST => pcif.pc_out[28]~reg0.ACLR
nRST => pcif.pc_out[29]~reg0.ACLR
nRST => pcif.pc_out[30]~reg0.ACLR
nRST => pcif.pc_out[31]~reg0.ACLR
pcif.pc_out[0] <= pcif.pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[1] <= pcif.pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[2] <= pcif.pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[3] <= pcif.pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[4] <= pcif.pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[5] <= pcif.pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[6] <= pcif.pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[7] <= pcif.pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[8] <= pcif.pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[9] <= pcif.pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[10] <= pcif.pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[11] <= pcif.pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[12] <= pcif.pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[13] <= pcif.pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[14] <= pcif.pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[15] <= pcif.pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[16] <= pcif.pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[17] <= pcif.pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[18] <= pcif.pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[19] <= pcif.pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[20] <= pcif.pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[21] <= pcif.pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[22] <= pcif.pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[23] <= pcif.pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[24] <= pcif.pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[25] <= pcif.pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[26] <= pcif.pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[27] <= pcif.pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[28] <= pcif.pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[29] <= pcif.pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[30] <= pcif.pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pc_out[31] <= pcif.pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcif.pcWEN => pcif.pc_out[0]~reg0.ENA
pcif.pcWEN => pcif.pc_out[31]~reg0.ENA
pcif.pcWEN => pcif.pc_out[30]~reg0.ENA
pcif.pcWEN => pcif.pc_out[29]~reg0.ENA
pcif.pcWEN => pcif.pc_out[28]~reg0.ENA
pcif.pcWEN => pcif.pc_out[27]~reg0.ENA
pcif.pcWEN => pcif.pc_out[26]~reg0.ENA
pcif.pcWEN => pcif.pc_out[25]~reg0.ENA
pcif.pcWEN => pcif.pc_out[24]~reg0.ENA
pcif.pcWEN => pcif.pc_out[23]~reg0.ENA
pcif.pcWEN => pcif.pc_out[22]~reg0.ENA
pcif.pcWEN => pcif.pc_out[21]~reg0.ENA
pcif.pcWEN => pcif.pc_out[20]~reg0.ENA
pcif.pcWEN => pcif.pc_out[19]~reg0.ENA
pcif.pcWEN => pcif.pc_out[18]~reg0.ENA
pcif.pcWEN => pcif.pc_out[17]~reg0.ENA
pcif.pcWEN => pcif.pc_out[16]~reg0.ENA
pcif.pcWEN => pcif.pc_out[15]~reg0.ENA
pcif.pcWEN => pcif.pc_out[14]~reg0.ENA
pcif.pcWEN => pcif.pc_out[13]~reg0.ENA
pcif.pcWEN => pcif.pc_out[12]~reg0.ENA
pcif.pcWEN => pcif.pc_out[11]~reg0.ENA
pcif.pcWEN => pcif.pc_out[10]~reg0.ENA
pcif.pcWEN => pcif.pc_out[9]~reg0.ENA
pcif.pcWEN => pcif.pc_out[8]~reg0.ENA
pcif.pcWEN => pcif.pc_out[7]~reg0.ENA
pcif.pcWEN => pcif.pc_out[6]~reg0.ENA
pcif.pcWEN => pcif.pc_out[5]~reg0.ENA
pcif.pcWEN => pcif.pc_out[4]~reg0.ENA
pcif.pcWEN => pcif.pc_out[3]~reg0.ENA
pcif.pcWEN => pcif.pc_out[2]~reg0.ENA
pcif.pcWEN => pcif.pc_out[1]~reg0.ENA
pcif.pc_next[0] => pcif.pc_out[0]~reg0.DATAIN
pcif.pc_next[1] => pcif.pc_out[1]~reg0.DATAIN
pcif.pc_next[2] => pcif.pc_out[2]~reg0.DATAIN
pcif.pc_next[3] => pcif.pc_out[3]~reg0.DATAIN
pcif.pc_next[4] => pcif.pc_out[4]~reg0.DATAIN
pcif.pc_next[5] => pcif.pc_out[5]~reg0.DATAIN
pcif.pc_next[6] => pcif.pc_out[6]~reg0.DATAIN
pcif.pc_next[7] => pcif.pc_out[7]~reg0.DATAIN
pcif.pc_next[8] => pcif.pc_out[8]~reg0.DATAIN
pcif.pc_next[9] => pcif.pc_out[9]~reg0.DATAIN
pcif.pc_next[10] => pcif.pc_out[10]~reg0.DATAIN
pcif.pc_next[11] => pcif.pc_out[11]~reg0.DATAIN
pcif.pc_next[12] => pcif.pc_out[12]~reg0.DATAIN
pcif.pc_next[13] => pcif.pc_out[13]~reg0.DATAIN
pcif.pc_next[14] => pcif.pc_out[14]~reg0.DATAIN
pcif.pc_next[15] => pcif.pc_out[15]~reg0.DATAIN
pcif.pc_next[16] => pcif.pc_out[16]~reg0.DATAIN
pcif.pc_next[17] => pcif.pc_out[17]~reg0.DATAIN
pcif.pc_next[18] => pcif.pc_out[18]~reg0.DATAIN
pcif.pc_next[19] => pcif.pc_out[19]~reg0.DATAIN
pcif.pc_next[20] => pcif.pc_out[20]~reg0.DATAIN
pcif.pc_next[21] => pcif.pc_out[21]~reg0.DATAIN
pcif.pc_next[22] => pcif.pc_out[22]~reg0.DATAIN
pcif.pc_next[23] => pcif.pc_out[23]~reg0.DATAIN
pcif.pc_next[24] => pcif.pc_out[24]~reg0.DATAIN
pcif.pc_next[25] => pcif.pc_out[25]~reg0.DATAIN
pcif.pc_next[26] => pcif.pc_out[26]~reg0.DATAIN
pcif.pc_next[27] => pcif.pc_out[27]~reg0.DATAIN
pcif.pc_next[28] => pcif.pc_out[28]~reg0.DATAIN
pcif.pc_next[29] => pcif.pc_out[29]~reg0.DATAIN
pcif.pc_next[30] => pcif.pc_out[30]~reg0.DATAIN
pcif.pc_next[31] => pcif.pc_out[31]~reg0.DATAIN


|system_fpga|system:SYS|singlecycle:CPU|datapath:DP|request_unit:RU
CLK => ruif.dmemWEN~reg0.CLK
CLK => ruif.dmemREN~reg0.CLK
nRST => ruif.dmemWEN~reg0.ACLR
nRST => ruif.dmemREN~reg0.ACLR
ruif.pcWEN <= ruif.ihit.DB_MAX_OUTPUT_PORT_TYPE
ruif.dmemREN <= ruif.dmemREN~reg0.DB_MAX_OUTPUT_PORT_TYPE
ruif.dmemWEN <= ruif.dmemWEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
ruif.dhit => dmemREN.OUTPUTSELECT
ruif.dhit => dmemWEN.OUTPUTSELECT
ruif.ihit => always0.IN0
ruif.ihit => always0.IN0
ruif.ihit => ruif.pcWEN.DATAIN
ruif.dREN => always0.IN1
ruif.dWEN => always0.IN1


|system_fpga|system:SYS|singlecycle:CPU|caches:CM
CLK => daddr[0].CLK
CLK => daddr[1].CLK
CLK => daddr[2].CLK
CLK => daddr[3].CLK
CLK => daddr[4].CLK
CLK => daddr[5].CLK
CLK => daddr[6].CLK
CLK => daddr[7].CLK
CLK => daddr[8].CLK
CLK => daddr[9].CLK
CLK => daddr[10].CLK
CLK => daddr[11].CLK
CLK => daddr[12].CLK
CLK => daddr[13].CLK
CLK => daddr[14].CLK
CLK => daddr[15].CLK
CLK => daddr[16].CLK
CLK => daddr[17].CLK
CLK => daddr[18].CLK
CLK => daddr[19].CLK
CLK => daddr[20].CLK
CLK => daddr[21].CLK
CLK => daddr[22].CLK
CLK => daddr[23].CLK
CLK => daddr[24].CLK
CLK => daddr[25].CLK
CLK => daddr[26].CLK
CLK => daddr[27].CLK
CLK => daddr[28].CLK
CLK => daddr[29].CLK
CLK => daddr[30].CLK
CLK => daddr[31].CLK
CLK => instr[0].CLK
CLK => instr[1].CLK
CLK => instr[2].CLK
CLK => instr[3].CLK
CLK => instr[4].CLK
CLK => instr[5].CLK
CLK => instr[6].CLK
CLK => instr[7].CLK
CLK => instr[8].CLK
CLK => instr[9].CLK
CLK => instr[10].CLK
CLK => instr[11].CLK
CLK => instr[12].CLK
CLK => instr[13].CLK
CLK => instr[14].CLK
CLK => instr[15].CLK
CLK => instr[16].CLK
CLK => instr[17].CLK
CLK => instr[18].CLK
CLK => instr[19].CLK
CLK => instr[20].CLK
CLK => instr[21].CLK
CLK => instr[22].CLK
CLK => instr[23].CLK
CLK => instr[24].CLK
CLK => instr[25].CLK
CLK => instr[26].CLK
CLK => instr[27].CLK
CLK => instr[28].CLK
CLK => instr[29].CLK
CLK => instr[30].CLK
CLK => instr[31].CLK
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => instr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
nRST => daddr.OUTPUTSELECT
dcif.flushed <= dcif.halt.DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[0] <= cif.dload[0].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[1] <= cif.dload[1].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[2] <= cif.dload[2].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[3] <= cif.dload[3].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[4] <= cif.dload[4].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[5] <= cif.dload[5].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[6] <= cif.dload[6].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[7] <= cif.dload[7].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[8] <= cif.dload[8].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[9] <= cif.dload[9].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[10] <= cif.dload[10].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[11] <= cif.dload[11].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[12] <= cif.dload[12].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[13] <= cif.dload[13].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[14] <= cif.dload[14].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[15] <= cif.dload[15].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[16] <= cif.dload[16].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[17] <= cif.dload[17].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[18] <= cif.dload[18].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[19] <= cif.dload[19].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[20] <= cif.dload[20].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[21] <= cif.dload[21].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[22] <= cif.dload[22].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[23] <= cif.dload[23].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[24] <= cif.dload[24].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[25] <= cif.dload[25].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[26] <= cif.dload[26].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[27] <= cif.dload[27].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[28] <= cif.dload[28].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[29] <= cif.dload[29].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[30] <= cif.dload[30].DB_MAX_OUTPUT_PORT_TYPE
dcif.dmemload[31] <= cif.dload[31].DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[0] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[1] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[2] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[3] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[4] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[5] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[6] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[7] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[8] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[9] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[10] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[11] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[12] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[13] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[14] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[15] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[16] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[17] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[18] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[19] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[20] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[21] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[22] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[23] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[24] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[25] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[26] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[27] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[28] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[29] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[30] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemload[31] <= imemload.DB_MAX_OUTPUT_PORT_TYPE
dcif.dhit <= dhit.DB_MAX_OUTPUT_PORT_TYPE
dcif.ihit <= ihit.DB_MAX_OUTPUT_PORT_TYPE
dcif.imemaddr[0] => cif.iaddr[0].DATAIN
dcif.imemaddr[1] => cif.iaddr[1].DATAIN
dcif.imemaddr[2] => cif.iaddr[2].DATAIN
dcif.imemaddr[3] => cif.iaddr[3].DATAIN
dcif.imemaddr[4] => cif.iaddr[4].DATAIN
dcif.imemaddr[5] => cif.iaddr[5].DATAIN
dcif.imemaddr[6] => cif.iaddr[6].DATAIN
dcif.imemaddr[7] => cif.iaddr[7].DATAIN
dcif.imemaddr[8] => cif.iaddr[8].DATAIN
dcif.imemaddr[9] => cif.iaddr[9].DATAIN
dcif.imemaddr[10] => cif.iaddr[10].DATAIN
dcif.imemaddr[11] => cif.iaddr[11].DATAIN
dcif.imemaddr[12] => cif.iaddr[12].DATAIN
dcif.imemaddr[13] => cif.iaddr[13].DATAIN
dcif.imemaddr[14] => cif.iaddr[14].DATAIN
dcif.imemaddr[15] => cif.iaddr[15].DATAIN
dcif.imemaddr[16] => cif.iaddr[16].DATAIN
dcif.imemaddr[17] => cif.iaddr[17].DATAIN
dcif.imemaddr[18] => cif.iaddr[18].DATAIN
dcif.imemaddr[19] => cif.iaddr[19].DATAIN
dcif.imemaddr[20] => cif.iaddr[20].DATAIN
dcif.imemaddr[21] => cif.iaddr[21].DATAIN
dcif.imemaddr[22] => cif.iaddr[22].DATAIN
dcif.imemaddr[23] => cif.iaddr[23].DATAIN
dcif.imemaddr[24] => cif.iaddr[24].DATAIN
dcif.imemaddr[25] => cif.iaddr[25].DATAIN
dcif.imemaddr[26] => cif.iaddr[26].DATAIN
dcif.imemaddr[27] => cif.iaddr[27].DATAIN
dcif.imemaddr[28] => cif.iaddr[28].DATAIN
dcif.imemaddr[29] => cif.iaddr[29].DATAIN
dcif.imemaddr[30] => cif.iaddr[30].DATAIN
dcif.imemaddr[31] => cif.iaddr[31].DATAIN
dcif.dmemaddr[0] => daddr.DATAB
dcif.dmemaddr[1] => daddr.DATAB
dcif.dmemaddr[2] => daddr.DATAB
dcif.dmemaddr[3] => daddr.DATAB
dcif.dmemaddr[4] => daddr.DATAB
dcif.dmemaddr[5] => daddr.DATAB
dcif.dmemaddr[6] => daddr.DATAB
dcif.dmemaddr[7] => daddr.DATAB
dcif.dmemaddr[8] => daddr.DATAB
dcif.dmemaddr[9] => daddr.DATAB
dcif.dmemaddr[10] => daddr.DATAB
dcif.dmemaddr[11] => daddr.DATAB
dcif.dmemaddr[12] => daddr.DATAB
dcif.dmemaddr[13] => daddr.DATAB
dcif.dmemaddr[14] => daddr.DATAB
dcif.dmemaddr[15] => daddr.DATAB
dcif.dmemaddr[16] => daddr.DATAB
dcif.dmemaddr[17] => daddr.DATAB
dcif.dmemaddr[18] => daddr.DATAB
dcif.dmemaddr[19] => daddr.DATAB
dcif.dmemaddr[20] => daddr.DATAB
dcif.dmemaddr[21] => daddr.DATAB
dcif.dmemaddr[22] => daddr.DATAB
dcif.dmemaddr[23] => daddr.DATAB
dcif.dmemaddr[24] => daddr.DATAB
dcif.dmemaddr[25] => daddr.DATAB
dcif.dmemaddr[26] => daddr.DATAB
dcif.dmemaddr[27] => daddr.DATAB
dcif.dmemaddr[28] => daddr.DATAB
dcif.dmemaddr[29] => daddr.DATAB
dcif.dmemaddr[30] => daddr.DATAB
dcif.dmemaddr[31] => daddr.DATAB
dcif.dmemstore[0] => cif.dstore[0].DATAIN
dcif.dmemstore[1] => cif.dstore[1].DATAIN
dcif.dmemstore[2] => cif.dstore[2].DATAIN
dcif.dmemstore[3] => cif.dstore[3].DATAIN
dcif.dmemstore[4] => cif.dstore[4].DATAIN
dcif.dmemstore[5] => cif.dstore[5].DATAIN
dcif.dmemstore[6] => cif.dstore[6].DATAIN
dcif.dmemstore[7] => cif.dstore[7].DATAIN
dcif.dmemstore[8] => cif.dstore[8].DATAIN
dcif.dmemstore[9] => cif.dstore[9].DATAIN
dcif.dmemstore[10] => cif.dstore[10].DATAIN
dcif.dmemstore[11] => cif.dstore[11].DATAIN
dcif.dmemstore[12] => cif.dstore[12].DATAIN
dcif.dmemstore[13] => cif.dstore[13].DATAIN
dcif.dmemstore[14] => cif.dstore[14].DATAIN
dcif.dmemstore[15] => cif.dstore[15].DATAIN
dcif.dmemstore[16] => cif.dstore[16].DATAIN
dcif.dmemstore[17] => cif.dstore[17].DATAIN
dcif.dmemstore[18] => cif.dstore[18].DATAIN
dcif.dmemstore[19] => cif.dstore[19].DATAIN
dcif.dmemstore[20] => cif.dstore[20].DATAIN
dcif.dmemstore[21] => cif.dstore[21].DATAIN
dcif.dmemstore[22] => cif.dstore[22].DATAIN
dcif.dmemstore[23] => cif.dstore[23].DATAIN
dcif.dmemstore[24] => cif.dstore[24].DATAIN
dcif.dmemstore[25] => cif.dstore[25].DATAIN
dcif.dmemstore[26] => cif.dstore[26].DATAIN
dcif.dmemstore[27] => cif.dstore[27].DATAIN
dcif.dmemstore[28] => cif.dstore[28].DATAIN
dcif.dmemstore[29] => cif.dstore[29].DATAIN
dcif.dmemstore[30] => cif.dstore[30].DATAIN
dcif.dmemstore[31] => cif.dstore[31].DATAIN
dcif.datomic => ~NO_FANOUT~
dcif.dmemWEN => dhit.IN0
dcif.dmemWEN => cif.dWEN.DATAIN
dcif.dmemREN => dhit.IN1
dcif.dmemREN => cif.dREN.DATAIN
dcif.imemREN => ihit.OUTPUTSELECT
dcif.imemREN => cif.iREN.DATAIN
dcif.halt => dcif.flushed.DATAIN
cif.iaddr[0] <= dcif.imemaddr[0].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[1] <= dcif.imemaddr[1].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[2] <= dcif.imemaddr[2].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[3] <= dcif.imemaddr[3].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[4] <= dcif.imemaddr[4].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[5] <= dcif.imemaddr[5].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[6] <= dcif.imemaddr[6].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[7] <= dcif.imemaddr[7].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[8] <= dcif.imemaddr[8].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[9] <= dcif.imemaddr[9].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[10] <= dcif.imemaddr[10].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[11] <= dcif.imemaddr[11].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[12] <= dcif.imemaddr[12].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[13] <= dcif.imemaddr[13].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[14] <= dcif.imemaddr[14].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[15] <= dcif.imemaddr[15].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[16] <= dcif.imemaddr[16].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[17] <= dcif.imemaddr[17].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[18] <= dcif.imemaddr[18].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[19] <= dcif.imemaddr[19].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[20] <= dcif.imemaddr[20].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[21] <= dcif.imemaddr[21].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[22] <= dcif.imemaddr[22].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[23] <= dcif.imemaddr[23].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[24] <= dcif.imemaddr[24].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[25] <= dcif.imemaddr[25].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[26] <= dcif.imemaddr[26].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[27] <= dcif.imemaddr[27].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[28] <= dcif.imemaddr[28].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[29] <= dcif.imemaddr[29].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[30] <= dcif.imemaddr[30].DB_MAX_OUTPUT_PORT_TYPE
cif.iaddr[31] <= dcif.imemaddr[31].DB_MAX_OUTPUT_PORT_TYPE
cif.iREN <= dcif.imemREN.DB_MAX_OUTPUT_PORT_TYPE
cif.cctrans <= <GND>
cif.ccwrite <= <GND>
cif.dstore[0] <= dcif.dmemstore[0].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[1] <= dcif.dmemstore[1].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[2] <= dcif.dmemstore[2].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[3] <= dcif.dmemstore[3].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[4] <= dcif.dmemstore[4].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[5] <= dcif.dmemstore[5].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[6] <= dcif.dmemstore[6].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[7] <= dcif.dmemstore[7].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[8] <= dcif.dmemstore[8].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[9] <= dcif.dmemstore[9].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[10] <= dcif.dmemstore[10].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[11] <= dcif.dmemstore[11].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[12] <= dcif.dmemstore[12].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[13] <= dcif.dmemstore[13].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[14] <= dcif.dmemstore[14].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[15] <= dcif.dmemstore[15].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[16] <= dcif.dmemstore[16].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[17] <= dcif.dmemstore[17].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[18] <= dcif.dmemstore[18].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[19] <= dcif.dmemstore[19].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[20] <= dcif.dmemstore[20].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[21] <= dcif.dmemstore[21].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[22] <= dcif.dmemstore[22].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[23] <= dcif.dmemstore[23].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[24] <= dcif.dmemstore[24].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[25] <= dcif.dmemstore[25].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[26] <= dcif.dmemstore[26].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[27] <= dcif.dmemstore[27].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[28] <= dcif.dmemstore[28].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[29] <= dcif.dmemstore[29].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[30] <= dcif.dmemstore[30].DB_MAX_OUTPUT_PORT_TYPE
cif.dstore[31] <= dcif.dmemstore[31].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[0] <= daddr[0].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[1] <= daddr[1].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[2] <= daddr[2].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[3] <= daddr[3].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[4] <= daddr[4].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[5] <= daddr[5].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[6] <= daddr[6].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[7] <= daddr[7].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[8] <= daddr[8].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[9] <= daddr[9].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[10] <= daddr[10].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[11] <= daddr[11].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[12] <= daddr[12].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[13] <= daddr[13].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[14] <= daddr[14].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[15] <= daddr[15].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[16] <= daddr[16].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[17] <= daddr[17].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[18] <= daddr[18].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[19] <= daddr[19].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[20] <= daddr[20].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[21] <= daddr[21].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[22] <= daddr[22].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[23] <= daddr[23].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[24] <= daddr[24].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[25] <= daddr[25].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[26] <= daddr[26].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[27] <= daddr[27].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[28] <= daddr[28].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[29] <= daddr[29].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[30] <= daddr[30].DB_MAX_OUTPUT_PORT_TYPE
cif.daddr[31] <= daddr[31].DB_MAX_OUTPUT_PORT_TYPE
cif.dWEN <= dcif.dmemWEN.DB_MAX_OUTPUT_PORT_TYPE
cif.dREN <= dcif.dmemREN.DB_MAX_OUTPUT_PORT_TYPE
cif.iload[0] => instr.DATAB
cif.iload[0] => imemload.DATAA
cif.iload[1] => instr.DATAB
cif.iload[1] => imemload.DATAA
cif.iload[2] => instr.DATAB
cif.iload[2] => imemload.DATAA
cif.iload[3] => instr.DATAB
cif.iload[3] => imemload.DATAA
cif.iload[4] => instr.DATAB
cif.iload[4] => imemload.DATAA
cif.iload[5] => instr.DATAB
cif.iload[5] => imemload.DATAA
cif.iload[6] => instr.DATAB
cif.iload[6] => imemload.DATAA
cif.iload[7] => instr.DATAB
cif.iload[7] => imemload.DATAA
cif.iload[8] => instr.DATAB
cif.iload[8] => imemload.DATAA
cif.iload[9] => instr.DATAB
cif.iload[9] => imemload.DATAA
cif.iload[10] => instr.DATAB
cif.iload[10] => imemload.DATAA
cif.iload[11] => instr.DATAB
cif.iload[11] => imemload.DATAA
cif.iload[12] => instr.DATAB
cif.iload[12] => imemload.DATAA
cif.iload[13] => instr.DATAB
cif.iload[13] => imemload.DATAA
cif.iload[14] => instr.DATAB
cif.iload[14] => imemload.DATAA
cif.iload[15] => instr.DATAB
cif.iload[15] => imemload.DATAA
cif.iload[16] => instr.DATAB
cif.iload[16] => imemload.DATAA
cif.iload[17] => instr.DATAB
cif.iload[17] => imemload.DATAA
cif.iload[18] => instr.DATAB
cif.iload[18] => imemload.DATAA
cif.iload[19] => instr.DATAB
cif.iload[19] => imemload.DATAA
cif.iload[20] => instr.DATAB
cif.iload[20] => imemload.DATAA
cif.iload[21] => instr.DATAB
cif.iload[21] => imemload.DATAA
cif.iload[22] => instr.DATAB
cif.iload[22] => imemload.DATAA
cif.iload[23] => instr.DATAB
cif.iload[23] => imemload.DATAA
cif.iload[24] => instr.DATAB
cif.iload[24] => imemload.DATAA
cif.iload[25] => instr.DATAB
cif.iload[25] => imemload.DATAA
cif.iload[26] => instr.DATAB
cif.iload[26] => imemload.DATAA
cif.iload[27] => instr.DATAB
cif.iload[27] => imemload.DATAA
cif.iload[28] => instr.DATAB
cif.iload[28] => imemload.DATAA
cif.iload[29] => instr.DATAB
cif.iload[29] => imemload.DATAA
cif.iload[30] => instr.DATAB
cif.iload[30] => imemload.DATAA
cif.iload[31] => instr.DATAB
cif.iload[31] => imemload.DATAA
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => imemload.OUTPUTSELECT
cif.iwait => ihit.DATAB
cif.ccsnoopaddr[0] => ~NO_FANOUT~
cif.ccsnoopaddr[1] => ~NO_FANOUT~
cif.ccsnoopaddr[2] => ~NO_FANOUT~
cif.ccsnoopaddr[3] => ~NO_FANOUT~
cif.ccsnoopaddr[4] => ~NO_FANOUT~
cif.ccsnoopaddr[5] => ~NO_FANOUT~
cif.ccsnoopaddr[6] => ~NO_FANOUT~
cif.ccsnoopaddr[7] => ~NO_FANOUT~
cif.ccsnoopaddr[8] => ~NO_FANOUT~
cif.ccsnoopaddr[9] => ~NO_FANOUT~
cif.ccsnoopaddr[10] => ~NO_FANOUT~
cif.ccsnoopaddr[11] => ~NO_FANOUT~
cif.ccsnoopaddr[12] => ~NO_FANOUT~
cif.ccsnoopaddr[13] => ~NO_FANOUT~
cif.ccsnoopaddr[14] => ~NO_FANOUT~
cif.ccsnoopaddr[15] => ~NO_FANOUT~
cif.ccsnoopaddr[16] => ~NO_FANOUT~
cif.ccsnoopaddr[17] => ~NO_FANOUT~
cif.ccsnoopaddr[18] => ~NO_FANOUT~
cif.ccsnoopaddr[19] => ~NO_FANOUT~
cif.ccsnoopaddr[20] => ~NO_FANOUT~
cif.ccsnoopaddr[21] => ~NO_FANOUT~
cif.ccsnoopaddr[22] => ~NO_FANOUT~
cif.ccsnoopaddr[23] => ~NO_FANOUT~
cif.ccsnoopaddr[24] => ~NO_FANOUT~
cif.ccsnoopaddr[25] => ~NO_FANOUT~
cif.ccsnoopaddr[26] => ~NO_FANOUT~
cif.ccsnoopaddr[27] => ~NO_FANOUT~
cif.ccsnoopaddr[28] => ~NO_FANOUT~
cif.ccsnoopaddr[29] => ~NO_FANOUT~
cif.ccsnoopaddr[30] => ~NO_FANOUT~
cif.ccsnoopaddr[31] => ~NO_FANOUT~
cif.ccinv => ~NO_FANOUT~
cif.ccwait => ~NO_FANOUT~
cif.dload[0] => dcif.dmemload[0].DATAIN
cif.dload[1] => dcif.dmemload[1].DATAIN
cif.dload[2] => dcif.dmemload[2].DATAIN
cif.dload[3] => dcif.dmemload[3].DATAIN
cif.dload[4] => dcif.dmemload[4].DATAIN
cif.dload[5] => dcif.dmemload[5].DATAIN
cif.dload[6] => dcif.dmemload[6].DATAIN
cif.dload[7] => dcif.dmemload[7].DATAIN
cif.dload[8] => dcif.dmemload[8].DATAIN
cif.dload[9] => dcif.dmemload[9].DATAIN
cif.dload[10] => dcif.dmemload[10].DATAIN
cif.dload[11] => dcif.dmemload[11].DATAIN
cif.dload[12] => dcif.dmemload[12].DATAIN
cif.dload[13] => dcif.dmemload[13].DATAIN
cif.dload[14] => dcif.dmemload[14].DATAIN
cif.dload[15] => dcif.dmemload[15].DATAIN
cif.dload[16] => dcif.dmemload[16].DATAIN
cif.dload[17] => dcif.dmemload[17].DATAIN
cif.dload[18] => dcif.dmemload[18].DATAIN
cif.dload[19] => dcif.dmemload[19].DATAIN
cif.dload[20] => dcif.dmemload[20].DATAIN
cif.dload[21] => dcif.dmemload[21].DATAIN
cif.dload[22] => dcif.dmemload[22].DATAIN
cif.dload[23] => dcif.dmemload[23].DATAIN
cif.dload[24] => dcif.dmemload[24].DATAIN
cif.dload[25] => dcif.dmemload[25].DATAIN
cif.dload[26] => dcif.dmemload[26].DATAIN
cif.dload[27] => dcif.dmemload[27].DATAIN
cif.dload[28] => dcif.dmemload[28].DATAIN
cif.dload[29] => dcif.dmemload[29].DATAIN
cif.dload[30] => dcif.dmemload[30].DATAIN
cif.dload[31] => dcif.dmemload[31].DATAIN
cif.dwait => dhit.DATAB


|system_fpga|system:SYS|singlecycle:CPU|memory_control:CC
CLK => ~NO_FANOUT~
nRST => ~NO_FANOUT~
ccif.ccsnoopaddr[0][0] <= <GND>
ccif.ccsnoopaddr[0][1] <= <GND>
ccif.ccsnoopaddr[0][2] <= <GND>
ccif.ccsnoopaddr[0][3] <= <GND>
ccif.ccsnoopaddr[0][4] <= <GND>
ccif.ccsnoopaddr[0][5] <= <GND>
ccif.ccsnoopaddr[0][6] <= <GND>
ccif.ccsnoopaddr[0][7] <= <GND>
ccif.ccsnoopaddr[0][8] <= <GND>
ccif.ccsnoopaddr[0][9] <= <GND>
ccif.ccsnoopaddr[0][10] <= <GND>
ccif.ccsnoopaddr[0][11] <= <GND>
ccif.ccsnoopaddr[0][12] <= <GND>
ccif.ccsnoopaddr[0][13] <= <GND>
ccif.ccsnoopaddr[0][14] <= <GND>
ccif.ccsnoopaddr[0][15] <= <GND>
ccif.ccsnoopaddr[0][16] <= <GND>
ccif.ccsnoopaddr[0][17] <= <GND>
ccif.ccsnoopaddr[0][18] <= <GND>
ccif.ccsnoopaddr[0][19] <= <GND>
ccif.ccsnoopaddr[0][20] <= <GND>
ccif.ccsnoopaddr[0][21] <= <GND>
ccif.ccsnoopaddr[0][22] <= <GND>
ccif.ccsnoopaddr[0][23] <= <GND>
ccif.ccsnoopaddr[0][24] <= <GND>
ccif.ccsnoopaddr[0][25] <= <GND>
ccif.ccsnoopaddr[0][26] <= <GND>
ccif.ccsnoopaddr[0][27] <= <GND>
ccif.ccsnoopaddr[0][28] <= <GND>
ccif.ccsnoopaddr[0][29] <= <GND>
ccif.ccsnoopaddr[0][30] <= <GND>
ccif.ccsnoopaddr[0][31] <= <GND>
ccif.ccinv[0] <= <GND>
ccif.ccwait[0] <= <GND>
ccif.ramREN <= ramREN.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramWEN <= ccif.dWEN[0].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[0] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[1] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[2] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[3] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[4] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[5] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[6] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[7] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[8] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[9] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[10] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[11] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[12] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[13] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[14] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[15] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[16] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[17] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[18] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[19] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[20] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[21] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[22] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[23] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[24] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[25] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[26] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[27] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[28] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[29] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[30] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramaddr[31] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[0] <= ccif.dstore[0][0].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[1] <= ccif.dstore[0][1].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[2] <= ccif.dstore[0][2].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[3] <= ccif.dstore[0][3].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[4] <= ccif.dstore[0][4].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[5] <= ccif.dstore[0][5].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[6] <= ccif.dstore[0][6].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[7] <= ccif.dstore[0][7].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[8] <= ccif.dstore[0][8].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[9] <= ccif.dstore[0][9].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[10] <= ccif.dstore[0][10].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[11] <= ccif.dstore[0][11].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[12] <= ccif.dstore[0][12].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[13] <= ccif.dstore[0][13].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[14] <= ccif.dstore[0][14].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[15] <= ccif.dstore[0][15].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[16] <= ccif.dstore[0][16].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[17] <= ccif.dstore[0][17].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[18] <= ccif.dstore[0][18].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[19] <= ccif.dstore[0][19].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[20] <= ccif.dstore[0][20].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[21] <= ccif.dstore[0][21].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[22] <= ccif.dstore[0][22].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[23] <= ccif.dstore[0][23].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[24] <= ccif.dstore[0][24].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[25] <= ccif.dstore[0][25].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[26] <= ccif.dstore[0][26].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[27] <= ccif.dstore[0][27].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[28] <= ccif.dstore[0][28].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[29] <= ccif.dstore[0][29].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[30] <= ccif.dstore[0][30].DB_MAX_OUTPUT_PORT_TYPE
ccif.ramstore[31] <= ccif.dstore[0][31].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][0] <= ccif.ramload[0].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][1] <= ccif.ramload[1].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][2] <= ccif.ramload[2].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][3] <= ccif.ramload[3].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][4] <= ccif.ramload[4].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][5] <= ccif.ramload[5].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][6] <= ccif.ramload[6].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][7] <= ccif.ramload[7].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][8] <= ccif.ramload[8].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][9] <= ccif.ramload[9].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][10] <= ccif.ramload[10].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][11] <= ccif.ramload[11].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][12] <= ccif.ramload[12].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][13] <= ccif.ramload[13].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][14] <= ccif.ramload[14].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][15] <= ccif.ramload[15].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][16] <= ccif.ramload[16].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][17] <= ccif.ramload[17].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][18] <= ccif.ramload[18].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][19] <= ccif.ramload[19].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][20] <= ccif.ramload[20].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][21] <= ccif.ramload[21].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][22] <= ccif.ramload[22].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][23] <= ccif.ramload[23].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][24] <= ccif.ramload[24].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][25] <= ccif.ramload[25].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][26] <= ccif.ramload[26].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][27] <= ccif.ramload[27].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][28] <= ccif.ramload[28].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][29] <= ccif.ramload[29].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][30] <= ccif.ramload[30].DB_MAX_OUTPUT_PORT_TYPE
ccif.dload[0][31] <= ccif.ramload[31].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][0] <= ccif.ramload[0].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][1] <= ccif.ramload[1].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][2] <= ccif.ramload[2].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][3] <= ccif.ramload[3].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][4] <= ccif.ramload[4].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][5] <= ccif.ramload[5].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][6] <= ccif.ramload[6].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][7] <= ccif.ramload[7].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][8] <= ccif.ramload[8].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][9] <= ccif.ramload[9].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][10] <= ccif.ramload[10].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][11] <= ccif.ramload[11].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][12] <= ccif.ramload[12].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][13] <= ccif.ramload[13].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][14] <= ccif.ramload[14].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][15] <= ccif.ramload[15].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][16] <= ccif.ramload[16].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][17] <= ccif.ramload[17].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][18] <= ccif.ramload[18].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][19] <= ccif.ramload[19].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][20] <= ccif.ramload[20].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][21] <= ccif.ramload[21].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][22] <= ccif.ramload[22].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][23] <= ccif.ramload[23].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][24] <= ccif.ramload[24].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][25] <= ccif.ramload[25].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][26] <= ccif.ramload[26].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][27] <= ccif.ramload[27].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][28] <= ccif.ramload[28].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][29] <= ccif.ramload[29].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][30] <= ccif.ramload[30].DB_MAX_OUTPUT_PORT_TYPE
ccif.iload[0][31] <= ccif.ramload[31].DB_MAX_OUTPUT_PORT_TYPE
ccif.dwait[0] <= dwait.DB_MAX_OUTPUT_PORT_TYPE
ccif.iwait[0] <= iwait.DB_MAX_OUTPUT_PORT_TYPE
ccif.cctrans[0] => ~NO_FANOUT~
ccif.ccwrite[0] => ~NO_FANOUT~
ccif.ramstate[0] => Equal0.IN3
ccif.ramstate[1] => Equal0.IN2
ccif.ramload[0] => ccif.dload[0][0].DATAIN
ccif.ramload[0] => ccif.iload[0][0].DATAIN
ccif.ramload[1] => ccif.dload[0][1].DATAIN
ccif.ramload[1] => ccif.iload[0][1].DATAIN
ccif.ramload[2] => ccif.dload[0][2].DATAIN
ccif.ramload[2] => ccif.iload[0][2].DATAIN
ccif.ramload[3] => ccif.dload[0][3].DATAIN
ccif.ramload[3] => ccif.iload[0][3].DATAIN
ccif.ramload[4] => ccif.dload[0][4].DATAIN
ccif.ramload[4] => ccif.iload[0][4].DATAIN
ccif.ramload[5] => ccif.dload[0][5].DATAIN
ccif.ramload[5] => ccif.iload[0][5].DATAIN
ccif.ramload[6] => ccif.dload[0][6].DATAIN
ccif.ramload[6] => ccif.iload[0][6].DATAIN
ccif.ramload[7] => ccif.dload[0][7].DATAIN
ccif.ramload[7] => ccif.iload[0][7].DATAIN
ccif.ramload[8] => ccif.dload[0][8].DATAIN
ccif.ramload[8] => ccif.iload[0][8].DATAIN
ccif.ramload[9] => ccif.dload[0][9].DATAIN
ccif.ramload[9] => ccif.iload[0][9].DATAIN
ccif.ramload[10] => ccif.dload[0][10].DATAIN
ccif.ramload[10] => ccif.iload[0][10].DATAIN
ccif.ramload[11] => ccif.dload[0][11].DATAIN
ccif.ramload[11] => ccif.iload[0][11].DATAIN
ccif.ramload[12] => ccif.dload[0][12].DATAIN
ccif.ramload[12] => ccif.iload[0][12].DATAIN
ccif.ramload[13] => ccif.dload[0][13].DATAIN
ccif.ramload[13] => ccif.iload[0][13].DATAIN
ccif.ramload[14] => ccif.dload[0][14].DATAIN
ccif.ramload[14] => ccif.iload[0][14].DATAIN
ccif.ramload[15] => ccif.dload[0][15].DATAIN
ccif.ramload[15] => ccif.iload[0][15].DATAIN
ccif.ramload[16] => ccif.dload[0][16].DATAIN
ccif.ramload[16] => ccif.iload[0][16].DATAIN
ccif.ramload[17] => ccif.dload[0][17].DATAIN
ccif.ramload[17] => ccif.iload[0][17].DATAIN
ccif.ramload[18] => ccif.dload[0][18].DATAIN
ccif.ramload[18] => ccif.iload[0][18].DATAIN
ccif.ramload[19] => ccif.dload[0][19].DATAIN
ccif.ramload[19] => ccif.iload[0][19].DATAIN
ccif.ramload[20] => ccif.dload[0][20].DATAIN
ccif.ramload[20] => ccif.iload[0][20].DATAIN
ccif.ramload[21] => ccif.dload[0][21].DATAIN
ccif.ramload[21] => ccif.iload[0][21].DATAIN
ccif.ramload[22] => ccif.dload[0][22].DATAIN
ccif.ramload[22] => ccif.iload[0][22].DATAIN
ccif.ramload[23] => ccif.dload[0][23].DATAIN
ccif.ramload[23] => ccif.iload[0][23].DATAIN
ccif.ramload[24] => ccif.dload[0][24].DATAIN
ccif.ramload[24] => ccif.iload[0][24].DATAIN
ccif.ramload[25] => ccif.dload[0][25].DATAIN
ccif.ramload[25] => ccif.iload[0][25].DATAIN
ccif.ramload[26] => ccif.dload[0][26].DATAIN
ccif.ramload[26] => ccif.iload[0][26].DATAIN
ccif.ramload[27] => ccif.dload[0][27].DATAIN
ccif.ramload[27] => ccif.iload[0][27].DATAIN
ccif.ramload[28] => ccif.dload[0][28].DATAIN
ccif.ramload[28] => ccif.iload[0][28].DATAIN
ccif.ramload[29] => ccif.dload[0][29].DATAIN
ccif.ramload[29] => ccif.iload[0][29].DATAIN
ccif.ramload[30] => ccif.dload[0][30].DATAIN
ccif.ramload[30] => ccif.iload[0][30].DATAIN
ccif.ramload[31] => ccif.dload[0][31].DATAIN
ccif.ramload[31] => ccif.iload[0][31].DATAIN
ccif.daddr[0][0] => ramaddr.DATAB
ccif.daddr[0][1] => ramaddr.DATAB
ccif.daddr[0][2] => ramaddr.DATAB
ccif.daddr[0][3] => ramaddr.DATAB
ccif.daddr[0][4] => ramaddr.DATAB
ccif.daddr[0][5] => ramaddr.DATAB
ccif.daddr[0][6] => ramaddr.DATAB
ccif.daddr[0][7] => ramaddr.DATAB
ccif.daddr[0][8] => ramaddr.DATAB
ccif.daddr[0][9] => ramaddr.DATAB
ccif.daddr[0][10] => ramaddr.DATAB
ccif.daddr[0][11] => ramaddr.DATAB
ccif.daddr[0][12] => ramaddr.DATAB
ccif.daddr[0][13] => ramaddr.DATAB
ccif.daddr[0][14] => ramaddr.DATAB
ccif.daddr[0][15] => ramaddr.DATAB
ccif.daddr[0][16] => ramaddr.DATAB
ccif.daddr[0][17] => ramaddr.DATAB
ccif.daddr[0][18] => ramaddr.DATAB
ccif.daddr[0][19] => ramaddr.DATAB
ccif.daddr[0][20] => ramaddr.DATAB
ccif.daddr[0][21] => ramaddr.DATAB
ccif.daddr[0][22] => ramaddr.DATAB
ccif.daddr[0][23] => ramaddr.DATAB
ccif.daddr[0][24] => ramaddr.DATAB
ccif.daddr[0][25] => ramaddr.DATAB
ccif.daddr[0][26] => ramaddr.DATAB
ccif.daddr[0][27] => ramaddr.DATAB
ccif.daddr[0][28] => ramaddr.DATAB
ccif.daddr[0][29] => ramaddr.DATAB
ccif.daddr[0][30] => ramaddr.DATAB
ccif.daddr[0][31] => ramaddr.DATAB
ccif.iaddr[0][0] => ramaddr.DATAA
ccif.iaddr[0][1] => ramaddr.DATAA
ccif.iaddr[0][2] => ramaddr.DATAA
ccif.iaddr[0][3] => ramaddr.DATAA
ccif.iaddr[0][4] => ramaddr.DATAA
ccif.iaddr[0][5] => ramaddr.DATAA
ccif.iaddr[0][6] => ramaddr.DATAA
ccif.iaddr[0][7] => ramaddr.DATAA
ccif.iaddr[0][8] => ramaddr.DATAA
ccif.iaddr[0][9] => ramaddr.DATAA
ccif.iaddr[0][10] => ramaddr.DATAA
ccif.iaddr[0][11] => ramaddr.DATAA
ccif.iaddr[0][12] => ramaddr.DATAA
ccif.iaddr[0][13] => ramaddr.DATAA
ccif.iaddr[0][14] => ramaddr.DATAA
ccif.iaddr[0][15] => ramaddr.DATAA
ccif.iaddr[0][16] => ramaddr.DATAA
ccif.iaddr[0][17] => ramaddr.DATAA
ccif.iaddr[0][18] => ramaddr.DATAA
ccif.iaddr[0][19] => ramaddr.DATAA
ccif.iaddr[0][20] => ramaddr.DATAA
ccif.iaddr[0][21] => ramaddr.DATAA
ccif.iaddr[0][22] => ramaddr.DATAA
ccif.iaddr[0][23] => ramaddr.DATAA
ccif.iaddr[0][24] => ramaddr.DATAA
ccif.iaddr[0][25] => ramaddr.DATAA
ccif.iaddr[0][26] => ramaddr.DATAA
ccif.iaddr[0][27] => ramaddr.DATAA
ccif.iaddr[0][28] => ramaddr.DATAA
ccif.iaddr[0][29] => ramaddr.DATAA
ccif.iaddr[0][30] => ramaddr.DATAA
ccif.iaddr[0][31] => ramaddr.DATAA
ccif.dstore[0][0] => ccif.ramstore[0].DATAIN
ccif.dstore[0][1] => ccif.ramstore[1].DATAIN
ccif.dstore[0][2] => ccif.ramstore[2].DATAIN
ccif.dstore[0][3] => ccif.ramstore[3].DATAIN
ccif.dstore[0][4] => ccif.ramstore[4].DATAIN
ccif.dstore[0][5] => ccif.ramstore[5].DATAIN
ccif.dstore[0][6] => ccif.ramstore[6].DATAIN
ccif.dstore[0][7] => ccif.ramstore[7].DATAIN
ccif.dstore[0][8] => ccif.ramstore[8].DATAIN
ccif.dstore[0][9] => ccif.ramstore[9].DATAIN
ccif.dstore[0][10] => ccif.ramstore[10].DATAIN
ccif.dstore[0][11] => ccif.ramstore[11].DATAIN
ccif.dstore[0][12] => ccif.ramstore[12].DATAIN
ccif.dstore[0][13] => ccif.ramstore[13].DATAIN
ccif.dstore[0][14] => ccif.ramstore[14].DATAIN
ccif.dstore[0][15] => ccif.ramstore[15].DATAIN
ccif.dstore[0][16] => ccif.ramstore[16].DATAIN
ccif.dstore[0][17] => ccif.ramstore[17].DATAIN
ccif.dstore[0][18] => ccif.ramstore[18].DATAIN
ccif.dstore[0][19] => ccif.ramstore[19].DATAIN
ccif.dstore[0][20] => ccif.ramstore[20].DATAIN
ccif.dstore[0][21] => ccif.ramstore[21].DATAIN
ccif.dstore[0][22] => ccif.ramstore[22].DATAIN
ccif.dstore[0][23] => ccif.ramstore[23].DATAIN
ccif.dstore[0][24] => ccif.ramstore[24].DATAIN
ccif.dstore[0][25] => ccif.ramstore[25].DATAIN
ccif.dstore[0][26] => ccif.ramstore[26].DATAIN
ccif.dstore[0][27] => ccif.ramstore[27].DATAIN
ccif.dstore[0][28] => ccif.ramstore[28].DATAIN
ccif.dstore[0][29] => ccif.ramstore[29].DATAIN
ccif.dstore[0][30] => ccif.ramstore[30].DATAIN
ccif.dstore[0][31] => ccif.ramstore[31].DATAIN
ccif.dWEN[0] => always0.IN0
ccif.dWEN[0] => ccif.ramWEN.DATAIN
ccif.dREN[0] => ramREN.IN0
ccif.dREN[0] => always0.IN1
ccif.iREN[0] => ramREN.IN1
ccif.iREN[0] => iwait.DATAA


|system_fpga|system:SYS|ram:RAM
CLK => CLK.IN1
nRST => Decoder1.IN2
nRST => en[0].PRESET
nRST => en[1].PRESET
nRST => addr[0].ACLR
nRST => addr[1].ACLR
nRST => addr[2].ACLR
nRST => addr[3].ACLR
nRST => addr[4].ACLR
nRST => addr[5].ACLR
nRST => addr[6].ACLR
nRST => addr[7].ACLR
nRST => addr[8].ACLR
nRST => addr[9].ACLR
nRST => addr[10].ACLR
nRST => addr[11].ACLR
nRST => addr[12].ACLR
nRST => addr[13].ACLR
nRST => addr[14].ACLR
nRST => addr[15].ACLR
nRST => addr[16].ACLR
nRST => addr[17].ACLR
nRST => addr[18].ACLR
nRST => addr[19].ACLR
nRST => addr[20].ACLR
nRST => addr[21].ACLR
nRST => addr[22].ACLR
nRST => addr[23].ACLR
nRST => addr[24].ACLR
nRST => addr[25].ACLR
nRST => addr[26].ACLR
nRST => addr[27].ACLR
nRST => addr[28].ACLR
nRST => addr[29].ACLR
nRST => addr[30].ACLR
nRST => addr[31].ACLR
nRST => count[0].ACLR
nRST => count[1].ACLR
nRST => count[2].ACLR
nRST => count[3].ACLR
nRST => always1.IN1
ramif.ramload[0] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[1] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[2] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[3] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[4] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[5] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[6] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[7] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[8] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[9] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[10] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[11] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[12] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[13] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[14] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[15] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[16] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[17] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[18] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[19] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[20] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[21] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[22] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[23] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[24] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[25] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[26] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[27] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[28] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[29] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[30] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramload[31] <= ramload.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramstate[0] <= ramstate.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramstate[1] <= ramstate.DB_MAX_OUTPUT_PORT_TYPE
ramif.ramWEN => wren.DATAB
ramif.ramWEN => Equal1.IN1
ramif.ramWEN => Decoder0.IN1
ramif.ramWEN => Decoder1.IN1
ramif.ramWEN => always1.IN0
ramif.ramWEN => en[0].DATAIN
ramif.ramREN => Equal1.IN0
ramif.ramREN => Decoder0.IN0
ramif.ramREN => Decoder1.IN0
ramif.ramREN => always1.IN1
ramif.ramREN => en[1].DATAIN
ramif.ramstore[0] => ramif.ramstore[0].IN1
ramif.ramstore[1] => ramif.ramstore[1].IN1
ramif.ramstore[2] => ramif.ramstore[2].IN1
ramif.ramstore[3] => ramif.ramstore[3].IN1
ramif.ramstore[4] => ramif.ramstore[4].IN1
ramif.ramstore[5] => ramif.ramstore[5].IN1
ramif.ramstore[6] => ramif.ramstore[6].IN1
ramif.ramstore[7] => ramif.ramstore[7].IN1
ramif.ramstore[8] => ramif.ramstore[8].IN1
ramif.ramstore[9] => ramif.ramstore[9].IN1
ramif.ramstore[10] => ramif.ramstore[10].IN1
ramif.ramstore[11] => ramif.ramstore[11].IN1
ramif.ramstore[12] => ramif.ramstore[12].IN1
ramif.ramstore[13] => ramif.ramstore[13].IN1
ramif.ramstore[14] => ramif.ramstore[14].IN1
ramif.ramstore[15] => ramif.ramstore[15].IN1
ramif.ramstore[16] => ramif.ramstore[16].IN1
ramif.ramstore[17] => ramif.ramstore[17].IN1
ramif.ramstore[18] => ramif.ramstore[18].IN1
ramif.ramstore[19] => ramif.ramstore[19].IN1
ramif.ramstore[20] => ramif.ramstore[20].IN1
ramif.ramstore[21] => ramif.ramstore[21].IN1
ramif.ramstore[22] => ramif.ramstore[22].IN1
ramif.ramstore[23] => ramif.ramstore[23].IN1
ramif.ramstore[24] => ramif.ramstore[24].IN1
ramif.ramstore[25] => ramif.ramstore[25].IN1
ramif.ramstore[26] => ramif.ramstore[26].IN1
ramif.ramstore[27] => ramif.ramstore[27].IN1
ramif.ramstore[28] => ramif.ramstore[28].IN1
ramif.ramstore[29] => ramif.ramstore[29].IN1
ramif.ramstore[30] => ramif.ramstore[30].IN1
ramif.ramstore[31] => ramif.ramstore[31].IN1
ramif.ramaddr[0] => Equal0.IN31
ramif.ramaddr[0] => Equal2.IN31
ramif.ramaddr[0] => addr[0].DATAIN
ramif.ramaddr[1] => Equal0.IN30
ramif.ramaddr[1] => Equal2.IN30
ramif.ramaddr[1] => addr[1].DATAIN
ramif.ramaddr[2] => ramif.ramaddr[2].IN1
ramif.ramaddr[3] => ramif.ramaddr[3].IN1
ramif.ramaddr[4] => ramif.ramaddr[4].IN1
ramif.ramaddr[5] => ramif.ramaddr[5].IN1
ramif.ramaddr[6] => ramif.ramaddr[6].IN1
ramif.ramaddr[7] => ramif.ramaddr[7].IN1
ramif.ramaddr[8] => ramif.ramaddr[8].IN1
ramif.ramaddr[9] => ramif.ramaddr[9].IN1
ramif.ramaddr[10] => ramif.ramaddr[10].IN1
ramif.ramaddr[11] => ramif.ramaddr[11].IN1
ramif.ramaddr[12] => ramif.ramaddr[12].IN1
ramif.ramaddr[13] => ramif.ramaddr[13].IN1
ramif.ramaddr[14] => ramif.ramaddr[14].IN1
ramif.ramaddr[15] => ramif.ramaddr[15].IN1
ramif.ramaddr[16] => Equal0.IN15
ramif.ramaddr[16] => Equal2.IN15
ramif.ramaddr[16] => addr[16].DATAIN
ramif.ramaddr[17] => Equal0.IN14
ramif.ramaddr[17] => Equal2.IN14
ramif.ramaddr[17] => addr[17].DATAIN
ramif.ramaddr[18] => Equal0.IN13
ramif.ramaddr[18] => Equal2.IN13
ramif.ramaddr[18] => addr[18].DATAIN
ramif.ramaddr[19] => Equal0.IN12
ramif.ramaddr[19] => Equal2.IN12
ramif.ramaddr[19] => addr[19].DATAIN
ramif.ramaddr[20] => Equal0.IN11
ramif.ramaddr[20] => Equal2.IN11
ramif.ramaddr[20] => addr[20].DATAIN
ramif.ramaddr[21] => Equal0.IN10
ramif.ramaddr[21] => Equal2.IN10
ramif.ramaddr[21] => addr[21].DATAIN
ramif.ramaddr[22] => Equal0.IN9
ramif.ramaddr[22] => Equal2.IN9
ramif.ramaddr[22] => addr[22].DATAIN
ramif.ramaddr[23] => Equal0.IN8
ramif.ramaddr[23] => Equal2.IN8
ramif.ramaddr[23] => addr[23].DATAIN
ramif.ramaddr[24] => Equal0.IN7
ramif.ramaddr[24] => Equal2.IN7
ramif.ramaddr[24] => addr[24].DATAIN
ramif.ramaddr[25] => Equal0.IN6
ramif.ramaddr[25] => Equal2.IN6
ramif.ramaddr[25] => addr[25].DATAIN
ramif.ramaddr[26] => Equal0.IN5
ramif.ramaddr[26] => Equal2.IN5
ramif.ramaddr[26] => addr[26].DATAIN
ramif.ramaddr[27] => Equal0.IN4
ramif.ramaddr[27] => Equal2.IN4
ramif.ramaddr[27] => addr[27].DATAIN
ramif.ramaddr[28] => Equal0.IN3
ramif.ramaddr[28] => Equal2.IN3
ramif.ramaddr[28] => addr[28].DATAIN
ramif.ramaddr[29] => Equal0.IN2
ramif.ramaddr[29] => Equal2.IN2
ramif.ramaddr[29] => addr[29].DATAIN
ramif.ramaddr[30] => Equal0.IN1
ramif.ramaddr[30] => Equal2.IN1
ramif.ramaddr[30] => addr[30].DATAIN
ramif.ramaddr[31] => Equal0.IN0
ramif.ramaddr[31] => Equal2.IN0
ramif.ramaddr[31] => addr[31].DATAIN


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_99f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_99f1:auto_generated.data_a[0]
data_a[1] => altsyncram_99f1:auto_generated.data_a[1]
data_a[2] => altsyncram_99f1:auto_generated.data_a[2]
data_a[3] => altsyncram_99f1:auto_generated.data_a[3]
data_a[4] => altsyncram_99f1:auto_generated.data_a[4]
data_a[5] => altsyncram_99f1:auto_generated.data_a[5]
data_a[6] => altsyncram_99f1:auto_generated.data_a[6]
data_a[7] => altsyncram_99f1:auto_generated.data_a[7]
data_a[8] => altsyncram_99f1:auto_generated.data_a[8]
data_a[9] => altsyncram_99f1:auto_generated.data_a[9]
data_a[10] => altsyncram_99f1:auto_generated.data_a[10]
data_a[11] => altsyncram_99f1:auto_generated.data_a[11]
data_a[12] => altsyncram_99f1:auto_generated.data_a[12]
data_a[13] => altsyncram_99f1:auto_generated.data_a[13]
data_a[14] => altsyncram_99f1:auto_generated.data_a[14]
data_a[15] => altsyncram_99f1:auto_generated.data_a[15]
data_a[16] => altsyncram_99f1:auto_generated.data_a[16]
data_a[17] => altsyncram_99f1:auto_generated.data_a[17]
data_a[18] => altsyncram_99f1:auto_generated.data_a[18]
data_a[19] => altsyncram_99f1:auto_generated.data_a[19]
data_a[20] => altsyncram_99f1:auto_generated.data_a[20]
data_a[21] => altsyncram_99f1:auto_generated.data_a[21]
data_a[22] => altsyncram_99f1:auto_generated.data_a[22]
data_a[23] => altsyncram_99f1:auto_generated.data_a[23]
data_a[24] => altsyncram_99f1:auto_generated.data_a[24]
data_a[25] => altsyncram_99f1:auto_generated.data_a[25]
data_a[26] => altsyncram_99f1:auto_generated.data_a[26]
data_a[27] => altsyncram_99f1:auto_generated.data_a[27]
data_a[28] => altsyncram_99f1:auto_generated.data_a[28]
data_a[29] => altsyncram_99f1:auto_generated.data_a[29]
data_a[30] => altsyncram_99f1:auto_generated.data_a[30]
data_a[31] => altsyncram_99f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_99f1:auto_generated.address_a[0]
address_a[1] => altsyncram_99f1:auto_generated.address_a[1]
address_a[2] => altsyncram_99f1:auto_generated.address_a[2]
address_a[3] => altsyncram_99f1:auto_generated.address_a[3]
address_a[4] => altsyncram_99f1:auto_generated.address_a[4]
address_a[5] => altsyncram_99f1:auto_generated.address_a[5]
address_a[6] => altsyncram_99f1:auto_generated.address_a[6]
address_a[7] => altsyncram_99f1:auto_generated.address_a[7]
address_a[8] => altsyncram_99f1:auto_generated.address_a[8]
address_a[9] => altsyncram_99f1:auto_generated.address_a[9]
address_a[10] => altsyncram_99f1:auto_generated.address_a[10]
address_a[11] => altsyncram_99f1:auto_generated.address_a[11]
address_a[12] => altsyncram_99f1:auto_generated.address_a[12]
address_a[13] => altsyncram_99f1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_99f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_99f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_99f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_99f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_99f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_99f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_99f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_99f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_99f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_99f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_99f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_99f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_99f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_99f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_99f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_99f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_99f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_99f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_99f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_99f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_99f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_99f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_99f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_99f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_99f1:auto_generated.q_a[23]
q_a[24] <= altsyncram_99f1:auto_generated.q_a[24]
q_a[25] <= altsyncram_99f1:auto_generated.q_a[25]
q_a[26] <= altsyncram_99f1:auto_generated.q_a[26]
q_a[27] <= altsyncram_99f1:auto_generated.q_a[27]
q_a[28] <= altsyncram_99f1:auto_generated.q_a[28]
q_a[29] <= altsyncram_99f1:auto_generated.q_a[29]
q_a[30] <= altsyncram_99f1:auto_generated.q_a[30]
q_a[31] <= altsyncram_99f1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated
address_a[0] => altsyncram_fta2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fta2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fta2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fta2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fta2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fta2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fta2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fta2:altsyncram1.address_a[7]
address_a[8] => altsyncram_fta2:altsyncram1.address_a[8]
address_a[9] => altsyncram_fta2:altsyncram1.address_a[9]
address_a[10] => altsyncram_fta2:altsyncram1.address_a[10]
address_a[11] => altsyncram_fta2:altsyncram1.address_a[11]
address_a[12] => altsyncram_fta2:altsyncram1.address_a[12]
address_a[13] => altsyncram_fta2:altsyncram1.address_a[13]
clock0 => altsyncram_fta2:altsyncram1.clock0
data_a[0] => altsyncram_fta2:altsyncram1.data_a[0]
data_a[1] => altsyncram_fta2:altsyncram1.data_a[1]
data_a[2] => altsyncram_fta2:altsyncram1.data_a[2]
data_a[3] => altsyncram_fta2:altsyncram1.data_a[3]
data_a[4] => altsyncram_fta2:altsyncram1.data_a[4]
data_a[5] => altsyncram_fta2:altsyncram1.data_a[5]
data_a[6] => altsyncram_fta2:altsyncram1.data_a[6]
data_a[7] => altsyncram_fta2:altsyncram1.data_a[7]
data_a[8] => altsyncram_fta2:altsyncram1.data_a[8]
data_a[9] => altsyncram_fta2:altsyncram1.data_a[9]
data_a[10] => altsyncram_fta2:altsyncram1.data_a[10]
data_a[11] => altsyncram_fta2:altsyncram1.data_a[11]
data_a[12] => altsyncram_fta2:altsyncram1.data_a[12]
data_a[13] => altsyncram_fta2:altsyncram1.data_a[13]
data_a[14] => altsyncram_fta2:altsyncram1.data_a[14]
data_a[15] => altsyncram_fta2:altsyncram1.data_a[15]
data_a[16] => altsyncram_fta2:altsyncram1.data_a[16]
data_a[17] => altsyncram_fta2:altsyncram1.data_a[17]
data_a[18] => altsyncram_fta2:altsyncram1.data_a[18]
data_a[19] => altsyncram_fta2:altsyncram1.data_a[19]
data_a[20] => altsyncram_fta2:altsyncram1.data_a[20]
data_a[21] => altsyncram_fta2:altsyncram1.data_a[21]
data_a[22] => altsyncram_fta2:altsyncram1.data_a[22]
data_a[23] => altsyncram_fta2:altsyncram1.data_a[23]
data_a[24] => altsyncram_fta2:altsyncram1.data_a[24]
data_a[25] => altsyncram_fta2:altsyncram1.data_a[25]
data_a[26] => altsyncram_fta2:altsyncram1.data_a[26]
data_a[27] => altsyncram_fta2:altsyncram1.data_a[27]
data_a[28] => altsyncram_fta2:altsyncram1.data_a[28]
data_a[29] => altsyncram_fta2:altsyncram1.data_a[29]
data_a[30] => altsyncram_fta2:altsyncram1.data_a[30]
data_a[31] => altsyncram_fta2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_fta2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fta2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fta2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fta2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fta2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fta2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fta2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fta2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fta2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fta2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fta2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fta2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fta2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fta2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fta2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fta2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_fta2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_fta2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_fta2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_fta2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_fta2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_fta2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_fta2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_fta2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_fta2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_fta2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_fta2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_fta2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_fta2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_fta2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_fta2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_fta2:altsyncram1.q_a[31]
wren_a => altsyncram_fta2:altsyncram1.wren_a


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode4.data[0]
address_a[13] => decode_c8a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode5.data[0]
address_b[13] => decode_c8a:rden_decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a40.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a41.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a42.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a43.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a44.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a45.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a46.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a47.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[16] => ram_block3a48.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[17] => ram_block3a49.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[18] => ram_block3a50.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[19] => ram_block3a51.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[20] => ram_block3a52.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[21] => ram_block3a53.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[22] => ram_block3a54.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[23] => ram_block3a55.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[24] => ram_block3a56.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[25] => ram_block3a57.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[26] => ram_block3a58.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[27] => ram_block3a59.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[28] => ram_block3a60.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[29] => ram_block3a61.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[30] => ram_block3a62.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[31] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[16] => ram_block3a48.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[17] => ram_block3a49.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[18] => ram_block3a50.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[19] => ram_block3a51.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[20] => ram_block3a52.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[21] => ram_block3a53.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[22] => ram_block3a54.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[23] => ram_block3a55.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[24] => ram_block3a56.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[25] => ram_block3a57.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[26] => ram_block3a58.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[27] => ram_block3a59.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[28] => ram_block3a60.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[29] => ram_block3a61.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[30] => ram_block3a62.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[31] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_gob:mux6.result[0]
q_a[1] <= mux_gob:mux6.result[1]
q_a[2] <= mux_gob:mux6.result[2]
q_a[3] <= mux_gob:mux6.result[3]
q_a[4] <= mux_gob:mux6.result[4]
q_a[5] <= mux_gob:mux6.result[5]
q_a[6] <= mux_gob:mux6.result[6]
q_a[7] <= mux_gob:mux6.result[7]
q_a[8] <= mux_gob:mux6.result[8]
q_a[9] <= mux_gob:mux6.result[9]
q_a[10] <= mux_gob:mux6.result[10]
q_a[11] <= mux_gob:mux6.result[11]
q_a[12] <= mux_gob:mux6.result[12]
q_a[13] <= mux_gob:mux6.result[13]
q_a[14] <= mux_gob:mux6.result[14]
q_a[15] <= mux_gob:mux6.result[15]
q_a[16] <= mux_gob:mux6.result[16]
q_a[17] <= mux_gob:mux6.result[17]
q_a[18] <= mux_gob:mux6.result[18]
q_a[19] <= mux_gob:mux6.result[19]
q_a[20] <= mux_gob:mux6.result[20]
q_a[21] <= mux_gob:mux6.result[21]
q_a[22] <= mux_gob:mux6.result[22]
q_a[23] <= mux_gob:mux6.result[23]
q_a[24] <= mux_gob:mux6.result[24]
q_a[25] <= mux_gob:mux6.result[25]
q_a[26] <= mux_gob:mux6.result[26]
q_a[27] <= mux_gob:mux6.result[27]
q_a[28] <= mux_gob:mux6.result[28]
q_a[29] <= mux_gob:mux6.result[29]
q_a[30] <= mux_gob:mux6.result[30]
q_a[31] <= mux_gob:mux6.result[31]
q_b[0] <= mux_gob:mux7.result[0]
q_b[1] <= mux_gob:mux7.result[1]
q_b[2] <= mux_gob:mux7.result[2]
q_b[3] <= mux_gob:mux7.result[3]
q_b[4] <= mux_gob:mux7.result[4]
q_b[5] <= mux_gob:mux7.result[5]
q_b[6] <= mux_gob:mux7.result[6]
q_b[7] <= mux_gob:mux7.result[7]
q_b[8] <= mux_gob:mux7.result[8]
q_b[9] <= mux_gob:mux7.result[9]
q_b[10] <= mux_gob:mux7.result[10]
q_b[11] <= mux_gob:mux7.result[11]
q_b[12] <= mux_gob:mux7.result[12]
q_b[13] <= mux_gob:mux7.result[13]
q_b[14] <= mux_gob:mux7.result[14]
q_b[15] <= mux_gob:mux7.result[15]
q_b[16] <= mux_gob:mux7.result[16]
q_b[17] <= mux_gob:mux7.result[17]
q_b[18] <= mux_gob:mux7.result[18]
q_b[19] <= mux_gob:mux7.result[19]
q_b[20] <= mux_gob:mux7.result[20]
q_b[21] <= mux_gob:mux7.result[21]
q_b[22] <= mux_gob:mux7.result[22]
q_b[23] <= mux_gob:mux7.result[23]
q_b[24] <= mux_gob:mux7.result[24]
q_b[25] <= mux_gob:mux7.result[25]
q_b[26] <= mux_gob:mux7.result[26]
q_b[27] <= mux_gob:mux7.result[27]
q_b[28] <= mux_gob:mux7.result[28]
q_b[29] <= mux_gob:mux7.result[29]
q_b[30] <= mux_gob:mux7.result[30]
q_b[31] <= mux_gob:mux7.result[31]
wren_a => decode_jsa:decode4.enable
wren_b => decode_jsa:decode5.enable


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux7
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


