// Seed: 3667572599
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  always @(1 + (id_1)) begin
    if (id_2) id_0 <= id_1;
  end
  assign id_0 = 1;
  assign id_0 = 1;
endmodule
