"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DComputer-Aided+Design+.LB.ICCAD.RB.%2C+2007+IEEE%2FACM+International+Conference",2015/06/23 15:05:25
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"Compact modeling of variational waveforms","Zolotov, V.; Xiong, J.; Abbaspour, S.; Hathaway, D.J.; Visweswariah, C.","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","705","712","In ultra-deep sub-micron technologies, modeling waveform shapes correctly is essential for accurate timing and noise analysis. Due to process and environmental variations, there is a need for a variational waveform model that is compact, efficient and accurate. The mode) should capture correlations due to common dependence on process parameters. This paper proposes a waveform model derived from basic transformations of a nominal waveform in the absence of variations. The transformations are parameterized by variational quantities that capture the sensitivity of the waveform to process parameters. The resulting waveform model works well with current-source models for static timing analysis. Numerical results are presented to demonstrate the accuracy of the model both in capturing variational waveforms and in propagating waveforms through logic gates.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397348","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397348","","CMOS technology;Circuit optimization;DH-HEMTs;Electronic design automation and methodology;Integrated circuit interconnections;Manufacturing;Predictive models;Semiconductor device modeling;Shape;Timing","logic gates;timing circuits;waveform analysis","current-source models;logic gates;modeling waveform shapes;noise analysis;nominal waveform;static timing analysis;ultradeep submicron technologies;variational waveforms compact modeling;waveform propagation","","3","1","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach","Sathanur, A.V.; Chakraborty, R.; Jandhyala, V.","Washington Univ., Seattle","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","11","17","As technologies continue to shrink in size, modeling the effect of process variations on circuit performance is assuming profound significance. Process variations affect the on-chip performance of both active and passive components. This necessitates the inclusion of the effect of these variations on distributed interconnect structures in modeling overall circuit performance. In this work, first it is shown through field-solver simulations that larger process variations lead to non-Gaussian PDFs (probability density functions) for the circuit equivalent parameters of distributed passives. Next, a method for accurate statistical analysis of coupled circuit-EM (Electromagnetic) systems without computing the equivalent circuit parameters of EM-modeled objects is demonstrated. This method also obviates the need to generate random variables representing the equivalent circuit parameters, from distributions which are correlated, non-Gaussian and non-closed-form. The proposed approach relies on application of the response surface (RS) methodology to the y-parameters of both the circuit and the distributed structures independently and expressing the eventual performance measures through a suitable combination of the y-parameters. The eventual performance measures are expressed through a hierarchical approach in terms of the underlying Gaussian random variables representing the process parameters. A rapid response surface Monte Carlo (RSMC) analysis on these derived response surfaces furnishes the PDFs and can also be used to predict the yield based on different qualifying criteria and objective functions.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397237","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397237","","Analytical models;Circuit optimization;Circuit simulation;Electromagnetic coupling;Equivalent circuits;Integrated circuit interconnections;Radio frequency;Random variables;Response surface methodology;Statistical analysis","Monte Carlo methods;circuit simulation;equivalent circuits;integrated circuit modelling;probability;response surface methodology;statistical analysis","Gaussian random variable;RF circuits;circuit equivalent parameter;circuit modeling;circuit simulation;coupled circuit-electromagnetic system;equivalent circuit;field-solver simulation;nonGaussian probability density functions;response surface Monte Carlo;statistical analysis","","3","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A frequency-domain technique for statistical timing analysis of clock meshes","Wang, R.; Cheng-Kok Koh","Purdue Univ., Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","334","339","We propose a frequency-domain modeling technique with applications on the statistical timing analysis of clock mesh/grid networks. Using transmission lines to model clock mesh edges, we express the means and (co)variances of the sink arrival times as polynomial functions of the arrival times of the input signals and the wire widths of the mesh edges, with up to second order accuracy. Experimental results show that the proposed frequency-domain statistical timing analysis technique is efficient and accurate. The relative mean error is less than 1% and relative variance error less than 3%.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397286","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397286","","Clocks;Computer networks;Frequency domain analysis;Grid computing;Harmonic analysis;Signal analysis;Steady-state;Timing;Voltage;Wire","clocks;frequency-domain analysis;polynomials;statistical analysis;transmission lines","clock meshes;frequency-domain technique;polynomial functions;relative mean error;statistical timing analysis;transmission lines","","0","","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization","Xin Li; Taylor, B.; YuTsun Chien; Pileggi, L.T.","Carnegie Mellon Univ., Pittsburgh","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","450","457","The well-known Pelgrom model (S. Ray and B. Song, 2006) has demonstrated that the variation between two devices on the same die due to random mismatch is inversely proportional to the square root of the device area: sigma ~ 1/sqrt(Area). Based on the Pelgrom model, analog devices are sized to be large enough to werage out random variations. Importantly, with CMOS scaling, variations due to random doping fluctuations are making it exceedingly difficult to control device mismatches by sizing alone; namely, the devices have to be made so large that the benefits of CMOS scaling are not realized for analog and RF circuits. In this paper we propose a novel post-silicon timing methodology to reduce random mismatches for analog circuits in sub-90 nm CMOS. A novel dynamic programming algorithm is incorporated into a fast Monte Carlo simulation flow for statistical analysis and optimization of the proposed tunable analog circuits. We apply the proposed post-silicon tuning methodology to several commonly-used analog circuit blocks. We demonstrate that with the post-silicon tuning, device mismatch exponentially decreases as area increases: sigma-exp(-alpha-Area).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397306","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397306","","Analog circuits;CMOS analog integrated circuits;Circuit analysis;Circuit optimization;Doping;Fluctuations;Radio frequency;Semiconductor device modeling;Semiconductor process modeling;Timing","CMOS analogue integrated circuits;Monte Carlo methods;circuit tuning;dynamic programming;elemental semiconductors;silicon","CMOS scaling;Monte Carlo simulation flow;Pelgrom model;RF circuits;adaptive post-silicon tuning;analog circuits;dynamic programming algorithm;random doping fluctuations;statistical analysis","","9","1","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Analysis of large clock meshes via Harmonic-weighted model order reduction and port sliding","Xiaoji Ye; Peng Li; Min Zhao; Panda, R.; Jiang Hu","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","627","631","Clock meshes posses inherent low clock skews and excellent immunity to PVT variations, and have increasingly found their way to high-performance IC designs. However, analysis of such massively coupled networks is significantly hindered by the sheer size of the network and tight coupling between non-tree interconnects and large numbers of clock drivers. The presented Harmonic-weighted model order reduction algorithm is motivated by the key observation of the steady-state operation of the clock networks, and its efficiency is facilitated by the locality analysis via port sliding. The scalability of the analysis is significantly improved by eliminating the need of computing infeasible multi-port passive reduced order interconnect models with large port count. And the overall task is decomposed into tractable and naturally parallelizable model generation and FFT/Inverse-FFT operations, all on a per driver or per sink basis.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397335","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397335","","Algorithm design and analysis;Circuit simulation;Clocks;Concurrent computing;Harmonic analysis;Integrated circuit interconnections;MIMO;Reduced order systems;Scalability;Voltage","clocks;harmonic analysis;integrated circuit design","IC designs;PVT variations;clock drivers;harmonic-weighted model order reduction;inverse-FFT operations;large clock meshes;locality analysis;massively coupled networks;multiport passive reduced order interconnect models;port sliding","","8","","17","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method","Yang Yi; Peng Li; Sarin, V.; Weiping Shi","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","7","10","In this paper, we present the first BEM impedance extraction algorithm for multiple dielectrics. The effect of multiple dielectrics is significant and efficient modeling is challenging. However, previous BEM algorithms, including Fastlmp and EastPep, assume uniform dielectric, thus causing considerable errors. The new algorithm introduces a circuit formulation which makes it possible to utilizes either multilayer Green's function or equivalent charge method to extract impedance in multiple dielectrics. The novelty of the formulation is the reduction of the number of unknowns and the application of the hierarchical data structure. The hierarchical data structure permits efficient sparsification transformation and preconditioners to accelerate the linear equation solver. Experimental results demonstrate that the new algorithm is accurate and efficient. For uniform dielectric problems, the new algorithm is one magnitude faster than Fastlmp, while its results differ from Fastlmp within 2%. For multiple dielectrics problems, its relative error with respect to HFSS is below 3%.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397236","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397236","","Acceleration;Boundary element methods;Circuits;Data mining;Data structures;Dielectrics;Equations;Green's function methods;Impedance;Nonhomogeneous media","Green's function methods;boundary-elements methods;circuit CAD;data structures;dielectric materials;multilayers","3-D structures;BEM impedance extraction algorithm;equivalent charge method;hierarchical data structure;linear equation;multilayer Green's function;multiple dielectrics;preconditioned boundary element method;sparsification transformation","","4","","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Clustering based pruning for statistical criticality computation under process variations","Mogal, H.D.; Haifeng Qian; Sapatnekar, S.S.; Bazargan, K.","Minnesota Univ., Minneapolis","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","340","343","We present a new linear time technique to compute criticality information in a timing graph by dividing it into ""zones"". Errors in using tightness probabilities for criticality computation are dealt with using a new clustering based pruning algorithm which greatly reduces the size of circuit-level cutsets. Our clustering algorithm gives a 150times speedup compared to a pairwise pruning strategy in addition to ordering edges in a cutset to reduce errors due to Clark's MAX formulation. The clustering based pruning strategy coupled with a localized sampling technique reduces errors to within 5% of Monte Carlo simulations with large speedups in runtime.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397287","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397287","","Analysis of variance;Clustering algorithms;Computer errors;Coupling circuits;Delay effects;Integrated circuit interconnections;Personal communication networks;Runtime;Sampling methods;Timing","circuit analysis computing;statistical analysis","clustering based pruning strategy;linear time technique;statistical criticality computation","","8","1","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Sensitivity analysis for oscillators","Vytyaz, I.; Lee, D.C.; Hanumolu, P.K.; Un-Ku Moon; Mayaram, K.","Oregon State Univ., Corvallis","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","458","463","This paper presents an analysis for calculating sensitivities of an oscillator's periodic steady-state and perturbation projection vector to design, process, or environmental parameters. A general continuous-time formulation is described. Applications of the oscillator sensitivity analysis in design optimization and macromodeling are demonstrated through examples.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397307","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397307","","Circuit noise;Clocks;Design optimization;Digital systems;Process design;Radio frequency;Ring oscillators;Sensitivity analysis;Steady-state;Working environment noise","oscillators;sensitivity analysis","continuous-time formulation;oscillator periodic steady-state;perturbation projection vector;sensitivity analysis","","4","","14","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Sizing and placement of charge recycling transistors in MTCMOS circuits","Pakbaznia, E.; Pedram, M.; Fallah, F.","Southern California Univ., Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","791","796","A downside of using Multi-Threshold CMOS (MTCMOS) technique for leakage reduction is the energy consumption during transitions between sleep and active modes. Previously, a charge recycling (CR) MTCMOS architecture was proposed to reduce the large amount of energy consumption that occurs during the mode transitions in power-gated circuits. Considering the RC parasitics of the virtual ground and VDD lines, proper sizing and placement of charge-recycling transistors is key to achieving the maximum power saving. In this paper, we show that the sizing and placement problems of charge-recycling transistors in CR-MTCMOS can be formulated as a linear programming problem, and hence, can be efficiently solved using standard mathematical programming packages. The proposed sizing and placement techniques allow us to employ the CR-MTCMOS solution in large row-based standard cell layouts while achieving nearly the full potential of this power-gating architecture, i.e., we achieve 44% saving in switching energy due to the mode transition in CR-MTCMOS compared to standard MTCMOS.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397362","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397362","","CMOS logic circuits;CMOS technology;Chromium;Delay;Energy consumption;Linear programming;Logic devices;Mathematical programming;Recycling;Threshold voltage","CMOS integrated circuits;MOSFET;integrated circuit layout;integrated circuit packaging;linear programming;recycling","MTCMOS circuits;charge recycling transistor;leakage reduction;linear programming problem;multithreshold;placement techniques;power-gating architecture;row-based standard cell layout;sizing techniques;standard mathematical programming package","","1","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Module assignment for pin-limited designs under the stacked-Vdd paradigm","Yong Zhan; Tianpei Zhang; Sapatnekar, S.S.","Univ. of Minnesota, Minneapolis","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","656","659","This paper addresses the module assignment problem in pin-limited designs under the stacked-Vdd circuit paradigm. A partition-based algorithm is presented for efficiently assigning modules at the floorplanning level so as to reuse currents between the Vdd domains, and minimize the power wasted during the operation of the circuit. Experimental results on a DLX architecture show that compared with assigning modules to different Vdd rails using a bin-packing technique, the circuit generated by our algorithm has 32% lower wasted power, on average. In addition, experiments on a 3D IC example show that our module assignment approach is equally effective in reducing the power waste in 3D ICs.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397340","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397340","","Degradation;Logic circuits;Partitioning algorithms;Pins;Power generation;Power grids;Rails;Regulators;Three-dimensional integrated circuits;Voltage control","bin packing;circuit layout;network synthesis","DLX architecture;bin-packing technique;floorplanning;module assignment problem;partition-based algorithm;pin-limited design;stacked-Vdd circuit paradigm;stacked-Vdd paradigm","","3","","9","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Accurate detection for process-hotspots with vias and incomplete specification","Jingyu Xu; Sinha, S.; Chiang, C.C.","Synopsys Inc., Mountain View","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","839","846","This paper introduces the concept of via range patterns and incompletely specified range patterns to represent new types of process-hotspots. Via range patterns can represent process-hotspots containing vias that are a major source of lithography issues. An incompletely specified range pattern can accurately and succinctly represent a process-hotspot where any configuration of objects (that is unknown to the user apriori) can exist in some of its peripheral regions. These new types of range patterns cannot be accurately represented and/or detected using the concept of range patterns introduced in [7]. A new detection algorithm that can accurately detect these new types of patterns is also proposed. This is necessitated since the range pattern matching algorithm proposed earlier causes mismatches: it either misses true matches or reports false matches for these new kinds of patterns. Theoretical results show that the proposed algorithm prevents the incorrect mis-match issues, while experimental results on fab provided process-hotspots show the algorithm is computationally efficient and practical for use on real industrial designs.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397369","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397369","","Algorithm design and analysis;Bridges;Computational modeling;Computer industry;Detection algorithms;Lithography;Manufacturing industries;Manufacturing processes;Pattern matching;Stress","manufacturing systems","lithography issues;process-hotspots detection;real algorithm designs","","6","1","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Timing budgeting under arbitrary process variations","Ruiming Chen; Hai Zhou","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","344","349","Timing budgeting under process variations is an important step in a statistical optimization flow. We propose a novel formulation of the problem where budgets are statistical instead of deterministic as in existing works. This new formulation considers the changes of both the means and variances of delays, and thus can reduce the timing violation introduced by ignoring the changes of variances. We transform the problem to a linear programming problem using a robust optimization technique. Our approach can be used in late-stage design where the detailed distribution information is known, and is most useful in early-stage design since our approach does not assume specific underlying distributions. In addition, with the help of block-level timing budgeting, our approach can reduce the timing pessimism. Our approach is applied to the leakage power minimization problem. The results demonstrate that our approach can reduce timing violation from 690 ps to Ops, and the worst total leakage power by 17.50% on average.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397288","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397288","","Combinational circuits;Computer science;Costs;Delay;Fabrication;Linear programming;Minimization;Robustness;Timing;Very large scale integration","circuit optimisation;linear programming;statistical analysis","block-level timing budgeting;linear programming problem;statistical optimization flow","","0","","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture","Chen Dong; Deming Chen; Tanachutiwat, S.; Wang, Wei","Univ. of Illinois, Urbana-Champaign","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","758","764","In this paper, we introduce a novel reconfigurable architecture, named <i>3D nFPGA</i>, which utilizes 3D integration techniques and new nanoscale materials synergistically. The proposed architecture is based on CMOS-nano hybrid techniques that incorporate nanomaterials such as carbon nanotube bundles and nanowire crossbars into CMOS fabrication process. Using unique features of FPGAs and a novel 3D stacking method enabled by the application of nanomaterials, 3D nFPGA obtains a 4.5X footprint reduction compared to traditional CMOS-based 2D FPGAs. With a customized design automation flow, we evaluate the performance and power of 3D nFPGA driven by the 20 largest MCNC benchmarks. Results demonstrate that 3D nFPGA is able to provide a performance gain of 2.6X with a small power overhead comparing to the CMOS 2D FPGA architecture.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397357","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397357","","CMOS technology;Carbon nanotubes;Copper;Field programmable gate arrays;Logic arrays;Nanoscale devices;Nanostructured materials;Reconfigurable architectures;Routing;Switches","CMOS integrated circuits;carbon nanotubes;field programmable gate arrays;nanoelectronics;nanowires;reconfigurable architectures","3D nFPGA;CMOS 2D FPGA architecture;CMOS fabrication process;CMOS-nano hybrid techniques;CMOS/nanomaterial reconfigurable architecture;MCNC benchmarks;carbon nanotube bundles;customized design automation flow;nanoscale materials;nanowire crossbars;stacking method","","2","44","29","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Multi-layer interconnect performance corners for variation-aware timing analysis","Huebbers, F.; Dasdan, A.; Ismail, Y.","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","713","718","Parasitic interconnect corner methods are known to be inaccurate. This paper explains the sources of their errors and shows that errors in excess of 22% can occur in the predicted corner delays of a multi-layer stage in the presence of process variations. It is shown that exhaustive corner search methods are infeasible in practice as they have an exponential complexity in terms of required SPICE simulations with respect to the number of layers a stage is routed through. This exponential complexity is reduced to a linear one with a new simulation-based search method with the aid of stage delay properties. The ideas behind the simulation-based methodology are shown to be expandable to an analytical-based multi-layer performance comer location methodology. The simulated best/worst case delays based on these analytical corners produce errors below 4% as compared to the exhaustive search simulation based method.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397349","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397349","","Analytical models;Delay;Dielectrics;Error analysis;Manufacturing processes;Performance analysis;SPICE;Search methods;Timing;Wire","SPICE;integrated circuit interconnections;microprocessor chips","SPICE simulation;exponential complexity;microprocessor chip;multilayer interconnect performance corner method;variation-aware timing analysis","","1","","21","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Intsim: a CAD tool for optimization of multilevel interconnect networks","Sekar, D.C.; Naeemi, A.; Sarvari, R.; Davis, J.A.; Meindl, J.D.","Georgia Inst. of Technol., Atlanta","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","560","567","Interconnect issues are becoming increasingly important for ULSI systems. IntSim, an interconnect CAD tool, has been developed to obtain pitches of different wiring levels and die size for circuit blocks or logic cores of microchips. It includes a methodology for <i>co</i>-<i>optimization </i>of signal, power and clock interconnects, and a newly derived stochastic wiring distribution that gives reduced error than prior work when compared to measured data. Results of IntSim are found to match well with actual data from an analyzed microprocessor. Several case studies are conducted to show this CAD tool's utility as a system level simulator: (i) Wire resistivity increases due to size effects are projected to increase die size of a 22 nm low power logic core by 30% and power by 7%. (ii) When compared to a 22 nm low power logic core with copper interconnects, a similar logic core with carbon nanotube interconnects could reduce power by 25% and die area by 27%, or increase frequency by 15% and reduce die area by 11%. (iii) A future 22 nm 8 GHz 96 M gate logic core's power, die size and optimal multilevel interconnect architecture are predicted. A version of IntSim with a graphical user interface is available for download from www.ece.gatech.edu/research/labs/gsigroup.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397324","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397324","","Clocks;Integrated circuit interconnections;Logic circuits;Logic design;Optimization methods;Power measurement;Power system interconnection;Stochastic processes;Ultra large scale integration;Wiring","CAD;ULSI;electronic engineering computing;integrated circuit design;integrated circuit interconnections;integrated logic circuits;optimisation","CAD tool;IntSim;ULSI system;carbon nanotube interconnect;circuit block;graphical user interface;multilevel interconnect network;optimal multilevel interconnect architecture;stochastic wiring distribution;system level simulator","","16","","34","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains","Lei Cheng; Deming Chen; Wong, M.D.F.; Hutton, M.; Govig, J.","Univ. of Illinois at UC, Champaign","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","370","375","Modern FPGA chips contain multiple dedicated clocking networks, because nearly all real designs contain multiple clock domains. In this paper, we present an FPGA technology mapping algorithm targeting designs with multi-clock domains such as those containing multi-clocks, multi-cycle paths, and false paths. We use timing constraints to handle these unique clocking issues. We work on timing constraint graphs and process multiple arrival/required times for each node in the gate-level netlist. We also recognize and process constraint conflicts efficiently. Our algorithm produces a mapped circuit with the optimal mapping depth under timing constraints. To the best of our knowledge, this is the first FPGA mapping algorithm working with multi-clock domains. Experiments show that our algorithm is able to improve circuit performance by 16.8% on average after placement and routing for a set of benchmarks with multi-cycle paths, comparing to a previously published depth-optimal algorithm that does not consider multi-cycle paths.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397292","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397292","","Algorithm design and analysis;Circuit optimization;Clocks;Delay;Field programmable gate arrays;Logic;Network synthesis;Routing;Signal synthesis;Timing","clocks;field programmable gate arrays;logic design","FPGA design;false path;field programmable gate array;multiclock domain;multicycle path;timing constraint-driven technology mapping","","3","","22","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Device and architecture concurrent optimization for FPGA transient soft error rate","Yan Lin; Lei He","California Univ., Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","194","198","Late CMOS scaling reduces device reliability, and existing work has studied the permanent SER (soft error rate) for configuration memory in FPGA extensively. In this paper, we show that, continuous CMOS scaling dramatically increases the significance of FPGA chip-level transient soft errors in circuit elements other than configuration memory, and transient SER can no longer be ignored. We then develop an efficient, yet accurate, transient SER evaluation method, called trace based methodology, considering logic, electrical and latch-window maskings. By collecting traces on logic probability and sensitivity and re-using these traces for different device settings, we finally perform device and architecture concurrent optimization considering hundreds of device and architecture combinations. Compared to the commonly used FPGA architecture and device settings, device and architecture concurrent optimization can reduce the transient SER by 2.8times and reduce the product of energy, delay and transient SER by 1.8times.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397265","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397265","","Analytical models;Circuits;Delay;Error analysis;Field programmable gate arrays;Logic devices;Monte Carlo methods;Single event upset;Table lookup;Threshold voltage","CMOS logic circuits;field programmable gate arrays;optimisation;probability","CMOS scaling;FPGA transient soft error rate;architecture concurrent optimization;field programmable gate array;latch-window masking;logic probability;trace based methodology","","14","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Incremental learning approach and SAT model for boolean matching with donâ€™t cares","Kuo-Hua Wang; Chung-Ming Chan","Fu Jen Catholic Univ., Hsinchuang","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","234","239","In this paper, we will propose an incremental learning approach to solve Boolean matching for incompletely specified functions. This approach can incrementally analyze current feasible partial mappings, detect and eliminate redundant manipulations in a proactive way. A new type of signature exploiting single variable symmetries is also given to reduce the searching space. Moreover, a SAT model of Boolean matching will be proposed to handle large Boolean functions. Through the utilization of these novel mechanisms, a drastic improvement on the performance of our Boolean matching algorithms are achieved. The experimental results demonstrate the effectiveness and efficiency of the proposed learning-based and SAT-based Boolean matching algorithms on many large benchmarking circuits.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397271","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397271","","Boolean functions;Circuit testing;Cities and towns;Computer architecture;Computer science;Engines;Equations;Logic;Machine learning;Machine learning algorithms","Boolean functions;computability;learning (artificial intelligence)","Boolean functions;Boolean matching;SAT model;incremental learning","","2","","14","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An efficient algorithm for statistical circuit optimization using lagrangian relaxation","I-Jye Lin; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","119","124","Due to the technology scaling down, process variation has become a crucial challenge on both interconnect delay and reliability. To handle the process variation, statistical optimization has emerged as a popular technique for yield improvement. As a relatively new technique, second-order conic programming (SOCP) has recently attracted very much attention in the literature for statistical circuit optimization. However, we observe significant limitations of SOCP in its flexibility, accuracy, and scalability for statistical circuit optimization, especially when interconnects are considered. We thus present in this paper an effective and efficient alternative for multi-constrained statistical circuit optimization by both gate and wire sizing using Lagrangian relaxation (LR). Compared with SOCP, experimental results show that our LR-based algorithm can achieve much better solution quality by reducing 21% area and obtain 560X speed-up over SOCP.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397253","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397253","","Circuit optimization;Delay;Integrated circuit interconnections;Integrated circuit reliability;Integrated circuit technology;Lagrangian functions;Scalability;Timing;Very large scale integration;Wire","VLSI;circuit optimisation;integrated circuit reliability;statistical analysis","Lagrangian relaxation;process variation;second-order conic programming;statistical circuit optimization","","1","","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","Pingqiang Zhou; Yuchun Ma; Zhouyuan Li; Dick, R.P.; Li Shang; Hai Zhou; Xianlong Hong; Qiang Zhou","Tsinghua Univ., Beijing","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","590","597","Thermal issues are a primary concern in the three-dimensional (3D) integrated circuit (IC) design. Temperature, area, and wire length must be simultaneously optimized during 3D floorplanning, significantly increasing optimization complexity. Most existing floorplanners use combinatorial stochastic optimization techniques, hampering performance and scalability when used for 3D floorplanning. In this work, we propose and evaluate a scalable, temperature-aware, force-directed fioorplanner called 3D-STAF. Force-directed techniques, although efficient at reacting to physical information such as temperature gradients, must eventually eliminate overlap. This can cause significant displacement when used for heterogeneous blocks. To smooth the transition from an unconstrained 3D placement to a legalized, layer-assigned floorplan, we propose a three-stage force-directed optimization flow combined with new legalization techniques that eliminate white spaces and block overlapping during multi-layer floorplanning. A temperature-dependent leakage model is used within 3D-STAF to permit optimization based on the feedback loop connecting thermal profile and leakage power consumption. 3D-STAF has good performance that scales well for large problem instances. Compared to recently published 3D floorplanning work, 3D-STAF improves the area by 6%, wire length by 16%, via count by 22%, peak temperature by 6% while running nearly 4times faster on average.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397329","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397329","","Energy consumption;Feedback loop;Integrated circuit technology;Scalability;Simulated annealing;Stochastic processes;Temperature dependence;Three-dimensional integrated circuits;White spaces;Wire","integrated circuit layout;optimisation;stochastic processes","3D IC design;3D-STAF;combinatorial stochastic optimization;feedback loop connecting thermal profile;layer-assigned floorplan;leakage power consumption;legalization techniques;scalable temperature-leakage aware floorplanning;three-dimensional integrated circuit;three-stage force-directed optimization flow","","28","1","25","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Exploiting symmetry in SAT-based boolean matching for heterogeneous FPGA technology mapping","Yu Hu; Shih, V.; Majumdar, R.; Lei He","Univ. of California, Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","350","353","The Boolean matching problem is a key procedure in technology mapping for heterogeneous field programmable gate arrays (FPGA), and SAT-based Boolean matching (SAT-BM) provides a highly flexible solution for various FPGA architectures. However, the computational complexity of state-of-the-art SAT-BM prohibits its application practically. In this paper we propose an efficient SAT-BM algorithm by exploring function and architectural symmetries. While the most recent work obtained up to 13times speedup, we achieve up to 200times speedup, when both are compared to the original SAT-BM algorithm.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397289","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397289","","Circuits;Computational complexity;Computer architecture;Encoding;Field programmable gate arrays;Logic devices;Programmable logic arrays;Runtime;Space technology;Table lookup","Boolean functions;computability;field programmable gate arrays;logic design","SAT-based Boolean matching;architectural symmetry;exploring function;field programmable gate array;heterogeneous FPGA technology mapping","","8","","17","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays","Ben Jamaa, M.H.; Moselund, K.E.; Atienza, D.; Bouvet, D.; Ionescu, A.M.; Leblebici, Y.; De Micheli, G.","Integrated Syst. Lab. (LSI), Lausanne","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","765","772","Several technologies with sub-lithographic features are targeting the fabrication of crossbar memories in which the nanowire decoder is playing a major role. In this paper, we suggest a way to reduce the decoder size and keep it defect tolerant by using multiple threshold voltages (<i>V</i> <sub>T</sub>), which is enabled by our underlying technology. We define two types of multi-valued decoders and model the defects they undergo due to the <i>V</i> <sub>T</sub> variation. Multi-valued hot decoders yield better area saving than <i>n</i>-ary reflexive codes (NRC), and under severe conditions, NRC enables a non-vanishing part of the code space to recover. There are many combinations of decoder type and number of <i>V</i> <sub>T</sub>'s yielding equal effective memory capacities. The optimal choice saves area up to 24%. We also show that the precision of the addressing voltages for decoders with unreliable <i>V</i> <sub>T</sub>'s is a crucial parameter for the decoder design and permits large savings in memory area.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397358","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397358","","CMOS technology;Circuits;Decoding;Double-gate FETs;Fault tolerance;Laboratories;Logic arrays;Nanowires;Silicon on insulator technology;Switches","CMOS memory circuits;nanowires","fault-tolerant multi-level logic decoder;multi-valued hot decoders;multiple threshold voltages;n-ary reflexive codes;nanoscale crossbar memory arrays;nanowire decoder","","7","","31","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs","Weerasekera, R.; Li-Rong Zheng; Pamunuwa, D.; Tenhunen, H.","ELECTRUM 229, Kista","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","212","219","Because of the today's market demand for high-performance, high-density portable hand-held applications, electronic system design technology has shifted the focus from 2-D planar SoC single-chip solutions to different alternative options as tiled silicon and single-level embedded modules as well as 3-D integration. Among the various choices, finding an optimal solution for system implementation dealt usually with cost, performance and other technological trade-off analysis at the system conceptual level. It has been identified that the decisions made within the first 20% of the total design cycle time will ultimately result up to 80% of the final product cost. In this paper, we discuss appropriate and realistic metric for performance and cost trade-off analysis both at system conceptual level (up-front in the design phase) and at implementation phase for verification in the three-dimensional integration. In order to validate the methodology, two ubiquitous electronic systems are analyzed under various implementation schemes and discuss the pros and cons of each of them.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397268","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397268","","Circuit noise;Cost function;Dielectric substrates;Fabrication;Integrated circuit interconnections;Performance analysis;Power system interconnection;Radio frequency;Routing;Silicon","semiconductor device manufacture;system-on-chip","2D planar SoC single-chip solutions;cost trade-off analysis;design cycle time;electronic system design technology;high-density portable hand-held applications;single-level embedded modules;system conceptual level;systems-on-chip;tiled silicon","","36","","37","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Novel wire density driven full-chip routing for CMP variation control","Huang-Yu Chen; Chou, S.-J.; Yao-Wen Chang; Sheng-Lung Wang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","831","838","As nanometer technology advances, the post-CMP dielectric thickness variation control becomes crucial for manufacturing closure. To improve CMP quality, dummy feature filling is typically performed by foundries after the routing stage. However, tilling dummy features may greatly degrade the interconnect performance and lead to explosion of mask data. It is thus desirable to consider wire-density uniformity during routing to minimize the side effects from aggressive post-layout dummy filling. In this paper, we present a new full-chip grid-based routing system considering wire density for reticle planarization enhancement. To fully consider wire distribution, the router applies a novel two-pass, top-down planarity-driven routing framework, which employs a new density critical area analysis based on Voronoi diagrams and incorporates an intermediate stage of density-driven layer/track assignment based on incremental Delaunay triangulation. Experimental results show that our methods can achieve more balanced wire distribution than state-of-the-art works.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397368","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397368","","Degradation;Dielectrics;Explosions;Filling;Foundries;Manufacturing;Planarization;Routing;Thickness control;Wire","chemical mechanical polishing;computational geometry;mesh generation;nanowires","CMP variation control;Voronoi diagrams;dielectric thickness variation control;feature filling;full-chip grid-based routing system;incremental Delaunay triangulation;interconnect performance degradation;nanometer technology;reticle planarization enhancement;wire density driven full-chip routing","","2","","26","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Strategies for improving the parametric yield and profits of 3D ICs","Ferri, C.; Reda, S.; Bahar, R.I.","Brown Univ., Providence","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","220","226","Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ICs by reducing the communication time between different chip components through the use of short TSV-based vertical wires. This reduction is particularly attractive in processors where it is desirable to reduce, the access time between the main logic die and the L2 cache or the main memory die. Process variations in 2D ICs lead to a drop in parametric yield (as measured by speed, leakage and sales profits), which forces manufacturers to speed bin their chips and to sell slow chips at reduced prices. In this paper we develop a model to quantify the impact of process variations on the parametric yield of 3D ICs, and then we propose a number of integration strategies that use a graph-theoretic framework to maximize the performance, parametric yield and profits of 3D ICs. Comparing our proposed strategies to current yield-oblivious methods, it is demonstrated that it is possible to increase the number of 3D ICs in the fastest speed bins by almost 2times, while simultaneously reducing the number of slow ICs by 29.4%. This leads to an improvement in performance by up to 6.45% and an increase of about 12.48%-in total sales revenue using up-to-date market price models.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397269","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397269","","Force measurement;Integrated circuit modeling;Integrated circuit yield;Iris;Logic devices;Marketing and sales;Semiconductor device measurement;Through-silicon vias;Velocity measurement;Wires","graph theory;integrated circuit design;logic design","3D IC parametric yield;3D IC profit;3D integrated circuit;L2 cache;chip component;geometric 2D device scaling;graph theory;logic die;main memory die;market price model;process variation;through-silicon vias","","17","","35","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A fast band-matching technique for interconnect inductance modeling","Hong Li; Jain, J.; Cheng-Kok Koh; Balakrishnan, V.","Synopsys Inc., Mountain View","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","568","571","Sparsification of the inverse of inductance matrix L has been widely used to facilitate the interconnect simulation. The band-matching method, proposed in [5] was proven to be stable and optimal. However, the technique in [5] exhibits a cubic computation complexity. In this paper, we reveal additional relationship between the entries in band-matching inductance matrices. We propose a fast technique that can calculate the entries in the band-matching approximation, in linear computational time. Experiments show accurate results for proposed method with orders of magnitude improvement in computational time.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397325","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397325","","Computational complexity;Computational modeling;Computer simulation;Inductance;Linear approximation;Stability;Wires","computational complexity;integrated circuit interconnections;matrix algebra","computation complexity;fast band-matching inductance matrix;inductance matrix;interconnect inductance modeling;linear computational time","","0","","6","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An efficient method to identify critical gates under circuit aging","Wenping Wang; Zile Wei; Shengqi Yang; Yu Cao","Arizona State Univ., Tempe","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","735","740","Negative bias temperature instability (NBTI) is the leading factor of circuit performance degradation. Due to its complex dependence on operating conditions, especially signal probability, it is a tremendous challenge to accurately predict the degradation rate in reality. On the other hand, we demonstrate in this work that it is feasible to reliably predict the relative importance of gates under NBTI. By identifying critical gates that are the most important ones for timing degradation, we will be able to effectively protect the circuit from aging, with the minimum design overhead. The proposed method is based on a new timing analysis framework that integrates a NBTI-aware library. For each potential critical path, we prove that there exists a particular signal probability, which leads to the worst case of timing degradation. The search of such worst case signal probability provides a safe guardband for the degradation, yet avoiding overly pessimistic analysis. By applying this method to ISCAS and ITC benchmark circuits at the 65 nm node, we demonstrate that in average only 1% of total gates need to be protected in order to control the timing degradation within 10% in ten years. Since this method only requires one-time analysis of each critical path, it is very efficient in computation. With the information of critical gates available, it further enables other resilient design techniques to mitigate circuit aging under NBTI.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397353","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397353","","Aging;Circuit optimization;Degradation;Integrated circuit reliability;Libraries;Negative bias temperature instability;Niobium compounds;Protection;Timing;Titanium compounds","logic gates;probability","NBTI-aware library;circuit aging;circuit performance degradation;critical gates identification;negative bias temperature instability;worst case signal probability","","39","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Awards","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","ix","ix","","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397227","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397227","","Awards","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering","Karakonstantis, G.; Banerjee, N.; Roy, K.; Chakrabarti, C.","Purdue Univ., West Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","199","204","Power dissipation and tolerance to process variations pose conflicting design requirements. Scaling of voltage is associated with larger variations, while Vdd up-scaling or transistor up-sizing for process tolerance can be detrimental for power dissipation. However, for certain signal processing systems such as those used in color image processing, we noted that effective trade-offs can be achieved between Vdd scaling, process tolerance and ""output quality"". In this paper we demonstrate how these tradeoffs can be effectively utilized in the development of novel low-power variation tolerant architectures for color interpolation. The proposed architecture supports a graceful degradation in the PSNR (peak signal to noise ratio) under aggressive voltage scaling as well as extreme process variations in sub-70 nm technologies. This is achieved by exploiting the fact that some computations are more important and contribute more to the PSNR improvement compared to the others. The computations are mapped to the hardware in such a way that only the less important computations are effected by Vdd-scaling and process variations. Simulation results show that even at a scaled voltage of 60% of nominal Vdd value, our design provides reasonable image PSNR with 69% power savings.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397266","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397266","","Color;Colored noise;Computer architecture;Design methodology;Filtering;Interpolation;PSNR;Power dissipation;Signal processing;Voltage","filtering theory;image colour analysis;integrated circuit design;interpolation;power aware computing","color image processing;color interpolation filtering;error resiliency;output quality;power dissipation;process tolerance;voltage scaling","","9","","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Approximation algorithm for the temperature-aware scheduling problem","Sushu Zhang; Chatha, K.S.","Arizona State Univ. Tempe, Tempe","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","281","288","The paper addresses the problem of performance optimization for a set of periodic tasks with discrete voltage/frequency states under thermal constraints. We prove that the problem is NP-hard, and present a pseudo-polynomial optimal algorithm and a fully polynomial time approximation technique (FPTAS) for the problem. The FPTAS technique is able to generate solutions in polynomial time that are guaranteed to be within a designer specified quality bound (QB) (say within 1% of the optimal). We evaluate our techniques by experimentation with multimedia and synthetic benchmarks mapped on the 70 nm CMOS technology processor. The experimental results demonstrate our techniques are able to match optimal solutions when QB is set at 5%, can generate solutions that arc quite close to optimal (< 5%) even when QB is set at higher values (50%), and executes in few seconds (with QB > 25%) for large task sets with 120 nodes (while the optimal solution takes several hundred seconds). We also analyze the effect of different thermal parameters, such as the initial temperature, the final temperature and the thermal resistance.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397278","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397278","","Approximation algorithms;CMOS process;CMOS technology;Frequency;Optimization;Polynomials;Scheduling algorithm;Temperature;Thermal resistance;Voltage","approximation theory;computational complexity;processor scheduling","CMOS technology processor;NP-hard problem;approximation algorithm;heat flux;periodic tasks;pseudo-polynomial optimal algorithm;temperature-aware scheduling problem","","39","2","27","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Archer: a history-driven global routing algorithm","Ozdal, M.M.; Wong, M.D.F.","Intel Corp., Hillsboro","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","488","495","Global routing is an important step in the physical design process. In this paper, we propose a new global routing algorithm Archer, which resolves some of the most common problems with the state-of-the-art global routers. It is known that concurrent global routing algorithms are typically too expensive to be applied on today's large designs, which may contain up to a million nets. On the other hand, iterative rip-up and reroute (RNR) based algorithms are susceptible to getting stuck in local optimal solutions. In this paper, we propose an RNR-based global routing algorithm that guides the routing iterations out of local optima through effective usage of congestion histories. We also focus on the problem of how to enable a smooth trade-off between seemingly conflicting objectives of overflow and wirelength minimization. Furthermore, we propose a Lagrangian relaxation based bounded-length min-cost topology improvement algorithm that enables Steiner trees to change dynamically for the purpose of congestion optimization. Our experiments show that Archer obtains congestion-free solutions for all circuits in the standard ISPD98 benchmarks, which is the best result published so far. Furthermore, it produces better results than the best results reported in the ISPD-07 Global Routing Contest in terms of routability. Compared to FastRoute (Paa & Chu), which is the state-of-the-art RNR-based global routing algorithm, Archer improves routability by 30%, and reduces the wire lengths by 32% on the average on ISPD07 benchmarks.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397312","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397312","","Algorithm design and analysis;Circuit topology;History;Iterative algorithms;Lagrangian functions;Minimization;Process design;Routing;Standards publication;Wire","circuit optimisation;integrated circuit design;network routing;network topology;trees (mathematics)","Archer;Lagrangian relaxation;RNR-based global routing algorithm;Steiner trees;bounded-length min-cost topology improvement algorithm;concurrent global routing algorithms;congestion optimization;standard ISPD98 benchmarks;wirelength minimization","","20","2","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Unified adaptivity optimization of clock and logic signals","Shiyan Hu; Jiang Hu","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","125","130","VLSI design is increasingly sensitive to variations which often degrade the parametric yield. Post-silicon tuning techniques can compensate for specific variations on the die and thus significantly improve the yield. Previous works on adaptivity optimization for post-silicon tuning focus on either logic signal tuning or clock signal tuning. This paper proposes the first unified adaptivity optimization on logical and clock signal tuning, which enables us to significantly save resource. In addition, it does not need any assumption on variation distributions. Our unified optimization is based on a novel linear programming formulation which can be efficiently solved by an advanced robust linear programming technique. Due to the discrete nature of the problem, the continuous solution obtained from linear programming is then efficiently discretized. This procedure involves binary search accelerated dynamic programming, batch based optimization, and Latin Hypercube sampling based fast simulation. Our experimental results demonstrate that up to 50% area cost reduction can be obtained by the unified optimization compared to optimization on logic or clock alone. In addition, the proposed discretization approach significantly outperforms the alternatives in terms of solution quality and runtime.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397254","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397254","Clock Signal Tuning;Logic Signal Tuning;Post-Silicon Tuning;Robustness;Variation","Acceleration;Clocks;Degradation;Dynamic programming;Hypercubes;Linear programming;Logic programming;Robustness;Sampling methods;Very large scale integration","VLSI;dynamic programming;linear programming;logic design;sampling methods","Latin hypercube sampling based fast simulation;VLSI design;batch based optimization;binary search;clock signal tuning;discretization approach;dynamic programming;logic signal tuning;post-silicon tuning technique;robust linear programming technique;unified adaptivity optimization","","7","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Variation-aware task allocation and scheduling for MPSoC","Feng Wang; Nicopoulos, C.; Xiaoxia Wu; Yuan Xie; Vijaykrishnan, N.","Pennsylvania State Univ., University Park","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","598","603","As technology scales, the delay uncertainty caused by process variations has become increasingly pronounced in deep sub-micron designs. As a result, a paradigm shift from deterministic to statistical design methodology at all levels of the design hierarchy is inevitable [1]. In this paper, we propose a variation-aware task allocation and scheduling algorithm for Multiprocessor System-on-Chip (MPSoC) architectures to mitigate the impact of parameter variations. A new design metric, called <i>performance yield</i> and defined as the probability of the assigned schedule meeting the predefined performance constraints, is used to guide the task allocation and scheduling procedure. An efficient yield computation method for task scheduling complements and significantly improves the effectiveness of the proposed variation-aware scheduling algorithm. Experimental results show that our variation-aware scheduler achieves significant yield improvements. On average, 45% and 34% yield improvements over worst-case and nominal-case deterministic schedulers, respectively, can be obtained across the benchmarks by using the proposed variation-aware scheduler.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397330","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397330","","Costs;Design methodology;Embedded system;Hardware;Job shop scheduling;Multiprocessing systems;Performance analysis;Process design;Processor scheduling;Scheduling algorithm","microprocessor chips;scheduling;system-on-chip","MPSoC;Multiprocessor System-on-Chip;deterministic schedulers;parameter variations;performance yield;process variations;statistical design methodology;task scheduling;variation-aware task allocation;yield computation method","","20","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Combinational and sequential mapping with priority cuts","Mishchenko, A.; Sungmin Cho; Chatterjee, S.; Brayton, R.","California Univ., Berkeley","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","354","361","An algorithm for technology mapping of combinational and sequential logic networks is proposed and applied to mapping into K-input lookup-tables (K-LUTs). The new algorithm avoids the hurdle of computing all K-input cuts while preserving the quality of the results, in terms of area and depth. The memory and runtime of the proposed algorithm are linear in circuit size and quite affordable even for large industrial designs. For example, computing a good quality 6-LUT mapping of an AIG with 1 M nodes takes 150 Mb of RAM and 1 minute on a typical laptop. An extension of the algorithm allows for sequential mapping, which searches the combined space of all possible mappings and retimings. This leads to an 18-22% improvement in depth with a 3-5% LOT count penalty, compared to combinational mapping followed by retiming.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397290","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397290","","Algorithm design and analysis;Circuits;Computer architecture;Field programmable gate arrays;Logic arrays;Logic functions;Random access memory;Runtime;Space technology;Table lookup","combinational circuits;field programmable gate arrays;sequential circuits;table lookup","K-input lookup-tables;combinational logic networks;combinational mapping;priority cuts;sequential logic networks;sequential mapping","","18","1","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Combining static and dynamic defect-tolerance techniques for nanoscale memory systems","Biswas, S.; Gang Wang; Kastner, R.; Chong, F.T.; Metodi, T.S.","California Univ., Santa Barbara","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","773","778","Nanoscale technology promises dramatically increased device density, but also decreased reliability. With bit error rates projected to be as high as 10%, designing a usable nanoscale memory system poses a significant challenge. In particular, we need to bootstrap a sea of unreliable bits into contiguous address ranges which are preferably as large as 4K-byte virtual memory pages. We accomplish this bootstrapping through a combination of dynamic error correction codes within 32-bit blocks and a static defect map which tracks usability of these blocks. The key insight is that statically-determined defect locations can be much more powerful than dynamically correcting for unknown locations, but that defect maps are only practical at a coarse granularity. Using a combination of BCH error correction codes and a Bloom-Filter-based defect map, we achieve a memory efficiency of 60% and 13% for 4K-byte pages at 1% and 10% bit-error rates, respectively.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397359","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397359","","Bit error rate;CMOS technology;Error analysis;Error correction codes;Information filtering;Information filters;Manufacturing processes;Nanoscale devices;Prototypes;Usability","BCH codes;error correction codes;error statistics;integrated memory circuits;nanoelectronics","BCH error correction codes;Bloom-filter-based defect map;bit error rates;dynamic defect-tolerance techniques;dynamic error correction codes;nanoscale memory systems;static defect-tolerance techniques;virtual memory pages","","2","3","21","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Victim alignment in crosstalk aware timing analysis","Gandikota, R.; Chopra, K.; Blaauw, D.; Sylvester, D.; Becer, M.; Joao Geada","Univ. of Michigan, Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","698","704","Modeling the effect of coupling noise on circuit delay is a key issue in static timing analysis (STA) and involves the ""victim-aggressor alignment"" problem. As delay-noise depends strongly on the skew between the victim-aggressor input transitions', it is not possible to apriori identify the victim input transition that results in the latest arrival time at the victim. Several approaches that heuristically search for the worst-case victim-aggressor alignment have been proposed in literature. In this paper we present an analytical result that obviates the need to search for the worst-case victim input transition, thereby simplifying the victim-aggressor alignment problem significantly. Using the properties of standard nonlinear CMOS drivers, we show that regardless of the switching of the aggressors, the worst-case victim input transition is the one that switches at the latest point in its timing window. Although this result has been empirically observed in the industry, to the best of our knowledge, this is the first work that provides a rigorous analysis and shows that the result holds for both linear and non-linear drivers. We also show that limiting the alignment of the victim to only the latest victim input transition can significantly reduce the runtime of existing heuristic techniques with no loss of accuracy.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397347","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397347","","Capacitance;Circuit noise;Coupling circuits;Crosstalk;Delay effects;Delay estimation;Design automation;Engines;Switches;Timing","CMOS integrated circuits;circuit noise;delays;integrated circuit design;timing","circuit delay;coupling noise;crosstalk aware timing analysis;delay-noise depends;nonlinear CMOS drivers;static timing analysis;victim alignment;victim-aggressor alignment problem;victim-aggressor input transitions;worst-case victim input transition","","0","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Automated refinement checking of concurrent systems","Kundu, S.; Lerner, S.; Gupta, R.","California Univ., La Jolla","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","318","325","Stepwise refinement is at the core of many approaches to synthesis and optimization of hardware and software systems. For instance, it can be used to build a synthesis approach for digital circuits from high level specifications. It can also be used for post-synthesis modification such as in engineering change orders (ECOs). Therefore, checking if a system, modeled as a set of concurrent processes, is a refinement of another is of tremendous value. In this paper, we focus on concurrent systems modeled as communicating sequential processes (CSP) and show their refinements can be validated using insights from translation validation, automated theorem proving and relational approaches to reasoning about programs. The novelty of our approach is that it handles infinite state spaces in a fully automated manner. We have implemented our refinement checking technique and have applied it to a variety of refinements. We present the details of our algorithm and experimental results. As an example, we were able to automatically check an infinite state space buffer refinement that cannot be checked by current state of the art tools such as FDR. We were also able to check the data part of an industrial case study on the EP2 system.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397284","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397284","","Circuit synthesis;Digital circuits;Hardware;Humans;Manuals;Reasoning about programs;Refining;Silicon;Software systems;State-space methods","communicating sequential processes;concurrency control;formal specification;high level synthesis;reasoning about programs;state-space methods;theorem proving","EP2 system;automated refinement checking;automated theorem proving;communicating sequential processes;concurrent systems;digital circuits;engineering change orders;high level specifications;post-synthesis modification;reasoning about programs;refinement checking technique;state spaces;stepwise refinement;translation validation","","1","","34","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Selective shielding: a crosstalk-free bus encoding technique","Mutyam, M.","Int. Inst. of Inf. Technol., Hyderabad","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","618","621","With CMOS process technology scaling to deep submicron level, propagation delay across long on-chip buses is becoming one of the main performance limiting factors in high-performance designs. Propagation delay is very significant when adjacent wires are transitioning in opposite direction (i.e., crosstalk transitions) as compared to transitioning in the same direction. As crosstalk transitions have significant impact on propagation delay, several bus encoding techniques have been proposed in literature to eliminate such transitions. In this work, we propose a technique, namely, selective shielding, to eliminate crosstalk transitions. Compared to the conventional shielding technique, our technique significantly reduces the number of extra wires. We give a lower bound on the number of wires required to encode n-bit data using the selective shielding technique. We show that our technique achieves better energy savings and requires less area as compared to the other techniques.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397333","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397333","","Analytical models;CMOS process;CMOS technology;Capacitance;Crosstalk;Encoding;Energy efficiency;Information technology;Propagation delay;Wires","CMOS integrated circuits;crosstalk;electromagnetic shielding;field buses","CMOS process;crosstalk-free bus encoding technique;on-chip buses;propagation delay;selective shielding;submicron level","","2","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Stimulus generation for constrained random simulation","Kitchen, N.; Kuehlmann, A.","Univ. of California, Berkeley","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","258","265","Constrained random simulation is the main workhorse in today 's hardware verification flows. It requires the random generation of input stimuli that obey a set of declaratively specified input constraints, which are then applied to validate given design properties by simulation. The efficiency of the overall flow depends critically on (1) the performance of the constraint solver and (2) the distribution of the generated solutions. In this paper we discuss the overall problem of efficient constraint solving for stimulus generation for mixed Boolean/integer variable domains and propose a new hybrid solver based on Markov-chain Monte Carlo methods with good performance and distribution.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397275","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397275","","Computer industry;Formal verification;Hardware;Hybrid power systems;Input variables;Runtime;Scalability;State-space methods;System testing","Markov processes;Monte Carlo methods;circuit simulation;formal verification","Markov-chain Monte Carlo method;constrained random simulation;efficient constraint solving;hardware verification flows;hybrid solver;mixed Boolean/integer variable domain;stimulus generation","","16","","27","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A methodology for timing model characterization for statistical static timing analysis","Zhuo Feng; Peng Li","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","725","729","While the increasing need for addressing process variability in sub-90 nm VLSI technologies has sparkled a large body of statistical timing and optimization research, the realization of these techniques heavily depends on the availability of timing models that feed the statistical timing analysis engine. To target at this critical but less explored territory, in this paper, we present numerical and statistical modeling techniques that are suitable for the underlying timing model characterization infrastructure of statistical timing analysis. Our techniques are centered around the understanding that, while the widening process variability calls for accurate non-first-order timing models, their deployment requires well-controlled characterization techniques to cope with the complexity and scalability. We present a methodology by which timing variabilities in interconnects and nonlinear gates are translated efficiently into quadratic timing models suitable for accurate statistical timing analysis. Specific parameter reduction techniques are developed to control the characterization cost that is a function of number of variation sources. The proposed techniques are extensively demonstrated under the context of logic stage timing characterization involving interactions between logic gates and interconnects.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397351","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397351","","Algorithm design and analysis;Delay;Engines;Integrated circuit interconnections;Iterative algorithms;Logic gates;Optimization methods;Performance analysis;Timing;Very large scale integration","VLSI;circuit complexity;circuit optimisation;integrated circuit interconnections;logic design;logic gates;statistical analysis","VLSI technology;interconnects;logic gates;logic stage timing characterization;nonfirst-order timing model;nonlinear gates;process variability;quadratic timing model;statistical modeling;statistical static timing analysis;timing model characterization","","0","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Bounding L2 gain system error generated by approximations of the nonlinear vector field","Kin Cheong Sou; Megretski, A.; Daniel, L.","Massachusetts Inst. of Technol., Cambridge","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","879","886","Typical nonlinear model order reduction approaches need to address two issues: reducing the order of the model, and approximating the vector field. In this paper we focus exclusively on the second issue, and present results characterizing the repercussions at the system level of vector field approximations. The error assessment problem is formulated as the L2 gain upper bounding problem of a scaled feedback interconnection. Applying the small gain theorem in the proposed setup, we prove that the L2 gain of the error system is upper bounded by the L2 gain of the vector field approximation error, provided it is small. In addition, the paper also presents a numerical procedure, based on the IQC/LMI approach, to perform the error estimation task with less conservatism. A numerical example is given in this paper to demonstrate the practical implications of the presented results.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397375","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397375","","Approximation error;Computer errors;Cost function;Diodes;Distributed parameter circuits;Error analysis;Feedback;Transmission line matrix methods","approximation theory;error analysis;feedback;linear matrix inequalities;nonlinear control systems;reduced order systems;vectors","L2 gain upper bounding problem;LMI;error assessment;feedback;linear matrix inequality;nonlinear model order reduction;vector field approximation","","0","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Equalized interconnects for on-chip networks: modeling and optimization framework","Byungsub Kim; Stojanovic, V.","Massachusetts Inst. of Technol., Cambridge","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","552","559","This paper presents a modeling framework for fast design space exploration and optimization of equalized on-chip interconnects. The exploration is enabled by cross-layer modeling that connects the transistor and wire parameters to link performance, equalization coefficients, and architecture-friendly metrics (delay, energy-per-bit, and throughput density). Appropriate models are derived to speed-up the search by more than two orders of magnitude and make a million point design space searchable in less than two hours on a standard machine. With this approach we are able to find the best link design for target throughput, power and area constraints, thus enabling the architectural optimization of energy-efficient on-chip networks. For the same latency and throughput density, equalized interconnects optimized using the new methodology have up to 10times better energy-efficiency than optimized repeater interconnects.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397323","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397323","","Constraint optimization;Delay;Design optimization;Energy efficiency;Network-on-a-chip;Optimization methods;Repeaters;Space exploration;Throughput;Wire","logic design;network-on-chip;optimisation","crosslayer modeling;design space exploration;design space optimization;energy-efficient on-chip networks;equalized on-chip interconnects","","11","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"[Commentary]","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xiv","xv","Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397230","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397230","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Formal verification at higher levels of abstraction","Kroening, D.; Seshia, S.A.","Oxford Univ., Oxford","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","572","578","Most formal verification tools on the market convert a high-level register transfer level (RTL) design into a bit-level model. Algorithms that operate at the bit-level are unable to exploit the structure provided by the higher abstraction levels, and thus, are less scalable. This tutorial surveys recent advances in formal verification using high-level models. We present word-level verification with predicate abstraction and satisfiability modulo theories (SMT) solvers. We then describe techniques for term-level modeling and ways to combine word-level and term-level approaches for scalable verification.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397326","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397326","","Arithmetic;Circuit synthesis;Formal verification;Hardware design languages;Laboratories;Logic;Protocols;Registers;Simultaneous localization and mapping;Surface-mount technology","formal verification","abstraction;bit-level model;formal verification;high-level register transfer level;satisfiability modulo theories;term-level approaches;word-level approaches","","5","1","36","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Table of contents","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xvii","xxix","Presents the table of contents of the proceedings.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397232","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397232","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient computation of current flow in signal wires for reliability analysis","Agarwal, K.; Liu, F.","IBM Corp., Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","741","746","<i>Electromigration</i> (EM) and <i>self-heating</i> are critical reliability concerns for metal wires in high performance designs. EM reliability rules for a VLSI technology are typically expressed in terms of average, root-mean-square and peak current limits for each metal layer in the technology. To ensure EM reliability of a design, current flowing through each wire segment in the design should not violate the EM reliability rules. In this work, we present closed-from analytical models for efficient computation of average, root-mean-square and peak currents through any element in an arbitrary RC tree. The proposed models are validated against SPICE simulations for several RC nets extracted from an industrial ASIC design. The results show that the models exhibit very good accuracy with a mean error of only 3.1% in root-mean-square and 0.2% in average current estimation.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397354","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397354","","Analytical models;Computational modeling;Electromigration;High performance computing;Performance analysis;SPICE;Signal analysis;Signal design;Very large scale integration;Wires","VLSI;electric current;electromigration;reliability","VLSI technology;electromigration reliability rules;metal layer;metal wire;peak current limit;reliability analysis;root-mean-square;signal wire current flow;very large scale integration;wire segment","","8","1","25","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Can nano-photonic silicon circuits become an INTRA-chip interconnect technology?","Yablonovitch, E.","Univ. of California, Berkeley","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","309","309","Surprisingly, nano-photonk silicon has already emerged as a commercial INTER-chip optical communications technology. This was made possible by Silicon-on-Insulator (SOI), technology, which integrates many of the optical communications components directly in silicon CMOS chips. Intel and Luxtera have both announced > 10Gb/sec optical modulators, integrated into silicon. All the other customarily required opto-electronic components; detectors, waveguides, splitters, couplers, filters, etc., are fully executed in CMOS designs, as well. Continuous wave optical power is provided from off-chip, just as dc power is currently provided from off-chip. The initial commercial applications are optical 10Gb/s Ethernet, Infiniband, and other INTER-chip, communications applications. The question to be addressed in this talk, is whether silicon nano-photonics can now make the final jump, to INTRA-chip optical interconnects?","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397282","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397282","","CMOS technology;Communications technology;Integrated circuit interconnections;Integrated circuit technology;Integrated optics;Optical fiber communication;Optical filters;Optical interconnections;Optical modulation;Silicon on insulator technology","CMOS integrated circuits;integrated optics;integrated optoelectronics;nanoelectronics;optical communication;silicon-on-insulator","INTER-chip optical communications;INTRA-chip interconnect technology;continuous wave optical power;nano-photonic silicon circuits;opto-electronic components;silicon CMOS chips;silicon-on-insulator","","2","","4","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Monte-carlo driven stochastic optimization framework for handling fabrication variability","Khandelwal, V.; Srivastava, A.","Synopsys Inc., Hillsboro","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","105","110","Increasing effects of fabrication variability have inspired a growing interest in statistical techniques for design optimization. In this work, we propose a Monte-Carlo driven stochastic optimization framework that does not rely on the distribution of the varying parameters (unlike most other existing techniques). Stochastic techniques like successive sample mean optimization (SSMO) and stochastic decomposition present a strong framework for solving linear programming formulations in which the parameters behave as random variables. We consider binning-yield loss (BYL) as the optimization objective and show that we can get a provably optimal solution under a convex BYL function. We apply this framework for the MTCMOS sizing problem [Khandelwal, V., et al., 2005] using SSMO and stochastic decomposition techniques. The experimental results show that the solution obtained from stochastic decomposition based framework had 0% yield-loss, while the deterministic solution [Khandelwal, V., et al., 2005] had a 48% yield-loss.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397251","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397251","","Circuit optimization;Design optimization;Educational institutions;Fabrication;Linear programming;Performance analysis;Random variables;Statistical analysis;Stochastic processes;Timing","Monte Carlo methods;circuit CAD;linear programming;stochastic processes","Binning-Yield Loss;Monte-Carlo driven stochastic optimization framework;fabrication variability;linear programming formulation;random variable;statistical technique","","0","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"[Commentary]","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","x","x","Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397228","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397228","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Exploiting STI stress for performance","Kahng, A.B.; Sharma, P.; Topaloglu, R.O.","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","83","90","Starting at the 65 nm node, stress engineering to improve performance of transistors has been a major industry focus. An intrinsic stress source -shallow trench isolation -has not been fully utilized up to now for circuit performance improvement. In this paper, we present a new methodology that combines detailed placement and active-layer fill insertion to exploit STI stress for performance improvement. We perform process simulation of a production 65 nm STI technology to generate mobility and delay impact models for STI stress. Based on these models, we are able to perform STI stress-aware delay analysis of critical paths using SPICE. We then present our timing-driven optimization of STI stress in standard cell designs, using detailed placement perturbation to optimize PMOS performance and active-layer fill insertion to optimize NMOS performance. We assess our optimization on small designs implemented with a 65 nm production cell library and a standard synthesis, place and route flow. Our timing-driven optimization of STI stress impacts can improve clock frequency by between 7% to 11%. The frequency improvement through exploitation of STI stress comes at practically zero cost in terms of design area and wirelength.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397248","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397248","","Circuit optimization;Circuit simulation;Delay;Design optimization;Frequency;Isolation technology;Optimized production technology;Performance analysis;SPICE;Stress","SPICE;circuit optimisation;circuit simulation;critical path analysis;integrated circuit design;integrated circuit manufacture;stress analysis;technology CAD (electronics)","NMOS performance optimization;PMOS performance optimization;SPICE;STI stress;STI stress-aware delay analysis;TCAD process simulation;active-layer fill insertion;cell designs;critical path analysis;detailed placement perturbation;integrated circuit performance improvement;production 65 nm STI technology;shallow trench isolation;size 65 nm;timing-driven optimization","","25","2","25","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction","Peng Yu; Pan, D.Z.","Texas Univ., Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","847","853","As the 193 nm lithography is likely to be used for 45 nm and even 32 nm processes, much more stringent requirement will be posed on optical proximity correction (OPC) technologies. Currently, there are two OPC approaches - the model-based OPC (MB-OPC) and the inverse lithography technology (ILT). MB-OPC generates masks which is less complex compared with ILT. But ILT produces much better results than MB-OPC in terms of contour fidelity because ILT is a pixel based method. Observing that MB-OPC preserves the mask shape topologies which leads to a lower mask complexity, we combine the strengths of both methods - the topology invariant property and the pixel based mask representation. To the best of our knowledge, it is the first time that this topological invariant pixel based OPC (TIP-OPC) paradigm is proposed, which fills the critical hole of the OPC landscape and potentially has many new applications. Our technical novelty includes the lithography friendly mask topological invariant operations, the efficient fast Fourier transform based cost function sensitivity computation and the TIP-OPC algorithm. The experimental results show that TIP-OPC can achieve much better post OPC contours compared with MB-OPC while maintaining the mask shape topologies.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397370","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397370","","Cost function;Degradation;Electronics industry;Fast Fourier transforms;Image segmentation;Lithography;Optical sensors;Shape;Tagging;Topology","electronics industry;fast Fourier transforms;lithography;masks;sensitivity","TIP-OPC;cost function sensitivity computation;fast Fourier transform;inverse lithography technology;mask complexity;mask shape topologies;model-based OPC;optical proximity correction;pixel-based mask representation;topological invariant paradigm;topology invariant property","","3","2","28","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Incremental component implementation selection: enabling ECO in compositional system synthesis","Ghiasi, S.","Univ. of California, Davis","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","131","134","The component implementation selection problem (CISP) is to select the appropriate implementation for components of a design, such that the timing constraint is met and some global design objective is optimized. CISP is a generic problem that implicitly or explicitly appears in many stages of CAD flow. In this paper, we present, a methodology for quick and efficient updating of CISP solutions in face of incremental engineering changes. For a commonly-used formulation, we discuss necessary and sufficient conditions for optimality of a CISP solution based on which, we develop an algorithm that maintains both validity and optimality of a solution subject to incremental changes. We implemented our approach to incrementally update the threshold voltage assignment solution for a netlist going through engineering changes. On average, our method ran over 300 times faster than the ""from-scratch"" solver, while delivering the same results.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397255","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397255","","Constraint optimization;Delay;Design automation;Design optimization;Energy dissipation;Maintenance engineering;Radio access networks;Sufficient conditions;Threshold voltage;Timing","directed graphs;electronic design automation","CAD flow;compositional system synthesis;directed graph;incremental component implementation selection;threshold voltage assignment solution","","0","","9","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Optimal bus sequencing for escape routing in dense PCBs","Hui Kong; Tan Yan; Wong, M.D.F.; Ozdal, M.M.","Illinois Univ., Urbana","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","390","395","The PCB routing problem has become so difficult that no commercial CAD software can provide an automatic solution for high-end boards. Existing algorithms for escape routing, an important step in PCB routing, are net-centric. Directly applying these algorithms will result in mixing nets of different buses together. But in practice, it is preferred to bundle together nets in a bus. Thus the bus-centric escape routing problem can be naturally divided into two subproblems: (1) finding a subset of buses that can be routed on the same layer without net mixings and crossings, which we refer to as the bus sequencing problem, and (2) finding the escape routing solutions for each chosen bus, which can be solved by a net-centric escape router. In this paper, we solve the bus sequencing problem. We introduce a new optimization problem called the longest common interval Sequence (LCIS) problem and model the bus sequencing problem as an LCIS problem. By using dynamic programming and balanced search tree data structure, we present an LCIS algorithm which can find an optimal solution in O(n log n) time. We also show that O(n log n) is a lower-bound for this problem and thus the time complexity of our algorithm is also the best possible.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397296","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397296","","Binary search trees;Circuit synthesis;Dynamic programming;Heuristic algorithms;Packaging;Pins;Printed circuits;Routing;Tree data structures;Wires","circuit complexity;circuit optimisation;dynamic programming;network routing;printed circuits;tree searching","PCB routing problem;balanced search tree data structure;bus-centric escape routing problem;dynamic programming;longest common interval sequence problem;net-centric routing;optimal bus sequencing;time complexity","","6","","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Checking equivalence of quantum circuits and states","Viamontes, G.F.; Markov, I.L.; Hayes, J.P.","Lockheed Martin ATI., Cherry Hill","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","69","74","Among the post-CMOS technologies currently under investigation, quantum computing (QC) holds a special place. QC offers not only extremely small size and low power, but also exponential speed-ups for important simulation and optimization problems. It also poses new CAD problems that are similar to. but more challenging, than the related problems in classical (non-quantum) CAD. such as determining if two states or circuits are functionally equivalent. While differences in classical states are easy to detect, quantum states, which are represented by complex-valued vectors, exhibit subtle differences leading to several notions of equivalence. This provides flexibility in optimizing quantum circuits, but leads to difficult new equivalence-checking issues for simulation and synthesis. We identify several different equivalence-checking problems and present algorithms for practical benchmarks, including quantum communication and search circuits, which are shown to be very fast and robust for hundreds of qubits.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397246","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397246","","Circuit simulation;Circuit synthesis;Computational modeling;Computer architecture;Flexible printed circuits;Logic circuits;Phase measurement;Protection;Quantum computing;Robustness","circuit CAD;quantum communication;quantum computing","CAD;checking equivalence;complex-valued vectors;post-CMOS technologies;quantum circuits;quantum communication;quantum computing;quantum states","","13","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test","Mangassarian, H.; Veneris, A.; Safarpour, S.; Benedetti, M.; Smith, D.","Toronto Univ., Toronto","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","240","245","Many CAD for VLSI techniques use time-frame expansion, also known as the iterative logic array representation, to model the sequential behavior of a system. Replicating industrial-size designs for many time-frames may impose impractically excessive memory requirements. This work proposes a performance-driven, succinct and parametrizable quantified Boolean formula (QBF) satisfiability encoding and its hardware implementation for modeling sequential circuit behavior. This encoding is then applied to three notable CAD problems, namely bounded model checking (BMC), sequential test generation and design debugging. Extensive experiments on industrial circuits confirm outstanding run-time and memory gains compared to state-of-the-art techniques, promoting the use of QBF in CAD for VLSI.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397272","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397272","","Circuit testing;Design automation;Encoding;Hardware;Logic arrays;Logic design;Logic testing;Performance evaluation;Sequential circuits;Very large scale integration","Boolean algebra;VLSI;computer debugging;iterative methods;logic CAD;logic arrays;logic testing;sequential circuits","CAD;VLSI;bounded model checking;design debugging;industrial circuits;iterative logic array representation;parametrizable quantified Boolean formula;performance-driven QBF;sequential circuit;sequential test generation;time-frame expansion","","11","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Author index","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xxx","xl","The author index contains an entry for each author and coauthor included in the proceedings record.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397233","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397233","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Fast exact toffoli network synthesis of reversible logic","Wille, R.; Grosse, D.","Univ. of Bremen, Bremen","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","60","64","The research in the field of reversible logic is motivated by its application in low-power design, optical computing and quantum computing. Hence synthesis of reversible logic has become a very important research area in the last years. In this paper exact algorithms for the synthesis of generalized Toffoli networks are considered. We present an improvement of an existing synthesis approach that is based on Boolean Satisfiability. Furthermore, the principle limits of the original and the improved approach are shown. Then, we propose a new method using problem specific knowledge during the synthesis process to overcome these limits. Experimental results demonstrate improvements of the overall synthesis time up to four orders of magnitude.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397244","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397244","","Boolean functions;Computer architecture;Cost function;Encoding;Logic design;Network synthesis;Optical computing;Optical design;Quantum computing;Surface-mount technology","Boolean functions;computability;logic circuits;logic design;low-power electronics;network synthesis","Boolean satisfiability;Toffoli network synthesis;exact algorithms;generalized Toffoli networks;low-power design;optical computing;quantum computing;reversible logic","","15","","25","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"High-performance routing at the nanometer scale","Roy, J.A.; Markov, I.L.","Univ. of Michigan, Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","496","502","In this work we describe significant improvements to core routing technologies and outperform the best results from the ISPD '07 global routing contest, as well as previous literature, in terms of route completion, runtime and total wirelength. In particular, our router, FGR, improves upon wirelengths produced by BoxRouter and MaizeRouter in March 2007 by 9.9% and 8.4%. respectively. Additionally, we reveal the mathematical basis of negotiated-congestion routing. offer comprehensive analysis of existing routing techniques and discuss several applications at the nanometer scale.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397313","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397313","","Algorithm design and analysis;Delay;Electronic design automation and methodology;Lagrangian functions;Research and development;Routing;Runtime;Timing;Very large scale integration;Wire","VLSI;nanoelectronics;network routing","FGR router;global routing contest;high-performance routing;nanometer scale;negotiated-congestion routing","","30","2","33","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Automating post-silicon debugging and repair","Kai-Hui Chang; Markov, I.L.; Bertacco, V.","Univ. of Michigan, Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","91","98","Modern IC designs have reached unparalleled levels of complexity, resulting in more and more bugs discovered after design tape-out However, so far only very few EDA tools for post-silicon debugging have been reported in the literature. In this work we develop a methodology and new algorithms to automate this debugging process. Key innovations in our technique include support for the physical constraints specific to post-silicon debugging and the ability to repair functional errors through subtle modifications of an existing layout. In addition, our proposed post-silicon debugging methodology (FogClear) can repair some electrical errors while preserving functional correctness. Thus, by automating this traditionally manual debugging process, our contributions promise to reduce engineers' debugging effort. As our empirical results show, we can automatically repair more than 70% of our benchmark designs.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397249","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397249","","Computer bugs;Debugging;Electronic design automation and methodology;Error correction;Logic testing;Manufacturing;Process design;Silicon;Technological innovation;Time to market","elemental semiconductors;integrated circuit design;silicon","EDA tools;FogClear;IC designs;Si;functional errors repair;post-silicon debugging automation","","15","","29","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Soft-edge flip-flops for improved timing yield: design and optimization","Joshi, V.; Blaauw, D.; Sylvester, D.","Michigan Univ., Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","667","673","Parameter variations cause high yield losses due to their large impact on circuit delay. In this paper, we propose the use of so-called soft-edge flip-flops as an effective way to mitigate these yield losses. Soft-edge flip-flops have a small window of transparency (ranging from 0.25-3 FO4) instead of a hard edge, allowing limited cycle stealing on critical paths, and thus compensating for delay variations. By enabling time borrowing, soft-edge flip-flops allow random delay variations to average out across multiple logic stages. In addition, they address small amounts of delay unbalance between logic stages, further maximizing the frequency of operation. We develop a library of soft-edge flip-flops with varying amounts of softness. We show that the power and area overhead of soft-edge flip-flops grows directly with the amount of softness. We then propose a statistically aware flip-flop assignment algorithm that maximizes the gain in timing yield while minimizing the incurred power overhead. Experimental results on a wide range of benchmark circuits show that the proposed approach improves the mean delay by 1.9-22.3% while simultaneously reducing the standard deviation of delay by 1.9-24.1% while increasing power by a small amount (0.3-2.8%).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397342","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397342","","Circuits;Clocks;Delay effects;Design optimization;Flip-flops;Frequency;Latches;Libraries;Logic;Timing","delays;flip-flops;logic design;timing","benchmark circuits;circuit delay;high yield losses;incurred power overhead minimization;mean delay;random delay variations;soft-edge flip-flops","","8","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Introduction","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","i","ii","Presents the introductory welcome message from the conference proceedings.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397224","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397224","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Compatibility path based binding algorithm for interconnect reduction in high level synthesis","Taemin Kim; Xun Liu","North Carolina State Univ., Raleigh","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","435","441","This paper describes a register and functional unit (FU) binding algorithm in high level synthesis. Our algorithm targets the reduction of multiplexer inputs. Since multiplexers connect multiple inputs to FUs or registers, the multiplexer count is a good indicator of the interconnect complexity. Reducing the number of multiplexer inputs results in reducing interconnect cost. Specifically, our algorithm constructs a weighted and ordered compatibility graph, and binds operations that form a long path in the graph together. As a result, operations with many flow dependencies and common inputs are bound to same FU, leading to a small number of FU inputs. In addition, the operation variables generated by a single FU are assigned to the same register so that connections between FUs and registers are reduced. We have implemented our algorithm within a MATLAB to Verilog conversion tool, and applied it to a suite of benchmark programs. Our experimental results have shown that the proposed scheme achieves 11.8%. 43.6% and 58.8% multiplexer input count reduction on average over weighted bipartite matching algorithm, k-cofamily algorithm and left edge algorithm, respectively. To assess the impact on interconnect reduction, we have generated layouts of the circuits from our Verilog description. It is shown that our approach delivers a 10.1% reduction in total wire-length of global interconnects with minor area overhead of register and FUs in comparison to the best previously proposed scheme.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397304","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397304","","Costs;Fabrication;Hardware design languages;High level synthesis;Integrated circuit interconnections;MATLAB;Multiplexing;Power system interconnection;Registers;Transistors","hardware description languages;high level synthesis;multiplexing equipment","Verilog conversion tool;compatibility path based binding algorithm;functional unit;high level synthesis;interconnect complexity;interconnect reduction;multiplexer;register","","8","","27","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Run-time adaptive on-chip communication scheme","Al Faruque, M.A.; Ebi, T.; Henkel, J.","Univ. of Karlsruhe, Karlsruhe","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","26","31","During run-time varying workloads and/or constraints in embedded systems require run-time adaptivity to provide a high degree of efficiency during any operation mode/scenario. Design time decisions can often only cover certain scenarios and fail in efficiency when hard-to-predict system scenarios occur. We are presenting the first approach of an adaptive on-chip communication scheme. It provides an adaptive routing/path allocation algorithm to meet a required level of QoS (guaranteed bandwidth). In our architecture adaptive runtime links are established by re-assigning buffer blocks on-demand. This adaptive buffer allocation scheme increases the buffer utilization and decreases the overall buffer use on an average of 42% in our case study analysis compared to a fixed buffer assignment strategy. The area overhead introduced by the adaptive scheme can be traded-off against the flexibility in order to select an available path and on-demand buffer allocation. We demonstrate the advantage by using various real world digital media applications and compare our approach to the state-of-the-art static on-chip communication schemes.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397239","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397239","","Bandwidth;Embedded system;Hardware;Network topology;Network-on-a-chip;Parallel processing;Routing;Runtime;System-on-a-chip;Telecommunication traffic","bandwidth allocation;buffer storage;embedded systems;multiprocessor interconnection networks;network routing;quality of service;storage allocation;system-on-chip","QoS;adaptive buffer allocation scheme;adaptive routing algorithm;adaptive runtime links;buffer utilization;design time decisions;embedded systems;guaranteed bandwidth;hard-to-predict system scenarios;operation mode-scenario;path allocation algorithm;run-time adaptive on-chip communication scheme;run-time varying workloads","","15","","23","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Skew aware polarity assignment in clock tree","Po-Yuan Chen; Kuan-Hsien Ho; TingTing Hwang","Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","376","379","In modern sequential VLSI designs, clock tree plays an important role in synchronizing different components in a chip. To reduce peak current and power/ground noises caused by clock network, assigning different signal polarities to clock buffers is proposed in previous work. Although peak current and power/ground noises are minimized by signal polarities assignment, an assignment without timing information may increase the clock skew significantly. As a result, a timing-aware signal polarities assigning technique is necessary. In this paper, we propose a novel signal polarities assigning technique which can not only reduce peak current and power/ground noises simultaneously but also render the clock skew in control. The experimental result shows that the clock skew produced by our algorithm is 94% of original clock skew in average while the dock skews produced by three algorithms (Partition. MST, Matching) [5] are 235%, 272%, and 283%, respectively. Moreover, our algorithm is as efficient as the three algorithms of [5] in reducing peak current and power/ground noises.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397293","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397293","","Circuit noise;Clocks;Computer science;Inverters;Noise reduction;Partitioning algorithms;Switches;Synchronization;Timing;Very large scale integration","VLSI;clocks;sequential circuits;trees (mathematics)","clock tree;sequential VLSI design;signal polarity assigning technique;skew aware polarity assignment;very large scale integrated circuit","","3","","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions","Bond, B.N.; Daniel, L.","Massachusetts Inst. of Technol., Cambridge","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","860","867","In this paper we present several results concerning the stabilization of piecewise-linear reduced order models. We include proofs of internal and external stability for models whose system matrices possess special structures. We then introduce a new projection scheme, and a new set of weighting functions which allow us to extend some of these results to piecewise-linear systems comprised of arbitrary matrices, at least one of which is Hurwitz. Included are an algorithm for creating switching piecewise-linear reduced models comprised of globally exponentially stable systems, and stable simulation results for a system which produces unstable results when using the standard TPWL method.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397372","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397372","","Bonding;Circuit stability;Laboratories;Linear systems;Lyapunov method;Nonlinear systems;Piecewise linear techniques;Read only memory;Reduced order systems;Switching systems","asymptotic stability;piecewise linear techniques","TPWL method;exponentially stable systems;piecewise-linear reduced order models;projection functions;stabilization;weighting functions","","8","","21","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An incremental learning framework for estimating signal controllability in unit-level verification","Wen, C.H.-P.; Wang, Li.-C.; Bhadra, J.","Nat. Chiao-Tung Univ., Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","250","257","Unit-level verification is a critical step to the success of full-chip functional verification for microprocessor designs. In the unit-level verification, a unit is first embedded in a complex software that emulates the behavior of surrounding units, and then a sequence of stimuli is applied to measure the functional coverage. In order to generate such a sequence, designers need to comprehend the relationship between boundaries at the unit under verification and at the inputs to the emulation software. However, figuring out this relationship can be very difficult. Therefore, this paper proposes an incremental learning framework that incorporates an ordered-binary-decision-forest(OBDF) algorithm, to automate estimating the controllability of unit-level signals and to provide full-chip level information for designers to govern these signals. Mathematical analysis shows that the proposed OBDF algorithm has lower model complexity and lower error variance than the previous algorithms. Meanwhile, a commercial microprocessor core is also applied to demonstrate that controllability of input signals on the load/store unit in the microprocessor core can be estimated automatically and information about how to govern these signals can also be extracted successfully.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397274","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397274","","Algorithm design and analysis;Controllability;Data mining;Embedded software;Emulation;Mathematical analysis;Mathematical model;Microprocessors;Signal design;Software measurement","binary decision diagrams;controllability;learning (artificial intelligence);logic CAD;microprocessor chips","full-chip functional verification;incremental learning framework;microprocessor designs;ordered-binary-decision-forest;signal controllability;stimuli sequence;unit-level verification","","3","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A general model for performance optimization of sequential systems","Bufistov, D.; Cortadella, J.; Kishinevsky, M.; Sapatnekar, S.","Univ. Politecnica de Catalunya, Barcelona","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","362","369","Retiming, c-slow retiming and recycling are different transformations for the performance optimization of sequential circuits. For retiming and c-slow retiming, different models that provide exact solutions have already been proposed. An exact model for recycling was yet unknown. This paper presents a general formulation that covers the combination of the three schemes for performance optimization. It provides an exact model based on integer linear programming that resorts to the structural theory of marked graphs. A set of experiments has been designed to show the benefits in performance obtained by combining retiming and recycling. The results also show the applicability of the method in large circuits.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397291","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397291","","Clocks;Degradation;Delay;Flip-flops;Optimization;Recycling;Registers;Sequential circuits;System performance;Throughput","circuit optimisation;graph theory;integer programming;linear programming;sequential circuits","c-slow retiming;integer linear programming;marked graph;recycling;sequential circuits","","2","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Gate sizing by lagrangian relaxation revisited","Jia Wang; Das, D.; Hai Zhou","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","111","118","In this paper, we formulate the generalized convex sizing (GCS) problem that unifies and generalizes the sizing problems. We revisit the approach to solve the sizing problem by Lagrangian relaxation, point out several misunderstandings in the previous works, and extend the approach to handle general convex delay functions in the GCS problems. We identify a class of proper GCS problems whose objective functions in the simplified dual problem are differentiable and show many practical sizing problems, including the simultaneous sizing and clock skew optimization problem, are proper. We design an algorithm based on the method of feasible directions to solve proper GCS problems. The algorithm will provide evidences for infeasible GCS problems according to a condition derived by us. Experimental results confirm the efficiency and the effectiveness of our algorithm when the Elmore delay model is used.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397252","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397252","","Algorithm design and analysis;Circuits;Clocks;Computer science;Delay effects;Design optimization;Lagrangian functions;Timing;Very large scale integration;Wire","convex programming;delays;logic circuits;logic gates","Elmore delay model;clock skew optimization;convex delay functions;gate sizing;generalized convex sizing;lagrangian relaxation","","4","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Data locality enhancement for CMPs","Kandemir, M.","Pennsylvania State Univ., University Park","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","155","159","As chip multiprocessors (CMPs) are being increasingly used in embedded computing, optimizing data locality considering interprocessor interactions is becoming critical. To address this problem, this paper proposes a new abstraction called the interprocessor data reuse vector, which captures the reuse distance (in terms of loop iterations) between successive accesses to a given data element from different processors. Based on this reuse vector, we then present a data locality optimization scheme. A unique characteristic of this scheme is that it allows application of different transformations to different processors of the CMP if this helps improve locality of data shared across processors. We automated our approach within an optimizing compiler and collected statistics using eight application codes. Our results indicate that the proposed code restructuring is very effective in practice (about 9% savings in performance over a standard data locality optimizer).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397259","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397259","","Cache memory;Code standards;Computer science;Data engineering;Embedded computing;Network-on-a-chip;Optimizing compilers;Statistical distributions;Statistics;Yarn","embedded systems;logic CAD;microprocessor chips;multiprocessing systems;program compilers;program control structures;system-on-chip","chip multiprocessor design;code restructuring;data abstraction;data locality enhancement scheme;data locality optimization scheme;embedded computing;interprocessor data reuse vector;interprocessor interaction;loop iteration;optimizing compiler","","1","","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Estimation of delay test quality and its application to test generation","Kajihara, S.; Morishima, S.; Yamamoto, M.; Xiaoqing Wen; Fukunaga, M.; Hatayama, K.; Aikyo, T.","Kyushu Inst. of Technol., Iizuka","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","413","417","As a method to evaluate delay test quality of test patterns, SDQM (statistical delay quality model) has been proposed for transition faults. In order to derive better test quality by SDQM, the following two things are important: for each transition fault, (1) to find out the accurate length of the longest sensitizable paths along which the fault is activated and propagated, and (2) to generate a test pattern that detects the fault through as long paths as possible. In this paper, we propose a method to calculate the length of the potentially sensitizable longest path for detection of a transition fault. In addition, we develop a procedure to extract path information that helps high quality transition ATPG. Experimental results show that the proposed method not only derives more accurate SDQL (statistical delay quality level) but also enhances the test quality of generated test patterns.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397300","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397300","","Automatic test pattern generation;Circuit faults;Circuit testing;Data mining;Delay estimation;Fault detection;Fault diagnosis;Logic testing;Test pattern generators;Timing","automatic test pattern generation;circuit analysis computing;delay estimation;statistical analysis","statistical delay quality model;test generation;transition fault","","1","","23","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A hybrid scheme for compacting test responses with unknown values","Chao, M.C.-T.; Kwang-Ting Cheng; Seongmoon Wang; Chakradhar, S.T.; Wen-Long Wei","Nat. Chiao Tung Univ., Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","513","519","This paper presents a hybrid compaction scheme for test responses containing unknown values, which consists of a space compactor and an unknown-blocking multiple input signature registers (MISR). The proposed scheme guarantees no coverage loss for the modeled faults. The proposed hybrid scheme can also be tuned to observe any user-specified percentage of responses for controlling the coverage loss for un-modeled faults. The experimental results demonstrate that, in comparison with a space compactor or an unknown-blocking MISR alone, the hybrid compaction scheme achieves a lower coverage loss without demanding more test-data volume. In addition, we propose a quantitative approach to estimate the required percentage of observable responses for the proposed scheme, directly based on a test-quality metric of un-modeled faults.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397316","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397316","","Automatic test pattern generation;Chaos;Circuit faults;Compaction;Fault detection;Logic;National electric code;Observability;Signal generators;Testing","automatic test pattern generation;circuit testing;fault diagnosis;logic testing;shift registers","coverage loss;fault model;space compactor;test quality metric;test response compaction;unknown-blocking multiple input signature registers","","2","1","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Untangling twisted nets for bus routing","Tan Yan; Wong, M.D.F.","Illinois Univ., Urbana","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","396","400","Previous works of Ozdal and Wong on PCB bus routing assume matched pin ordering for both sides. But in practice, the pin ordering might be mismatched and the nets become twisted. In this paper, we propose a preprocessing step to untangle such twisted nets. We also present an algorithm to solve this untangling problem. Our algorithm produces an optimal single-detour routing scheme that rematches the pin ordering. By integrating our preprocessing step into the bus router in the work of Ozdal and Wong , we show that many routing problems that cannot be solved previously can now be solved with insignificant increase in runtime.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397297","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397297","","Clocks;Dynamic programming;Frequency;Heuristic algorithms;Large-scale systems;Pins;Printed circuits;Routing;Runtime;Wires","network routing;printed circuit design;system buses","PCB bus routing;matched pin ordering;optimal single-detour routing scheme;untangling twisted net","","3","","6","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors","Gopalakrishnan, S.; Kalla, P.; Meredith, M.B.; Enescu, F.","Univ. of Utah, Salt Lake City","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","143","148","Polynomial computations over fixed-size bit-vectors are found in many practical datapath designs. For efficient RTL synthesis, it is important to identify good decompositions of the polynomial into smaller/simpler units. Symbolic computer algebra algorithms and tools have been used for this purpose. However, fixed-size (m) bit-vector arithmetic is polynomial algebra over the finite integer ring Z<sub>2</sub>m, which is a non-unique factorization domain (non-UFD). While non-UFDs provide an extra freedom to search for decompositions, they complicate polynomial manipulation as traditional division-based algorithms are inapplicable. This paper presents new mathematical concepts for polynomial decomposition over Z<sub>2</sub>m, for RTL synthesis over fixed-size m-bit vectors. Given a polynomial, we identify a specific set of linear expressions and compute the Grobner bases of their ideal (over non-UFD Z<sub>2</sub>m) using syzygies. This basis serves as good building-blocks for the given computation. A decomposition is identified by subsequent Grobner basis reduction. Experimental results demonstrate significant area savings due to our approach, as compared against contemporary datapath synthesis techniques.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397257","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397257","","Algebra;Arithmetic;Cities and towns;Data engineering;Design engineering;Digital signal processing;Filters;Pixel;Polynomials;Signal processing algorithms","data flow graphs;high level synthesis;polynomial approximation;process algebra;vectors","Grobner basis reduction;RTL synthesis;fixed-size bit-vector;polynomial datapath;symbolic computer algebra algorithm","","6","","34","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Inductive equivalence checking under retiming and resynthesis","Jiang, J.R.; Wei-Lun Hung","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","326","333","Retiming and resynthesis are among the most important techniques for practical sequential circuit optimization. However, their applicability is much limited due to verification concerns. Overcoming the verification bottleneck is a supreme task. This paper studies both the theoretical and practical aspects of inductive verification on the equivalence between circuits under retiming and resynthesis transformation. We study the completeness condition of the inductive approach to equivalence checking and show that prior work is only complete for circuits transformed under retiming or resynthesis. but not both. We overcome prior limitation and make complete the equivalence checking for circuits transformed up to retiming+resynthesis-!-retiming. The theoretical insights lead to a robust satisfiability formulation of verification under various retiming and resynthesis scenarios. Experimental results demonstrate the scalability of the approach. Several previously unverifiable circuits and unverifiable transformation scenarios can now be verified effectively.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397285","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397285","","Circuit optimization;Circuit synthesis;Data structures;Hardware;History;Registers;Robustness;Scalability;Sequential circuits;Signal detection","circuit optimisation;logic testing;sequential circuits;synchronisation","inductive equivalence checking;resynthesis technique;retiming technique;sequential circuit optimization","","6","1","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Sparse and passive reduction of massively coupled large multiport interconnects","Nakhla, N.; Nakhla, M.; Achar, R.","Carleton Univ., Ottawa","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","622","626","The large number of ports in an interconnect structure is a critical limiting factor when applying model-order reduction. This is due to the fact that the size of the reduced model grows rapidly with increasing the number of ports, leading to large and dense circuit matrices. To address this problem, a novel method based on transverse partitioning and waveform relaxation is proposed for passive model-order reduction of massively coupled large multiport interconnects. The new method effectively replaces the tightly coupled multiport reduced model with decoupled 2-port subcircuits. In addition to preserving the advantages of model-order reduction, the computational complexity of the new method grows only linearly with the number of lines.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397334","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397334","","Computational complexity;Convergence;Coupling circuits;Differential equations;Frequency;Integrated circuit interconnections;Multiconductor transmission lines;Time domain analysis;Transmission line matrix methods;Voltage","computational complexity;integrated circuit interconnections;matrix algebra","computational complexity;coupled large multiport interconnects;dense circuit matrices;passive model-order reduction;sparse-passive reduction;transverse partitioning;waveform relaxation","","1","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A fast and high-capacity electromagnetic solution for high- speed IC design","Gan, H.; Dan Jiao","Purdue Univ. West Lafayette, Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","1","6","This paper proposes a fast and high-capacity electromagnetic solution, time-domain layered finite element reduction recovery (LAFE-RR) method, for high-frequency modeling and simulation of large-scale on-chip circuits. This method rigorously reduces the matrix of a multilayer system to that of a single-layer one regardless of the original problem size. More important, the matrix reduction is achieved analytically, and hence the CPU and memory overheads are minimal. The recovery of solutions in all other layers involves only forward and backward substitution of matrices of single-layer size. The memory cost is also modest-requiring only the memory needed for the factorization of a single layer sparse matrix. The improved performance applies to any arbitrarily shaped multilayer structure. Numerical and experimental results are presented to demonstrate the accuracy, efficiency, and capacity of the proposed method.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397235","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397235","High capacity;IC;electromagnetics;finite element method;modeling;simulation;time domain","Central Processing Unit;Circuit simulation;Costs;Electromagnetic modeling;Finite element methods;High speed integrated circuits;Large-scale systems;Nonhomogeneous media;Sparse matrices;Time domain analysis","electromagnetic devices;finite element analysis;integrated circuit design;sparse matrices;time-domain analysis","high-capacity electromagnetic solution;high-speed IC design;large-scale onchip circuits;memory overheads;multilayer system matrix;single layer sparse matrix;time-domain layered finite element reduction recovery","","5","","14","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Probabilistic decision diagrams for exact probabilistic analysis","Abdollahi, A.","Univ. of California, Riverside","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","266","272","A decision diagram based framework is proposed for representing the probabilistic behavior of circuits with faulty gates. The authors introduce probabilistic decision diagrams (PDD) as an exact computational tool which along with vast expressive power holds many other useful properties such as space efficiency (on average) and efficient manipulation algorithms (polynomial in size.) An algorithm for constructing the PDD for a circuit is proposed. Useful information about probabilistic behavior of the circuit (such as output error probability for arbitrary input probability distribution) can be directly extracted from the PDD representation. Experimental results demonstrate the effectiveness and applicability of the proposed approach.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397276","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397276","","Circuit analysis;Circuit faults;Circuit synthesis;Data mining;Error probability;Inverters;Logic circuits;Nanoscale devices;Probability distribution;Redundancy","error statistics;probability","computational tool;error probability;manipulation algorithms;probabilistic analysis;probabilistic decision diagrams;probability distribution","","15","","21","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance","Kunhyuk Kang; Sang Phill Park; Roy, K.; Alam, M.A.","Purdue Univ., Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","730","734","Negative bias temperature instability (NBTI) in MOSFETs is one of the major reliability concerns in sub-100 nm technologies. So far, studies of NBTI and its impact on circuit performance have assumed an average behavior of the degradation process. However, in very short channel devices, finite number of Si-H bonds in the channel can induce a statistical random variation of the degradation process. This results in significant random Vt variations in PMOS transistor. The NBTI induced variation depends on operating temperature and the effective stress period for the specific device. In this paper, we analyze the impact of stochastic temporal NBTI variations and propose a compact circuit level Vt model. Using the proposed model, we show how temporal Vt variations can affect the lifetime performance of different circuit topologies including 6T SRAM cell and random combinational logic circuits.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397352","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397352","","Circuit optimization;Degradation;Life estimation;Lifetime estimation;MOSFETs;Negative bias temperature instability;Niobium compounds;Stress;Temperature dependence;Titanium compounds","MOSFET;network analysis;semiconductor device reliability;statistical analysis","6T SRAM cell;MOSFET;PMOS transistor;Si-H bonds;circuit topology;degradation process;lifetime circuit performance;lifetime performance;negative bias temperature instability;random combinational logic circuit;statistical random variation;statistical variation estimation;stochastic temporal NBTI variations analysis;temporal NBTI degradation;very short channel devices","","26","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Cachecompress: a novel approach for test data compression with cache for IP embedded cores","Hao Fang; Chenguang Tong; Bo Yao; Xiaodi Song; Xu Cheng","Peking Univ., Beijing","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","509","512","In this paper, we propose a novel test data compression technique named CacheCompress, which combines selective encoding and dynamic dictionary based encoding. Depending on the number of specified bits, a test data word is either encoded in a single code word or as a lookup in the dictionary. Explicit dictionary initialization is not required since the content of the dictionary is updated during testing. The dictionary itself only contains the most recently used patterns, thus it exhibits a behaviour similar to a cache. Experiments show that our technique achieves higher compression ratio than other recent compression schemes while the dictionary size has been dramatically reduced.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397315","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397315","","Automatic test pattern generation;Circuit testing;Decoding;Dictionaries;Encoding;Microprocessors;Research and development;Test data compression","cache storage;data compression;dictionaries;encoding","CacheCompress;IP embedded cores;dynamic dictionary;selective encoding;test data compression","","2","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Early planning for clock skew scheduling during register binding","Min Ni; Memik, S.O.","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","429","434","Design decisions made during high-level synthesis usually have great impacts on the later design stages. In this paper, We present a general framework, which plans for the clock skew-scheduling in physical design stages during register binding in high-level synthesis. Our proposed technique pursues the optimality of the native objective functions of the register binding problem. At the same time, it ensures not invalidating the subsequent clock skew scheduling for optimizing the clock period. We use the switching power as the native objective of our register binding problem. The problem is first formulated as a MILP problem. An acceleration scheme based on the concept of weakly compatible edge set (WCES) is proposed to speed up the MILP solver to obtain the optimal solution. Then, we present our heuristic algorithm to reduce the running time further. The experimental results show that on average our acceleration scheme can speed up the solver by 8.6 times, and our heuristic is 70 times faster than the solver with a 5.25% degradation of the native objective. The minimum and maximum degradation among our benchmark set are 0.82% and 12.2%, respectively.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397303","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397303","","Acceleration;Clocks;Computer science;Degradation;Heuristic algorithms;High level synthesis;Measurement;Optical wavelength conversion;Processor scheduling;Registers","high level synthesis;integer programming;linear programming;scheduling;synchronisation","MILP solver;clock skew scheduling;heuristic algorithm;high-level synthesis;register binding problem;weakly compatible edge set acceleration scheme","","7","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates","Yu Hu; Das, S.; Trimberger, S.; Lei He","UCLA, Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","188","193","Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the. programmable logic block (PLB) to reduce area and power and increase performance in FP-GAs. However, it is unclear whether incorporating macro-gates with wide inputs inside PLBs is beneficial. In this paper, we first propose a methodology to extract a small set of logic functions that are able to implement a large portion of functions for given FPGA applications. Assuming that the extracted logic functions are implemented by macro-gates in PLBs, we then develop a complete synthesis flow for such heterogeneous PLBs with mixed LUTs and macro-gates. The flow includes a cut-based delay and area optimized technology mapping, a mixed binary integer and linear programming based area recovery algorithm to balance the resource utilization of macro-gates and LUTs for area-efficient packing, and a SAT-based packing. We finally evaluate the proposed heterogeneous FPGA using the newly developed flow and show that mixing LUT and macro-gates, both with 6 inputs, improves performance by 16.5% and reduces logic area by 30% compared to using merely 6-input LUTs.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397264","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397264","","Delay;Field programmable gate arrays;Linear programming;Logic design;Logic functions;Logic programming;Programmable logic arrays;Programmable logic devices;Resource management;Table lookup","field programmable gate arrays;integer programming;linear programming;logic design;table lookup","SAT-based packing algorithm;area recovery algorithm;binary integer programming;heterogeneous FPGA;linear programming;logic functions;lookup tables;macro-gates;programmable logic block","","5","","27","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Scalable exploration of functional dependency by interpolation and incremental SAT solving","Chih-Chun Lee; Jiang, J.-H.R.; Chung-Yang Huang; Mishchenko, A.","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","227","233","Functional dependency is concerned with rewriting a Boolean function f as a function h over a set of base functions {g<sub>1</sub>, ..., g<sub>n</sub>), i.e. f = h(g<sub>1</sub>, ..., g<sub>n</sub>). It plays an important role in many aspects of electronic design automation (EDA), ranging from logic synthesis to formal verification. Prior approaches to the exploration of functional dependency are based on binary decision diagrams (BDDs), which may not be easily scalable to large designs. This paper proposes a novel reformulation that extensively exploits the capability of modern satisfiability (SAT) solvers. Thereby, functional dependency is detected effectively through incremental SAT solving, and the dependency function h, if it exists, is obtained through Craig interpolation. The main strengths of the proposed approach include: (1) fast detection of functional dependency with modest memory consumption and thus scalable to large designs, (2) a full capacity to handle a large set of base functions and thus discovering dependency whenever exists, and (3) potential application to large-scale logic optimization and verification reduction. Experimental results show the proposed method is far superior to prior work and scales well in dealing with the largest ISCAS89 and ITC99 benchmark circuits with up to 200 K gates.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397270","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397270","","Binary decision diagrams;Boolean functions;Circuit synthesis;Data structures;Electronic design automation and methodology;Explosions;Formal verification;Interpolation;Logic design;Space technology","Boolean functions;binary decision diagrams;electronic design automation;formal verification","Boolean function;Craig interpolation;ISCAS89 circuits;ITC99 benchmark circuits;binary decision diagrams;electronic design automation;formal verification logic synthesis;functional dependency;interpolation incremental SAT solving;memory consumption;satisfiability solvers;verification reduction","","13","","26","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"[Commentary]","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xvi","xvi","Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the conference event and publication of the proceedings record.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397231","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397231","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip","Yi Wang; Dan Zhao","Louisiana Univ., Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","612","617","To bridge the widening gap between computation requirements and communication efficiency faced by gigascale heterogeneous SoCs in the upcoming ubiquitous era, a new on-chip communication system, dubbed wireless network-on-chip (WNoC), is introduced by using the recently developed CMOS proximity wireless interconnection technology. In this paper, a synchronous and distributed medium access control (SD-MAC) protocol is designed and implemented. Tailored for WNoC, SD-MAC employs a binary countdown approach to resolve channel contention between RF nodes. The receiver_select_sender mechanism and hidden terminal elimination scheme are proposed to increase the throughput and channel utilization of the system. Our simulation study shows the promising performance of SD-MAC in terms of throughput, latency, and network utilization. As a major component of simple and compact RF node design, a MAC unit implements the proposed SD-MAC that guarantees correct operation of synchronized frames while keeping overhead low. The synthesis results demonstrate several attractive features such as high speed, low power consumption, nice scalability and low area cost.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397332","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397332","","Bridges;Computer networks;Media Access Protocol;Network synthesis;Network-on-a-chip;Pervasive computing;Radio frequency;System-on-a-chip;Throughput;Wireless application protocol","CMOS integrated circuits;access protocols;network-on-chip","CMOS proximity wireless interconnection technology;distributed MAC protocol;gigascale heterogeneous SoC;medium access control protocol;on-chip communication system;receiver_select_sender mechanism;synchronous MAC protocol;wireless network-on-chip","","2","","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques","Xiaoyao Liang; Turgay, K.; Brooks, D.","Harvard Univ., Cambridge","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","824","830","The need to perform power analysis in the early stages of the design process has become critical as power has become a major design constraint. Embedded and high-performance microprocessors incorporate large on-chip cache and similar SRAM-based or CAM-based structures, and these components can consume a significant fraction of the total chip power. Thus an accurate power modeling method for such structures is important in early architecture design studies. We present a unified architecture-level power modeling methodology for array structures which is highly-accurate, parameterizable, and technology scalable. We demonstrate the applicability of the model to different memory structures (SRAMs and CAMs) and include leakage-variability in advanced technologies. The power modeling approach is validated against HSPICE power simulation results, and we show power estimation accuracy within 5% of detailed circuit simulations.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397367","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397367","","Analytical models;CADCAM;Capacitance;Circuit simulation;Computer aided manufacturing;Hardware;Microprocessors;Performance analysis;Random access memory;Read-write memory","SRAM chips;cache storage;circuit analysis computing","CAM structures;HSPICE power simulation;SRAM structures;architectural power models;array structures;circuit simulation;embedded microprocessors;high-performance microprocessors;hybrid analytical/empirical techniques;large on-chip cache;leakage variability;memory structures;power analysis;unified architecture-level power modeling","","9","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A selective pattern-compression scheme for power and test-data reduction","Chia-Yi Lin; Hung-Ming Chen","Nat. Chiao Tung Univ. Hsinchu, Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","520","525","This paper proposes a selective pattern-compression scheme to minimize both test power and test data volume during scan-based testing. The proposed scheme will selectively supply the test patterns either through the compressed scan chain whose scanned values will be decoded to the original scan cells, or directly through the original scan chain using minimum transition filling method. Due to shorter length of a compressed scan chain, the potential switching activities and the required storage bits can be both reduced. Furthermore, the proposed scheme also supports multiple scan chains. The experimental results demonstrate that, with few hardware overhead, the proposed scheme can achieve significant improvement in shift-in power reduction and large amount of test data volume reduction.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397317","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397317","","Broadcasting;Data engineering;Decoding;Electronic equipment testing;Encoding;Filling;Hardware;Power engineering and energy;Switches;Test data compression","data compression;testing","compressed scan chain;pattern-compression scheme;scan-based testing;test-data reduction;transition filling method","","2","","28","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Foreword","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","viii","viii","Presents the introductory welcome message from the conference proceedings.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397226","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397226","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Hybrid cegar: combining variable hiding and predicate abstraction","Chao Wang; Hyondeuk Kim; Gupta, A.","NEC Labs. America, Princeton","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","310","317","Variable hiding and predicate abstraction are two popular abstraction methods to obtain simplified models for model checking. Although both methods have been used successfully in practice, no attempt has been made to combine them in counterexample guided abstraction refinement (CEGAR). In this paper, we propose a hybrid abstraction method that allows both visible variables and predicates to take advantages of their relative strengths. We use refinement based on weakest preconditions to add new predicates, and under certain conditions trade in the predicates for visible variables in the abstract model. We also present heuristics for improving the overall performance, based on static analysis to identify useful candidates for visible variables, and use of lazy constraints to find more effective unsatisfiable cores for refinement. We have implemented the proposed hybrid CEGAR procedure. Our experiments on public benchmarks show that the new abstraction method frequently outperforms the better of the two existing abstraction methods.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397283","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397283","","Chaos;Concrete;Hardware;Laboratories;National electric code;Performance analysis;State-space methods;System-level design","data flow graphs;formal verification;hardware description languages;logic testing;program diagnostics","Verilog;control flow graphs;counterexample guided abstraction refinement loop;data flow graphs;hardware verification;hybrid CEGAR procedure;hybrid abstraction method;model checking;predicate abstraction;static analysis;variable hiding;weakest preconditions","","2","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Computation of minimal counterexamples by using black box techniques and symbolic methods","Nopper, T.; Scholl, C.; Becker, B.","Albert-Ludwigs-Univ., Freiburg","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","273","280","Computing counterexamples is a crucial task for error diagnosis and debugging of sequential systems. If an implementation does not fulfill its specification, counterexamples are used to explain the error effect to the designer. In order to be understood by the designer, counterexamples should be simple, i.e. they should be as general as possible and assign values to a minimal number of input signals. Here we use the concept of <i>Black Boxes</i> - parts of the design with unknown behavior - to mask out components for counterexample computation. By doing so, the resulting counterexample will argue about a reduced number of components in the system to facilitate the task of understanding and correcting the error. We introduce the notion of 'uniform counterexamples' to provide an exact formalization of simplified counterexamples arguing only about components which were not masked out. Our computation of counterexamples is based on symbolic methods using AIGs (And-Inverter-Graphs). Experimental results using a VLIW processor as a case study clearly demonstrate our capability of providing simplified counterexamples.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397277","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397277","","Boolean functions;Computer errors;Computer science;Data structures;Debugging;Error correction;Safety;Sequential circuits;Signal design;VLIW","sequential circuits;temporal logic","And-Inverter-Graphs;VLIW processor;black box techniques;counterexamples computation;error diagnosis;sequential systems debugging;symbolic methods","","7","","32","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"BioRoute: a network-flow based routing algorithm for digital microfluidic biochips","Ping-Hung Yuh; Chia-Lin Yang; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","752","757","Due to the recent advances in microfluids, digital microfluidic biochips are expected to revolutionize laboratory procedures. One critical problem for biochip synthesis is the droplet routing problem. Unlike traditional VLSI routing problems, in addition to routing path selection, the biochip routing problem needs to address the issue of scheduling droplets under the practical constraints imposed by the fluidic property and the timing restriction of the synthesis result. In this paper, we present the first network-flow based routing algorithm that can concurrently route a set of non-interfering nets for the droplet routing problem on biochips. We adopt a two-stage technique of global routing followed by detailed routing. In global routing, we first identify a set of non-interfering nets and then adopt the network-flow approach to generate optimal global-routing paths for the nets. In detailed routing, we present the first polynomial-time algorithm for simultaneous routing and scheduling using the global-routing paths with a negotiation-based routing scheme. The experimental results show the robustness and efficiency of our algorithm.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397356","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397356","","Electrodes;Laboratories;Microfluidics;Nanobioscience;Optical arrays;Optical detectors;Reservoirs;Routing;Timing;Very large scale integration","biocomputing;microfluidics;microprocessor chips;network routing;scheduling","biochip synthesis;bioroute;digital microfluidic biochips;droplet routing problem;droplet scheduling;fluidic property;negotiation-based routing;network-flow based routing algorithm;noninterfering nets;polynomial-time algorithm;routing path selection","","12","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A geometric approach for early power grid verification using current constraints","Ferzli, I.A.; Najm, F.N.; Kruse, L.","Univ. of Toronto, Toronto","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","40","47","The verification of power grids in modern integrated circuits must start, at design time, where circuit information is unknown but could be specified or inferred from design or architectural considerations. This work builds on previously proposed techniques to deal with circuit uncertainty in the framework of linear current constraints, but proposes a cost-controlled solution, by following a geometric approach, and transforming a problem that requires as many linear programs as there are power grid nodes, to another involving a user-limited number of solutions of one linear system.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397241","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397241","","Capacitance;Circuits;Design automation;Equations;Power grids;Prototypes;Routing;Symmetric matrices;Uncertainty;Voltage","geometry;integrated circuit reliability;integrated circuit testing;power grids","current constraints;geometric approach;linear current constraints;power grid verification","","17","","6","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Analysis and optimization of power-gated ICs with multiple power gating configurations","Todri, A.; Marek-Sadowska, M.; Shih-Chieh Chang","UCSB, California","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","783","790","Power gating is an efficient technique for reducing leakage power in electronic devices by disconnecting blocks idle for long periods of time from the power supply. Disconnecting gated blocks causes changes in densities of currents flowing through a grid. Even in DC conditions, current densities in some grid branches may increase for some gating configurations to the extent of violating electromigration (EM) constraints. Tlie existing DC methods for grid sizing optimize the grid area under voltage drop (IR) and EM constraints for one configuration of circuit blocks connected to the grid. We show that these methods cannot be directly applied for optimizing power-gated grids. We analyze the effects of EM and IR voltage drop in power grids with multiple power gating configurations. Based on our analyses, we develop a grid sizing algorithm to satisfy all reliability constraints for all feasible gating configurations. Our experimental results indicate that a grid initially sized for alt blocks present may be modified to fulfill EM and IR constraints for multiple gating schedules with only a small area increase.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397361","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397361","","Algorithm design and analysis;Circuits;Constraint optimization;Current density;Electromigration;Optimization methods;Power grids;Power supplies;Turning;Voltage","electromigration;integrated circuit interconnections;integrated circuit reliability;optimisation","circuit blocks;current densities;electromigration constraints;electronic devices;grid sizing;leakage power reduction;multiple gating schedules;multiple power gating;power-gated IC;voltage drop","","3","","9","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A simultaneous bus orientation and bused pin flipping algorithm","Fan Mo; Brayton, R.K.","Synplicity, Inc., Sunnyvale","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","386","389","The orientation of a bus is defined as the direction from the least significant bit (LSB) to the most significant bit (MSB). Bused pin flipping is a property that allows several bused pins to flip without changing the system functionality. In this paper a simultaneous bus orientation and bused pin flipping algorithm is presented. The algorithm can be integrated into a bus-centric floorplanner targeting bus-rich designs such as microprocessors. Experimental results show that a floorplanner enhanced by the algorithm produces high quality floorplans in terms of bus routing.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397295","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397295","","Algorithm design and analysis;Microprocessors;Pins;Routing;Terminology;Topology;Turning","circuit layout;peripheral interfaces;system buses","bus-centric floorplanner;bused pin flipping algorithm;least significant bit;most significant bit;simultaneous bus orientation","","0","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Tutorials","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xi","xiii","Provides an abstract for each of the tutorial presentations and a brief professional biography of each presenter. The complete presentations were not made available for publication as part of the conference proceedings.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397229","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397229","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A novel SoC design methodology combining adaptive software and reconfigurable hardware","Santambrogio, M.D.; Rana, V.; Memik, S.O.; Acar, U.A.; Sciuto, D.","DEI -Politecnieo di Milano, Milan","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","303","308","Reconfigurable hardware is becoming a prominent component in a large variety of SoC designs. Reconfigurability allows for efficient hardware acceleration and virtually unlimited adaptability. On the other hand, overheads associated with reconfiguration and interfaces with the software component need to be evaluated carefully during the exploration phase. The aim of this paper is to identify the best trade-off considering application-specific features in software, which can lend itself to software-based acceleration and lead to a revision of the view that certain computationally intensive tasks can only be accelerated through hardware. In order to validate the effectiveness of our proposed techniques, we built an extensive development and experimental setup, bringing together the MLTon-based programming environment and physical mapping of the software and hardware onto a real dynamically reconfigurable SoC system.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397281","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397281","","Acceleration;Application software;Costs;Design methodology;Hardware;Programming environments;Protocols;Software design;Software performance;System-on-a-chip","hardware-software codesign;logic design;reconfigurable architectures;system-on-chip","MLTon-based programming environment;SoC design;adaptive software;application-specific features;dynamically reconfigurable SoC system;hardware acceleration;reconfigurable hardware;software component;software-based acceleration","","7","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A robust finite-point based gate model considering process variations","Mitev, A.; Ganesan, D.; Shanmugasundaram, D.; Yu Cao; Wang, J.M.","Arizona Univ., Tucson","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","692","697","This paper proposes a robust gate model based on a finite-point modeling scheme. With current source model (CSM) framework, a robust, finite-point gate model is constructed. The new model depends on the selective points of I-V curves of gates. Thus, it implicitly incorporates the variation related parameters into finite points. In addition, to provide good accuracy on output waveform, the new model creates the input and output capacitance elements as nonlinear dependency on input/output waveform and process variation parameters. Experimental results show that the generated gate model has less than 3.7% error at mean, less than 6.2% error at variance and less than 5.8% at 90% percentile for cumulative density functions (CDFs).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397346","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397346","","CMOS technology;Capacitance;Capacitance-voltage characteristics;Circuits;DH-HEMTs;Density functional theory;Equations;Intrusion detection;Robustness;Statistical analysis","CMOS integrated circuits;integrated circuit design","CMOS technology;cumulative density functions;current source model;nonlinear dependency;process variations;robust finite-point based gate model","","2","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"The coming of age of physical synthesis","Alpert, C.J.; Chu, C.; Villarrubia, P.G.","IBM Res., Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","246","249","Physical synthesis, the integration of logic synthesis with physical design information, was born in the mid to late 1990s, which means it is about to enter its teenage years. Today, physical synthesis tools are a major part of the EDA industry, accounting for hundreds of millions of dollars in revenue. This work looks at how technology and design trends have affected physical synthesis over the last decade and also how physical synthesis will continue to evolve on its way to adulthood.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397273","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397273","","Circuit synthesis;Clocks;Delay;Electronic design automation and methodology;Logic design;Productivity;Signal synthesis;Technology management;Timing;Wire","high level synthesis;logic circuits","EDA industry;logic synthesis;physical design information;physical synthesis","","8","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient VCO phase macromodel generation considering statistical parametric variations","Wei Dong; Zhuo Feng; Peng Li","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","874","878","With the growing concern of process variability, parameterized circuit models are becoming increasingly important for circuit design and verification. Although techniques exist to extract compact VCO phase macromodels, a direct parametrization of VCO macromodels over a large set of parametric variations not only results in highly complex models, but also leads to significantly high computational cost. In this paper, an efficient parameterized VCO phase model generation technique is presented to capture the impacts of statistical parametric variations. The model extraction cost of our approach is significantly reduced by exploiting circuit-specific parameter dimension reduction, which effectively reduces the parameter space dimension over which the phase model needs to be extracted. The application of parameter reduction is facilitated by a novel and fast time-domain sampling technique that provides the essential statistical correlation data. Our numerical experiments have shown that the proposed model generation approach is more efficient than brute-force parametric modeling while producing accurate parameterized phase models that can capture large range parametric variations.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397374","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397374","","Availability;Circuit synthesis;Computational efficiency;Costs;Nonlinear dynamical systems;Nonlinear equations;Sampling methods;Time domain analysis;Timing;Voltage-controlled oscillators","statistical analysis;voltage-controlled oscillators","VCO phase macromodel generation;parameter dimension reduction;statistical parametric variation;time-domain sampling technique;voltage controlled oscillator","","4","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning","Wan-Ping Lee; Liu, H.-Y.; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","650","655","Power optimization is a crucial concern for modem circuit designs. Multiple supply voltages (MSV's) provide an effective technique for the power optimization. This paper addresses the voltage-island generation problem for MSV designs at the post-floorplanning stage. We first present a general formulation of this problem that considers level-shifter planning and power-network routing resources. Without loss of solution quality, we propose an economical graph-based representation that needs only a linear number of nodes to the block number to model the block adjacency in a floorplan for the voltage-island generation. In contrast, previous works need a quadratic number of nodes. To tackle the addressed problem, we employ an ILP formulation which consists of (1) level-shifter aware wirelength estimation to capture the timing overhead, (2) voltage-island-clustering inequalities to avoid complicated constraint transformations, and (3) inequalities to capture the power-network routing-resource usage. Compared with previous works, our algorithm can produce better voltage islands in terms of power-network routing resources. Experimental results show that our algorithm can effectively reduce the power-network routing resource by up to 19.46% with a reasonable overhead of 4.03% more power consumption and using reasonable running time.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397339","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397339","","Circuit synthesis;Cost function;Design optimization;Energy consumption;Power generation;Power generation economics;Routing;Space exploration;Timing;Voltage","distributed power generation;graph theory;integer programming;linear programming;power distribution planning;power transmission planning","graph-based representation;integer linear programming;level-shifter planning;post-floorplanning voltage-island generation;power consumption;power optimization;power-network planning;power-network routing-resource usage;voltage-island-clustering inequalities;wirelength estimation","","16","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient decoupling capacitance budgeting considering operation and process variations","Yiyu Shi; Chunchen Liu; Lei He; Jinjun Xiong","UCLA, Los Amgeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","803","810","This paper solves the variation-aware on-chip decoupling capacitance (decap) budgeting problem. Unlike previous work assuming the worst-case current load, we develop a novel stochastic current model, which efficiently and accurately captures operation variation such as temporal correlation between clock cycles and logic-induced correlation between ports. The models also considers current variation due to process variation with spatial correlation. We then propose an iterative alternative programming algorithm to solve the decap budgeting problem under the stochastic current model. Experiments using industrial examples show that compared with the baseline model which assumes maximum currents at all ports and under the same decap area constraint, the model considering temporal correlation reduces the noise by up to 5times, and the model considering both temporal and logic-induced correlations reduces the noise by up to 17times. Compared with the model using deterministic process parameters, considering process variation tLej f variation in this paper reduces the mean noise by up to 4times and the 3 sigma noise by up to 13times. While the existing stochastic optimization has been used mainly for process variation purpose, this paper to the best of our knowledge is the first in-depth study on stochastic optimization taking into account both operation and process variations for power network design. We convincingly show that considering operation variation is highly beneficial for power integrity optimization and this should be researched for optimizing signal and thermal integrity as well.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397364","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397364","","Capacitance;Clocks;Convolution;Crosstalk;Design optimization;Iterative algorithms;Noise reduction;Semiconductor device noise;Stochastic processes;Stochastic resonance","iterative methods;network analysis;optimisation","clock cycles;decoupling capacitance budgeting;deterministic process;iterative alternative programming algorithm;logic-induced correlation;power integrity optimization;power network design;process variations;stochastic current model;stoclmstic optimization;temporal correlation","","1","","22","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design","Brisk, P.; Verma, A.K.; Ienne, P.","Ecole Polytech Fed. de Lausanne, Lausanne","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","172","179","Register allocation, in high-level synthesis and ASIP design, is the process of determining the number of registers to include in the resulting circuit or processor. The goal is to allocate the minimum number of registers such that no scalar variable is spilled to memory. Previously, an optimal polynomial-time algorithm for this problem has been presented for individual procedures represented in Static Single Assignment (SSA) Form. This result is now extended to complete programs (or sub-programs), as long as: (1) each procedure is represented in SSA Form; and (2) at every procedure call, all live variables are split at the call point. With this representation, it is possible to ensure that the interprocedural interference graph (IIG) is chordal, and can therefore be colored optimally in polynomial time. An optimal coloring of the IIG can be achieved by allocating registers for each procedure individually. Previous work has shown that optimal register allocation in SSA Form does not require an interference graph. Optimal interprocedural register allocation, therefore, is achieved without constructing an interference graph, giving the optimal algorithm a significant runtime advantage over prior sub-optimal heuristics.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397262","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397262","","Application specific processors;Embedded system;Hardware;High level synthesis;Interference;Laboratories;Polynomials;Process design;Registers;Time to market","graph theory;instruction sets;microprocessor chips;polynomials","ASIP design;application-specific instruction set processors;high-level synthesis;interprocedural interference graph;optimal polynomial-time interprocedural register allocation;static single assignment form;suboptimal heuristics","","2","","31","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Low-overhead design technique for calibration of maximum frequency at multiple operating points","Paul, S.; Krishnamurthy, S.; Mahmoodi, H.; Bhunia, S.","Case Western Reserve Univ., Cleveland","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","401","404","Determination of maximum operating frequencies (F<sub>max</sub>) during manufacturing test at different operating voltages is required to: (a) to ensure that, for a dynamic voltage and frequency scaling (DVFS) system, the adaptation hardware actually applies the correct operating frequency corresponding to a scaled supply and (b) to sort chips in different voltage-frequency (V-F<sub>max</sub>)bins, so that chips at different bins can be used for different applications. Existing speed binning approach requires extensive delay testing at all operating points with all possible frequencies, which increases test cost and test time significantly. In this paper, we propose a low-overhead solution for characterising F<sub>max</sub> of a circuit at Afferent operating voltages that can eliminate the complex and expensive F<sub>max</sub> calibration at multiple voltage points. The basic idea is to choose a small set of representative paths in a circuit based on their voltage sensitivity and dynamically configuring them into ring oscillator to compute the F<sub>max</sub>. The proposed calibration mechanism is all-digital, robust to process variations, reasonably accurate (average 2.8% error) and incorporates minimal hardware overhead (average 1.7% delay. 3.5% area and 0.28%power overhead).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397298","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397298","Dynamic Voltage and Frequency Scaling;Frequency calibration;Ring Oscillator;Voltage Sensitivity","Calibration;Circuit testing;Costs;Delay effects;Dynamic voltage scaling;Frequency;Hardware;Manufacturing;System testing;Voltage-controlled oscillators","network synthesis;oscillators;sensitivity analysis","dynamic voltage and frequency scaling system;low-overhead design technique;maximum frequency calibration;ring oscillator;speed binning approach;voltage sensitivity","","3","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Parallel domain decomposition for simulation of large-scale power grids","Kai Sun; Quming Zhou; Mohanram, K.; Sorensen, D.C.","Rice Univ., Houston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","54","59","This paper presents fully parallel domain decomposition (DO) techniques for efficient simulation of large-scale linear circuits such as power grids. DD techniques that use non-overlapping and overlapping partitioning of power grids are described in this paper. Simulation results show that with the proposed parallel DD framework, existing linear circuit simulators can be extended to handle large-scale power grids. Results for circuits with more than four million nodes indicate that parallel DD with LU factorization is most suitable for power grid simulation. However, for densely connected power grids, parallel DD with additive Schwarz preconditioning offers maximum scalability and best performance.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397243","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397243","","Circuit simulation;Computational modeling;Computer simulation;Concurrent computing;Grid computing;Large-scale systems;Linear circuits;Power grids;Power systems;Scalability","circuit simulation;integrated circuit design;matrix decomposition;power grids","LU factorization;additive Schwarz preconditioning;large-scale linear circuit simulation;large-scale power grid simulation;nonoverlapping partitioning;parallel domain decomposition","","21","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An efficient algorithm for time separation of events in concurrent systems","McGee, P.B.; Nowick, S.M.","Columbia Univ., New York","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","180","187","The time separation of events (TSE) problem is that of finding the maximum and minimum separation between the times of occurrence of two events in a concurrent system. It has applications in the performance analysis, optimization and verification of concurrent digital systems. This paper introduces an efficient polynomial-time algorithm to give exact bounds on TSE's for choice-free concurrent systems, whose operational semantics obey the max-causality rule. A choice-free concurrent system is modeled as a strongly-connected marked graph, where delays on operations are modeled as bounded intervals with unspecified distributions. While previous approaches handle acyclic systems only, or else require graph unfolding until a steady-state behavior is reached, the proposed approach directly identifies and evaluates the asymptotic steady-state behavior of a cyclic system via a graph-theoretical approach. As a result, the method has significantly lower computational complexity than previously-proposed solutions. A prototype CAD tool has been developed to demonstrate the feasibility and efficacy of our method. A set of experiments have been performed on the tool as well as two existing tools, with noticeable improvement on runtime and accuracy for several examples.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397263","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397263","","Circuits;Computational complexity;Convergence;Delay;Measurement;Performance analysis;Polynomials;Prototypes;Steady-state;Timing","computational complexity;computational geometry;graph theory","choice-free concurrent systems;events problem;graph-theoretical approach;max-causality rule;polynomial-time algorithm;strongly-connected marked graph;time separation","","6","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip","Zhonghai Lu; Jantsch, A.","R. Inst. of Technol., Stockholm","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","18","25","Configuring time-division-multiplexing (TDM) virtual circuits (VCs) for network-on-chip must guarantee conflict freedom for overlapping VCs besides allocating sufficient time slots to them. These requirements are fulfilled in the slot allocution phase. In the paper, we define the concept of a logical network (LN). Based on this concept, we develop and prove theorems that constitute sufficient and necessary conditions to establish conflict-free VCs. Using these theorems, slot allocation for VCs becomes a procedure of computing LNs and then assigning VCs to different LNs. TDM VC configuration can thus be predictable and correct-by-construction. We have integrated this slot allocation method into our multi-node VC configuration program and applied the program to an industrial application.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397238","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397238","","Bandwidth;Circuits;Delay;Job shop scheduling;Network-on-a-chip;Quality of service;Routing;Switches;Time division multiplexing;Virtual colonoscopy","circuit analysis computing;network-on-chip;time division multiplexing","TDM virtual-circuit configuration;logical networks;network-on-chip;slot allocation;slot allocation phase;time-division-multiplexing virtual circuits","","2","","10","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks","Ning Mi; Tan, S.X.; Pu Liu; Jian Cui; Yici Cai; Xianlong Hong","California Univ., Riverside","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","48","53","In this paper, we propose a novel stochastic method for analyzing the voltage drop variations of on-chip power grid networks with log-normal leakage current variations. The new-method, called StoEKS, applies Hermite polynomial chaos (PC) to represent the random variables in both power grid networks and input leakage currents. But different from the existing Hermit PC based stochastic simulation method, extended Krylov subspace method (EKS) is employed to compute variational responses using the augmented matrices consisting of the coefficients of Hermite polynomials. Our contribution lies in the combination of the statistical spectrum method with the extended Krylov subspace method to fast solve the variational circuit equations for the first time. Experimental results show that the proposed method is about two-order magnitude faster than the existing Hermite PC based simulation method and more order of magnitudes faster than Monte Carlo methods with marginal errors. StoEKS also can analyze much larger circuits than the exiting Hermit PC based methods.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397242","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397242","","Chaos;Circuit simulation;Computational modeling;Leakage current;Network-on-a-chip;Polynomials;Power grids;Random variables;Stochastic processes;Voltage","leakage currents;matrix algebra;normal distribution;polynomials;power grids;random processes;stochastic processes;system-on-chip;variational techniques","Hermite polynomial chaos;Monte Carlo method;augmented matrix;log-normal distribution;log-normal leakage current variation;marginal error;on-chip power grid network;random variable;statistical spectrum method;stochastic extended Krylov subspace method;variational analysis;voltage drop variation","","2","","20","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A novel intensity based optical proximity correction algorithm with speedup in lithography simulation","Peng Yu; Pan, D.Z.","Univ. of Texas, Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","854","859","It is important to reduce the optical proximity correction (OPC) runtime while maintaining a good result quality. In this paper, we obtain a better formula, which theoretically speeds up the widely used method, optimal coherent approximations (OCA's), by a factor of 2times. We speed up the OPC algorithm further by making it intensity based (IB-OPC), because it requires much less intensity simulations than the conventional edge placement error (EPE) based OPC algorithms. In addition, the IB-OPC algorithm, which uses the efficiently computed sensitivity information, converges faster than the EPE based OPC. Our IB-OPC experimental results show a runtime speedup of up to 15times with a comparable result quality as of the EPE based OPC.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397371","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397371","","Computational modeling;Computer simulation;Concurrent computing;Convergence;Hardware;Lithography;Multithreading;Optical sensors;Runtime;Shape","approximation theory;error analysis;photolithography;proximity effect (lithography);quality management;sensitivity analysis","conventional edge placement error;intensity based optical proximity correction algorithm;lithography simulation;optimal coherent approximations","","3","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Enhancing design robustness with reliability-aware resynthesis and logic simulation","Krishnaswamy, S.; Plaza, S.M.; Markov, I.L.; Hayes, J.P.","Michigan Univ., Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","149","154","While circuit density and power efficiency increase with each major advance in IC technology, reliability with respect to soft errors tends to decrease. Current solutions to this problem such as TMR require high area and power overhead. In this work, soft-error reliability is improved with minimal area overhead by careful, localized circuit restructuring. The key idea is to increase logic masking of errors by taking advantage of conditions already present in the circuit, such as observability don't-cares. We describe two circuit modification techniques to improve reliability: don't-care-based resynthesis and local rewriting. A key feature of these techniques is fast, on-the-fly estimation of soft error rate (SER) using our reliability evaluator AnSER. This tool is compared against prior SER evaluators and found to run orders of magnitude faster. We show empirically that our reliability-driven synthesis methods can reduce SER by 29-40% with only 5-13% area overhead.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397258","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397258","","CMOS logic circuits;Circuit simulation;Circuit synthesis;Computational modeling;Computer errors;Integrated circuit reliability;Logic circuits;Logic design;Observability;Robustness","circuit simulation;error statistics;integrated circuit reliability;logic design;logic simulation;redundancy","IC technology;SER evaluators;TMR;circuit density;circuit modification techniques;circuit restructuring;don't-care-based resynthesis;local rewriting;logic error masking;logic simulation;on-the-fly estimation;reliability evaluator;reliability-aware resynthesis;reliability-driven synthesis methods;soft error rate;soft-error reliability","","20","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems.","Jian-Jia Chen; Tei-Wei Kuo","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","289","294","Many computing systems have adopted the dynamic voltage scaling (DVS) technique to reduce energy consumption by slowing down operation speed. However, The longer a job executes, the more energy in leakage current the processor consumes for the job. To reduce the power/energy consumption from the leakage current, a processor can enter the dormant mode. Existing research results for leakage-aware DVS scheduling perform procrastination of real-time jobs greedily so that the idle time can be aggregated as long as possible to turn off the processor. This paper proposes algorithms for the procrastination determination of periodic real-time tasks in uniprocessor systems. Instead of greedy procrastination, the procrastination procedures are applied only when the evaluated energy consumption is less than not procrastination. Evaluation results show that our proposed algorithms could derive energy-efficient solutions and outperform existing algorithms. Keywords: Energy-aware systems. .Scheduling, Leakage-aware scheduling. Dynamic voltage scaling. Job procrastination.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397279","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397279","Dynamic voltage scaling;Energy-aware systems;Job procrastination;Leakage-aware scheduling;Scheduling","Computer science;Dynamic scheduling;Dynamic voltage scaling;Energy consumption;Energy efficiency;Leakage current;Power engineering and energy;Processor scheduling;Real time systems;Voltage control","computer power supplies;electrical faults;microprocessor chips;power aware computing","energy consumption;leakage-aware dynamic voltage scaling systems;periodic real-time tasks;procrastination determination;uniprocessor systems","","22","","21","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A self-adjusting clock tree architecture to cope with temperature variations","Jieyi Long; Ku, Ja Chun; Memik, S.O.; Ismail, Y.","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","75","82","Ensuring resilience against environmental variations is becoming one of the great challenges of chip design. In this paper, we propose a self adjusting clock tree architecture, SACTA, to improve chip performance and reliability in the presence of on-chip temperature variations. SACTA performs temperature dependent dynamic clock skew scheduling to prevent timing violations in a pipelined circuit. We present an automatic temperature adjustable skew buffer design, which enables the adaptive feature of SACTA. Furthermore, we propose an efficient and general optimization framework to determine the configuration of these special delay elements. Experimental results show that a pipeline supported by SACTA is able to prevent thermal induced timing violations within a significantly larger range of operating temperatures (enhancing the violation-free range by as much as 45degC).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397247","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397247","","Chip scale packaging;Circuits;Clocks;Delay;Dynamic scheduling;Pipelines;Resilience;Temperature dependence;Temperature distribution;Timing","buffer circuits;clocks;delay circuits;microprocessor chips;system-on-chip","SACTA;automatic temperature adjustable skew buffer design;chip design;chip performance;chip reliability;delay elements;environmental variation resilience;on-chip temperature variations;self adjusting clock tree architecture;self-adjusting clock tree architecture;temperature dependent dynamic clock skew scheduling","","6","2","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"MOSFET Modeling for 45nm and Beyond","Yu Cao; McAndrew, Colin","ASU, Tempe","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","638","643","Compact MOSFET models are a critical link between technology and design. The inexorable reduction in supply voltage and geometry to 45 nm and below adds or emphasizes physical effects not important in the past, and so continues to expand the requirements for MOSFET models. At and below 45 nm, process variations, reliability, proximity effects, high-k gate materials, and non-classical device structures all challenge modeling. This tutorial presents fundamentals and evolution of compact MOSFET models, and techniques to address the new challenges.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397337","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397337","","CMOS technology;Circuit simulation;Integrated circuit modeling;MOSFET circuits;Materials reliability;Physics;Semiconductor device modeling;Semiconductor materials;Solid modeling;Threshold voltage","MOSFET;integrated circuit design","MOSFET models;high-k gate materials;proximity effects","","3","","33","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Exploiting hierarchy and structure to efficiently solve graph coloring as SAT","Velev, M.N.","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","135","142","Many important EDA problems can be formulated as graph coloring, which is a class of the Constraint Satisfaction Problem (CSP). This paper makes three contributions First, we define new encodings for representing CSPs as equivalent Boolean Satisfiability (SAT) problems: (1) a generalization of the log encoding by using ITE trees to select the domain values of a CSP variable, so that only conflict clauses are required; and (2) a simplified direct encoding, derived from the direct encoding (Where each domain value of a CSP variable is indexed by a unique Boolean variable) by omitting one of the Boolean variables and the at-least-one clause. Second, we propose the use of hierarchical encodings that combine several simple encodings to index the domain values of CSP variables, in order to produce SAT formulas that depend on fewer Boolean variables and are easier to solve. Third, we study schemes for static ordering of the Boolean variables in a Conjunctive Normal Form (CNF) representation of a CSP, based on the structure of the CSP graph, such that the resulting variable order is used for the decisions made by a SAT solver when evaluating the CNF. We compare 12 previously known SAT encodings for CSP with the two new encodings, as well as with 10 hybrid encodings. With symmetry-breaking constraints enforced, static variable ordering produced up to 2 orders of magnitude speedup. Additionally exploiting hierarchical encodings resulted in another order of magnitude speedup.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397256","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397256","","Circuit testing;Computer science;Electronic design automation and methodology;Encoding;Processor scheduling;Radio spectrum management;Resource management;Technological innovation;Tree graphs;Very large scale integration","Boolean functions;computability;constraint theory;electronic design automation;graph colouring;trees (mathematics)","Boolean satisfiability problems;Boolean variables;EDA problems;ITE trees;SAT;conjunctive normal form;constraint satisfaction problem;encoding;graph coloring;static variable ordering;symmetry-breaking constraints","","7","","69","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"[Copyright notice]","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","xli","xli","The following topics are dealt with: parasitic extraction; variability modeling; networks-on-chip; latency-insensitive systems; power grid analysis; quantum circuits; physical optimization; logic synthesis; memory optimization; 3D integration challenges; SAT application; embedded systems; nano-photonic silicon circuits; formal verification; statistical timing analysis; FPGA; clock design; high level synthesis; analog circuit optimization; global routing; gate level physical synthesis; multilevel interconnect networks; floorplanning; system-level synthesis; interconnect design; Mosfet modeling; variation tolerant circuits; deep submicron technologies; design automation; leakage power reduction; non-linear system.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397234","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397234","","","MOSFET;analogue circuits;circuit layout;computability;electronic design automation;embedded systems;field programmable gate arrays;logic circuits;network-on-chip;nonlinear systems;optimisation;power grids","FPGA;Mosfet modeling;SAT application;analog circuit optimization;clock design;deep submicron technologies;design automation;embedded system;floorplanning;formal verification;high level synthesis;interconnect design;latency-insensitive system;leakage power reduction;logic synthesis;memory optimization;multilevel interconnect network;nano-photonic silicon circuit;networks-on-chip;nonlinear system;parasitic extraction;physical optimization;power grid analysis;quantum circuit;statistical timing analysis;system-level synthesis;variation tolerant circuit","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Voltage island-driven floorplanning","Qiang Ma; Young, E.F.Y.","Chinese Univ. of Hong Kong, Kowloon","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","644","649","Energy efficiency has become one of the most important issues to be addressed in today's system-on-a-chip (SoC) designs. One way to lower the power consumption is to reduce the supply voltage. Multi-supply voltage (MSV) is thus introduced to provide higher flexibility in controlling the power and performance trade-off. In region-based MSV, circuits are partitioned into ""voltage islands"" where each island occupies a contiguous physical space and operates at one supply voltage. These tasks of island partitioning and voltage level assignments should be done simultaneously in the floorplanning process in order to take those important physical information into consideration. In this paper, we consider this core-based voltage island driven floorplanning problem including islands with power down mode, and propose a method to solve it. Given a candidate floorplan solution represented by a normalized Polish expression, we are able to obtain optimal voltage assignment and island partitioning (including islands with power down mode) simultaneously to minimize the total power consumption. Simulated annealing is used as the basic searching engine. By using this approach, we can achieve significant power savings (up to 50%) for all data sets, without any significant increase in area and wire length. Our floorplanner can also be extended to minimize the number of level shifters between different voltage islands and to simplify the power routing step by placing the islands in proximity to the corresponding power pins.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397338","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397338","","Circuits;Energy consumption;Energy efficiency;Pins;Routing;Search engines;Simulated annealing;System-on-a-chip;Voltage control;Wire","network synthesis;power consumption;system-on-chip","SoC;core-based voltage island;energy efficiency;multi-supply voltage;optimal voltage assignment;power consumption;power savings;system-on-a-chip designs;voltage island-driven floorplanning;voltage level assignments","","10","","8","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A novel synthesis algorithm for reversible circuits","Saeedi, M.; Sedighi, M.; Zamani, M.S.","Amirkabir Univ. of Technol., Tehran","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","65","68","In this paper, a new non-search based synthesis algorithm for reversible circuits is proposed. Compared with the widely used search-based methods, our algorithm is guaranteed to produce a result and can lead to a solution with much fewer steps. To evaluate the proposed method, several circuits taken from the literature are used. The experimental results corroborate the expected findings.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397245","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397245","","Boolean functions;Circuit synthesis;Data structures;Design automation;Design engineering;Energy dissipation;Logic circuits;Logic design;Logic gates;Quantum computing","high level synthesis;logic circuits","nonsearch based synthesis algorithm;novel synthesis algorithm;reversible circuit;search-based methods","","10","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Variable domain transformation for linear PAC analysis of mixed-signal systems","Jaeha Kim; Jones, K.D.; Horowitz, M.A.","Rambus, Inc., Los Altos","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","887","894","This paper describes a method to perform linear AC analysis on mixed-signal systems which appear strongly nonlinear in the voltage domain but are linear in other variable domains. Common circuits like phase/delay-locked loops and duty-cycle correctors fall into this category, since they are designed to be linear with respect to phases, delays, and duty-cycles of the input and output clocks, respectively. The method uses variable domain translators to change the variables to which the AC perturbation is applied and from which the AC response is measured. By utilizing the efficient periodic AC (PAC) analysis available in commercial RF simulators, the circuit's linear transfer function in the desired variable domain can be characterized without relying on extensive transient simulations. Furthermore, the variable domain translators enable the circuits to be macromodeled as weakly-nonlinear systems in the chosen domain and then converted to voltage-domain models, instead of being modeled as strongly-nonlinear systems directly.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397376","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397376","PAC analysis;Simulation;domain transformation;linear analysis","Active filters;Algorithm design and analysis;Analytical models;Circuit analysis computing;Circuit simulation;Delay;Frequency;SPICE;Transfer functions;Voltage","circuit simulation;mixed analogue-digital integrated circuits;transfer functions;transient analysis","circuit linear transfer function;commercial RF simulator;delay-locked loop;duty-cycle corrector;extensive transient simulation;linear PAC analysis;mixed-signal system;periodic AC analysis;phase locked loop;variable domain transformation","","5","","26","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"BoxRouter 2.0: architecture and implementation of a hybrid and robust global router","Minsik Cho; Lu, K.; Kun Yuan; Pan, D.Z.","Univ. of Texas, Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","503","508","In this paper, we present BoxRouter 2.0, a hybrid and robust global router with discussion on its architecture and implementation. As high performance VLSI design becomes more interconnect-dominant, efficient congestion elimination in global routing is in greater demand. Hence, we propose BoxRouter 2.0 which has strong ability to improve routability and minimize the number of vias with blockages, while minimizing wirelength. BoxRouter 2.0 is improved over [1], but can perform multi-layer routing with 2D global routing and layer assignment. Our 2D global routing is equipped with two ideas: robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility. After 2D global routing, 2D-to-3D mapping is done by the layer assignment which is powered by progressive via/blockage-aware integer linear programming. Experimental results show that BoxRouter 2.0 has better routability with comparable wirelength than other routers on ISPD07 benchmark, and it can complete (no overflow) ISPD98 benchmark for the first time in the literature with the shortest wirelength.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397314","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397314","","Crosstalk;Delay;Integer linear programming;Integrated circuit interconnections;Robust stability;Robustness;Routing;Timing;Very large scale integration;Wire","telecommunication congestion control;telecommunication network routing","2D global routing;BoxRouter 2.0;blockage-aware integer linear programming;congestion elimination;hybrid global router;layer assignment;multilayer routing stability;robust global router;robust negotiation-based A* search;routability;topology-aware wire ripup","","18","2","35","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Timing variation-aware high-level synthesis","Jongyoon Jung; Taewhan Kim","Seoul Nat. Univ., Seoul","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","424","428","The timing closure problem is one of the most important problems in the design automation. However, the rapid increase of the impact of the process variation on circuit timing makes the problem much more complicated and unpredictable to tackle in synthesis. This work addresses a new problem of high-level synthesis (HLS) that effectively takes into account the timing variation. Specifically, the work addresses the following four problems: (1) how can the statistical static timing analysis (SSTA) used in logic synthesis be modified and applied to the delay and yield computation in HLS? (2) how does the resource binding affect yield? (3) how does the scheduling affect yield? (4) how can scheduling and resource binding tasks be combined together to efficiently solve the problem with the objective of minimizing latency under yield constraint?","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397302","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397302","","Clocks;Computer science;Delay effects;Design automation;High level synthesis;Job shop scheduling;Logic;Processor scheduling;Timing;Yield estimation","electronic design automation;high level synthesis;statistical analysis","circuit timing;high-level synthesis;logic synthesis;statistical static timing analysis;timing closure problem","","6","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Engineering change using spare cells with constant insertion","Yu-Min Kuo; Ya-Ting Chang; Shih-Chieh Chang; Marek-Sadovvska, M.","Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","544","547","In the VLSI design process, a design implementation often needs to be corrected because of new specifications or design constraint violations. This correction process is referred to as engineering change (EC). Usually, an EC problem is resolved by using spare cells, which have been inserted into the unused spaces of a chip. In this paper, we propose an iterative method to generate feasible mapping solutions for an EC problem considering spare cells whose inputs may be tied to Vdd or Gnd, called constant insertion. Applying constant insertion can increase a cell's flexibility in aspect of functionalities, so far-away spare cells need not be used just for some specific functionality. Our experimental results show that the area in which there are enough spare cells for a mapping solution with constant insertion is only 82% of the area without constant insertion.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397321","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397321","","Circuits;Design engineering;Dynamic programming;Equations;Heuristic algorithms;Iterative methods;Process design;Routing;Timing;Very large scale integration","VLSI;integrated circuit design;iterative methods","VLSI design process;constant insertion;correction process;design constraint violations;engineering change;feasible mapping solutions;iterative method;spare cells;specification violations","","9","1","10","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Yield-driven near-threshold SRAM design","Chen, G.K.; Blaauw, D.; Mudge, T.; Sylvester, D.; Nam Sung Kim","Michigan Univ., Ann Arbor","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","660","666","Voltage scaling is desirable in SRAM to reduce energy consumption. However, commercial SRAM is prone to functional failures when V<sub>dd</sub> is scaled. Several SRAM designs scale V<sub>dd</sub> to 200-300 mV to minimize energy per access, but these designs do not consider SRAM robustness, limiting them to small arrays and sensor type applications. We examine the effects on area and energy for a differential 6 T, single-ended 6 T with power rail collapsing and an 8 T bitcell as V<sub>dd</sub> is scaled and the bitcells are sized appropriately to maintain robustness. SRAM robustness is examined using importance sampling to reduce simulation runtime. At high voltages, the differential 6T bitcell is the smallest for the same failure rate, but the 8 T bitcell is smaller when V<sub>dd</sub> is scaled below 450 mV. For V<sub>dd</sub> below V<sub>th</sub>, bitcells must be sized greatly to retain robustness and large arrays become impractical. The differential 6 T and 8 T designs have the lowest dynamic energy consumption, and the single-ended 6 T design has the lowest leakage. The supply voltage for minimum energy operation depends on cache configuration and can be well above V<sub>th</sub> for large caches with low dynamic activity.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397341","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397341","","Delay;Dynamic voltage scaling;Energy consumption;Microprocessors;Monte Carlo methods;Noise reduction;Rails;Random access memory;Robustness;Sensor arrays","SRAM chips;power aware computing","SRAM;dynamic energy consumption;functional failures;importance sampling;power rail collapsing;voltage scaling","","16","","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Practical method for obtaining a feasible integer solution in hierarchical layout optimization","Xiaoping Tang; Xin Yuan; Gray, M.S.","IBM T.J. Watson Res., Yorktown Heights","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","99","104","Layout optimization is a powerful technique for design migration, circuit performance tuning and design for manufacturing. In this paper, we study the problem of layout optimization for the hierarchical circuits in modern VLSI designs which essentially can be formulated as the integer linear programming (ILP) problem. Existing approaches are either unable to handle hierarchy, inefficient or failing to provide the feasible integer solutions for large scale hierarchical layouts. We present a practical method, IRLS algorithm (iteratively rounding and LP solving) which consists of a proper rounding strategy based on the careful analysis of hierarchical layout constraints, to obtain a feasible integer solution in the constraint-based layout modification process, thus enabling efficient optimization for large scale hierarchical layouts, and specifically avoiding the need to use the general ILP solvers. Experimental results demonstrate the efficiency and effectiveness of the IRLS algorithm. Compared with the general ILP/MILP solver, the IRLS algorithm can obtain decent results with much less runtime (speed-up ranging from 4.000X to 360.000X). Compared with the two-step approach(Allen et al., 2003) on legalizing a set of large scale industry circuit layouts, the IRLS algorithm can provide much better solution (satisfying all abutment/alignment constraints that the two-step approach fails to meet).","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397250","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397250","","Algorithm design and analysis;Circuit optimization;Constraint optimization;Design optimization;Integer linear programming;Iterative algorithms;Large-scale systems;Manufacturing;Optimization methods;Very large scale integration","VLSI;circuit layout CAD;circuit tuning;design for manufacture;integer programming;integrated circuit layout;iterative methods;linear programming;logic CAD;mathematics computing","ILP solvers;IRLS algorithm;VLSI design;circuit design migration;circuit performance tuning;constraint-based layout modification process;design for manufacturing;feasible integer solution;hierarchical circuit layout optimization;integer linear programming;iteratively rounding and LP solving algorithm","","0","","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Remote activation of ICs for piracy prevention and digital right management","Alkabani, Y.; Koushanfar, F.; Potkonjak, M.","Rice Univ., Houston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","674","677","We introduce a remote activation scheme that aims to protect integrated circuits (IC) intellectual property (IP) against piracy. Remote activation enables designers to lock each working IC and to then remotely enable it. The new method exploits inherent unclonable variability in modern manufacturing for unique identification (ID) and integrate the IDs into the circuit functionality. The objectives are realized by replication of a few states of the finite state machine (FSM) and adding control to the state transitions. On each chip, the added control signals are a function of the unique IDs and are thus unclonable. On standard benchmark circuits, the experimental results show that the novel activation method is stable, unclonable, attack-resilient, while having a low overhead and a unique key for each IC.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397343","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397343","","Companies;Computer science;Databases;Digital integrated circuits;Hardware;Intellectual property;Intrusion detection;Semiconductor device manufacture;Virtual manufacturing;Watermarking","computer crime;copyright;electronics industry;finite state machines;integrated circuit manufacture;logic design","control signals;digital right management;finite state machine;integrated circuit intellectual property;integrated circuit remote activation;modern manufacturing unclonable variability;piracy prevention;standard benchmark circuits;state transition control;unique identification","","18","7","11","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A nonlinear cell macromodel for digital applications","Kashyap, C.; Amin, C.; Menezes, N.; Chiprout, E.","Intel Corp., Hillsboro","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","678","685","Current source models have emerged as a promising technique for reducing digital cell netlists to a simpler electrical model for use in timing and other applications. The multipart current source model (MCSM) is one of the most general models in this class, which has been shown to handle multiple electrical effects including multiple-input switching (MIS) events in timing. However, this new model is hampered by two major problems: port characterization runtime and accuracy across a range of complicated cells which are deployed in advanced microprocessor design such as complex combinational cells, muxes, and sequentials. In this paper we demonstrate a significant leap in modeling accuracy and characterization runtime over the MCSM model which effectively eliminates these remaining issues. The quality of the new approach is conclusively demonstrated on a comprehensive 45nm cell library currently in use. The new approach accurately models both complex combinational as well as, for the first time, sequential cells, and puts MCSM s on the path for next generation gate level electrical analysis.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397344","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397344","","Art;Capacitance;Delay effects;Inverters;Libraries;Microprocessors;Reduced order systems;Runtime;Timing;Wires","constant current sources;delay circuits;multiport networks","advanced microprocessor design;digital cell netlists;multipart current source model;multiple-input switching;next generation gate level electrical analysis;nonlinear cell macromodel;port characterization","","11","2","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Conference committee","","","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","iii","vii","Provides a listing of current committee members.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397225","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397225","","","","","","0","","","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Thermal-aware steiner routing for 3D stacked ICs","Pathak, M.; Sung Kyu Lim","Georgia Inst. of Technol, Atlanta","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","205","211","In this paper, we present the first work on the Steiner routing for 3D stacked ICs. In the 3D Steiner routing problem, the pins are located in multiple device layers, which makes it more general than its 2D counterpart. Our algorithm consists of two steps: tree construction and tree refinement. Our tree construction algorithm builds a delay-oriented Steiner tree under a given thermal profile. We show that thermal-aware 3D tree construction involves the minimization of two-variable Elmore delay function. In our tree refinement algorithm, we reposition the through-vias while preserving the original routing topology for further thermal optimization under performance constraint. We employ a novel scheme to relax the initial NLP formulation to ILP and consider all through-vias from all nets simultaneously. Our related experiments show the effectiveness of our proposed solutions.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397267","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397267","","Constraint optimization;Delay;Integrated circuit interconnections;Minimization;Pins;Routing;Stacking;Steiner trees;Temperature;Topology","integer programming;integrated circuits;linear programming;nonlinear programming;telecommunication network routing;telecommunication network topology;trees (mathematics)","3D stacked IC;ILP;NLP formulation;delay-oriented Steiner tree;integer linear programming;integrated circuits;multiple device layer;nonlinear programming;routing topology;thermal-aware Steiner routing;tree construction algorithm;tree refinement;two-variable Elmore delay function","","11","","9","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Operation chaining asynchronous pipelined circuits","Venkataramani, G.; Goldstein, S.C.","Carnegie Mellon Univ., Pittsburgh","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","442","449","We define operation chaining (op-chaining) as an optimization problem to determine the optimal pipeline depth for balancing performance against energy demands in pipelined asynchronous designs. Since there are no clock period requirements, asynchronous pipeline stages can have non-uniform latencies. We exploit this fact to coalesce several stages together thereby saving power and area due to the elimination of control-path resources from the pipeline. The trade-off is potentially reduced pipeline parallelism. In this paper, we formally define this optimization as a graph covering problem, which finds sub-graphs that will be synthesized as an op-chained pipeline stage. We then define the solution space for provably correct solutions and present an algorithm to efficiently search this space. The search technique partitions the graph based on post-dominator relationships to find sub-graphs that are potential op-chain candidates. We use knowledge of the Global Critical Path (GCP) [13] to evaluate the performance impact of accepting a candidate sub-graph and formulate a heuristic cost function to model this trade-off. The algorithm has a quadratic-time complexity in the size of the dataflow graph. We have implemented this algorithm within an automated asynchronous synthesis toolchain [12]. Experimental evidence from applying the algorithm on several media processing kernels reveals that the average energy-delay and energy-delay-area products improve by about 1.4x and 1.8x respectively, with a maximum improvement of 5x and 18x.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397305","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397305","","Circuits;Clocks;Communication system control;Delay;Design optimization;Kernel;Partitioning algorithms;Pipelines;Registers;Throughput","critical path analysis;data flow graphs;graph theory;pipeline processing","asynchronous pipelined circuits;automated asynchronous synthesis toolchain;dataflow graph;global critical path;graph covering problem;nonuniform latencies;operation chaining","","1","1","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"The effect of process variation on device temperature in finFET circuits","Jung Hwan Choi; Murthy, Jayathi; Roy, K.","Purdue Univ., West Lafayette","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","747","751","With technology scaling, devices are increasingly prone to process variations. These variations cause a large spread in leakage power, since it is extremely sensitive to process variations, which in turn results in larger temperature variations across different dies. In this paper, we investigate the temperature variations in FinFET circuits considering variations in following parameters (i) channel length and (ii) body thickness. We estimate temperature variation under process fluctuation by Monte Carlo simulation with thermal models to solve temperature and leakage power self-consistently. The results show that high activity circuits exhibit larger temperature variations since increased temperature increments leakage power and vice versa. It is also shown that under moderate process variation (3sigma=10% for channel length and body thickness) and a nominal primary input activity of 0.4, thermal runaway can occur in more than 15% of chips in 28 nm FinFET technology, severely degrading manufacturing yield.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397355","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397355","","Energy consumption;FinFETs;Fluctuations;Leakage current;Silicon;Switching circuits;Temperature dependence;Temperature sensors;Thermal degradation;Voltage","MOSFET;MOSFET circuits;Monte Carlo methods","FinFET circuits;Monte Carlo simulation;device temperature;process variation;temperature variation estimation;temperature variations","","6","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Using functional independence conditions to optimize the performance of latency-insensitive systems","Cheng-Hong Li; Carloni, L.P.","Columbia Univ. in the City of New York, New York","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","32","39","In latency-insensitive design shell modules are used to encapsulate system components (<i>pearls</i>) in order to interface them with the given latency-insensitive protocol and dynamically control their operations. In particular, a shell stalls a pearl whenever new valid data are not available on its input channels. We study how functional independence conditions (FIC) can be applied to the performance optimization of a latency-insensitive system by avoiding unnecessary stalling of their pearls. We present a novel circuit design of a generic shell template that can exploit FICs. We describe an automatic procedure for the logic synthesis of a FIC-shell instance that is only based on the analysis of the logic structure of its corresponding pearl and does not require any input from the designers. We implemented the proposed technique within the logic synthesis tool ABC and we use it to complete various experiments that demonstrate its performance benefits and limited overhead. In particular, we completed the semi-custom design of a system-on-chip (SoC), an ultra-wideband baseband transmitter, using a state-of-the-art 90nm technology process. To the best of our knowledge this represents the first report on the complete latency-insensitive design of a real-world SoC.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397240","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397240","","Automatic logic units;Baseband;Circuit synthesis;Control systems;Logic design;Optimization;Protocols;System-on-a-chip;Transmitters;Ultra wideband technology","circuit optimisation;logic design","circuit design;functional independence conditions;latency-insensitive design shell modules;latency-insensitive protocol;latency-insensitive systems;logic structure analysis;logic synthesis;performance optimization;shell template;system components encapsulation;system-on-chip;ultra-wideband baseband transmitter","","1","","25","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon","Yu-Ting Chen; Da-Cheng Juan; Ming-Chao Lee; Shih-Chieh Chang","Nat. Tsing Hua Univ., Hsinchu","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","779","782","During the power mode transition, a large surge current may lead to the malfunctions in a power-gating design. In this paper, we introduce several important properties of the surge current during the power mode transition for the distributed sleep transistor network (DSTN) designs. Based on these properties, we propose an accurate estimation of surge current and provide an efficient schedule on the DSTN structure. Our experiment achieved significantly better results than previous works - on average, 332 times wake-up time reduction and 35.48% less energy loss during the power mode transition.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397360","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397360","","CMOS technology;Chaos;Circuits;Clocks;Energy loss;Job shop scheduling;Semiconductor device modeling;Surges;Timing;Voltage","integrated circuit design;leakage currents;low-power electronics","distributed sleep transistor network designs;power mode transition;power-gating design;spurious glitches phenomenon;surge current;wake-up scheduling","","7","","6","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient multi-layer obstacle-avoiding rectilinear steiner tree construction","Lin, C.-W.; Shih-Lun Huang; Kai-Chi Hsu; Meng-Xiang Li; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","380","385","Given a set of pins and a set of obstacles on routing layers, a multi-layer obstacle-avoiding rectilinear Steiner minimal tree (ML-OARSMT) connects these pins by rectilinear edges within layers and vias between layers, and avoids running through any obstacle to construct a Steiner tree with a minimal total cost. The ML-OARSMT problem is very important for many VLSI designs with pins being located in multiple routing layers that contain numerous routing obstacles incurred from IP blocks, power networks, prerouted nets, etc. Therefore, it is desired to develop an effective algorithm for the ML-OARSMT problem. However, there is no existing work on this ML-OARSMT problem. In this paper, we first formulate the ML-OARSMT problem and identify key different properties of the problem from its single-layer counterpart. Based on the multilayer obstacle-avoiding spanning graph (ML-OASG), we present the first algorithm to solve the ML-OARSMT problem. Our algorithm can guarantee an optimal solution for any 2-pin net and many higher-pin nets. Experiments show that our algorithm results in 33% smaller total costs on average than a construction-by-correction heuristic which is widely used for Steiner-tree construction in the recent literature.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397294","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397294","","Costs;Delay;Manufacturing;NP-complete problem;Nonhomogeneous media;Pins;Routing;Steiner trees;Timing;Very large scale integration","VLSI;circuit complexity;circuit optimisation;integrated circuit design;network routing;network topology;trees (mathematics)","IP blocks;VLSI design;multilayer obstacle-avoidance;pin connection;power network;prerouted nets;rectilinear Steiner minimal tree;rectilinear edges;routing layer;routing obstacles;spanning graph","","7","","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization","Lin Yuan; Gang Qu","Synopsys. Inc., Mountain View","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","548","551","Dual V<sub>t</sub> assignment and input vector control are two tightly coupled leakage reduction techniques. We study how to apply them effectively to a circuit to minimize the static leakage power. We argue that simply combining them in a serial fashion will not reach their full potential in leakage reduction. To show this, we propose a heuristic algorithm that integrates them into a single optimization loop by assigning the value for primary inputs and V<sub>t</sub> for logic gates simultaneously. Our algorithm leverages the fact that both input vector and threshold voltage V<sub>t</sub> have great impact on a gate's leakage at standby mode and avoids to assign a gate both low V<sub>t</sub> and input vector that results high leakage. The selection of input vector and the assignment of V<sub>t</sub> are integrated seamlessly through the concepts of leakage observability, worst leakage state, and path factor. The proposed algorithm has a low run time complexity and achieves an average 15% leakage reduction on all the ISCAS and MCNC benchmarks over the serial combination of input vector selection and dual V<sub>t</sub> assignment.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397322","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397322","","Coupling circuits;Delay;Educational institutions;Flip-flops;Heuristic algorithms;Minimization;Optimization methods;Runtime;Threshold voltage;Timing","heuristic programming;logic gates;minimisation","coupled leakage reduction techniques;dual threshold voltage assignment;heuristic algorithm;input vector;input vector selection;leakage observability;logic gates;path factor;static leakage minimization;worst leakage state","","3","","10","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Parameterized model order reduction via a two-directional Arnoldi process","Yung-Ta Li; Zhaojun Bai; Yangfeng Su; Xuan Zeng","Univ. of California, Davis","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","868","873","This paper presents a multiparameter moment-matching based model order reduction technique for parameterized interconnect networks via a novel two-directional Arnoldi process. It is referred to as a PIMTAP algorithm, which stands for Parameterized Interconnect Macromodeling algorithm via a Two-directional Arnoldi Process. PIMTAP inherits the advantages of previous multiparameter moment-matching algorithms and avoids their shortfalls. It is numerically stable and adaptive, and preserves the passivity of parameterized RLC networks.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397373","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397373","","Application specific integrated circuits;Computer science;Equations;Frequency;Integrated circuit interconnections;Large-scale systems;Mathematical model;Mathematics;Reduced order systems;Space technology","RLC circuits;interconnected systems;reduced order systems","PIMTAP algorithm;Parameterized Interconnect Macromodeling algorithm;multiparameter moment-matching algorithms;multiparameter moment-matching-based model;order reduction technique;parameterized RLC networks;parameterized interconnect networks;parameterized model order reduction;two-directional Arnoldi process","","0","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Including inductance in static timing analysis","Ahmed Shebaita; Petranovic, D.; Ismail, Y.","Northwestern Univ., Evanston","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","686","691","In this paper analytical expressions are derived for effective load capacitances of RLC interconnects to accurately estimate both the propagation delay and transition time at the output of a CMOS gate. The new effective capacitance calculation technique poses no extra complexity as compared to the RC based approaches but can accommodate inductance. These new expressions are derived based on a generalized driving point admittance. The generalized driving point admittance takes inductance into consideration and hence accounts for the inductive shielding that in some cases can even exceed the resistive shielding in current technologies. Another improvement in the new effective capacitance calculation method is the utilization of a more general waveform shape that accounts for the non-monotonic behavior due to inductance effects. It is shown throughout the paper that two effective capacitances are required for accurate estimation of the propagation delay and rise time with an RLC interconnect load. Simulation results show that the error in propagation delays and rise times when neglecting inductance can be over 60% as compared to an RLC model in realistic interconnects. On the other hand, simulations show that the propagation delay and rise time maximum errors associated with the proposed approach are less than 10% as compared to SPICE.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397345","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397345","","Admittance;Capacitance;Delay effects;Delay estimation;Inductance;Packaging;Propagation delay;Timing;Voltage;Wires","CMOS logic circuits;RLC circuits;capacitance;inductance;logic gates;timing circuits","CMOS gate;RLC interconnects;generalized driving point admittance;inductance;load capacitance;propagation delay;static timing analysis;transition time","","2","1","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Temperature aware microprocessor floorplanning considering application dependent power load","Chun-Ta Chu; Xinyi Zhang; Lei He; Tom Tong Jing","California Univ., Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","586","589","This paper studies microprocessor floorplanning considering thermal and throughput optimization. We first develop a stochastic heat diffusion model taking into account the application dependent power load for thermal analysis. Then, we design the floorplanning algorithm based on this model. Experimental results show that, compared with the deterministic heat diffusion model, our model obtains up to 3.2degC reduction of the on-chip peak temperature, 1.25% reduction of the area, and 1.125times better CPI (cycles per instruction) performance, respectively. Compared with temperature aware floorplanning in the HOTSPOT tool set that ignores interconnect pipelining, our algorithm is up to 27times faster, reduces the peak temperature by up to 3degC, and also reduces CPI significantly with a negligible area overhead.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397328","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397328","","Clocks;Energy consumption;Helium;Microprocessors;Pipeline processing;Stochastic processes;Temperature dependence;Thermal engineering;Thermal loading;Throughput","logic design;microprocessor chips;optimisation;power aware computing;stochastic processes;thermal analysis;thermal diffusion","application dependent power load;microarchitecture level;stochastic heat diffusion model;temperature 3.2 degC;temperature aware microprocessor floorplanning;thermal analysis;throughput optimization","","5","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Increasing data-bandwidth to instruction-set extensions through register clustering","Karuri, K.; Chattopadhyay, A.; Hohenauer, M.","RWTH Aachen Univ., Aachen","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","166","171","The conflicting requirements of performance and flexibility in today 's embedded system market are forcing system designers to use more and more of the so called configurable or customizable processor cores. Such processors tend to meet the demanding performance constraints by accommodating application specific instruction set extensions (ISEs) which have, naturally, become a vital component of current processor customization flows. One major bottleneck in maximizing ISE performance is the limitation on the data-bandwidth between the general purpose register (GPR) file and the ISEs. For improved performance, it is desirable to have a large data-bandwidth from the GPRs to ISEs. However, the tight area constraints of modern embedded processors often restrict the GPR I/O of ISEs to save port area of the register files. This paper presents a novel approach to increase the GPR I/O of ISEs without significantly increasing the size of the GPR files. This is achieved by applying the concept of register clustering, common in many VLIW architectures, to single-issue processors with high performance ISEs. Such clustering often causes extra register moves in compiled code. This work also presents an algorithm to minimize such register moves. The benchmark results presented in this paper show that our solution can significantly reduce the area overhead of many-port GPR files without sacrificing the performance improvements through ISEs.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397261","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397261","","Bandwidth;Clustering algorithms;Embedded system;Ground penetrating radar;Hardware;Registers;Signal design;Signal processing;Signal processing algorithms;VLIW","embedded systems;instruction sets;logic CAD;microprocessor chips;parallel architectures;performance evaluation;program compilers;system-on-chip","VLIW architecture;application specific instruction-set extension;code compilation;configurable customizable processor core;data-bandwidth maximization;embedded system-on-chip design;many-port GPR file;performance improvement;register clustering","","7","","24","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Modeling, optimization and control of rotary traveling-wave oscillator","Cheng Zhuo; Huafeng Zhang; Samanta, R.; Jiang Hu; Chen, Kangsheng","Zhejiang Univ., Hangzhou","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","476","480","Rotary traveling-wave oscillator (RTWO) is a recently proposed transmission-line approach for multi-gigahertz rate clock generation. RTWO has the characteristics of both conventional LC tank oscillator and ring oscillator. Thus, it is difficult to be analyzed by a general-purpose method. This paper presents a systematic and efficient method for RTWO modeling and optimization. Equations for frequency, power dissipation, die area, loop gain and phase noise are formulated in posynomial forms. The resulting optimization problem is relaxed to be a Geometric Programming (GP) and can be efficiently solved with a convex optimization solver. A novel scheme to control the rotation direction is also suggested for skew control. Experimental results show that our method can rapidly compute the globally optimal trade-off and reduce the power by up to 85% for a 11.8 GHz RTWO design. Compared to a recently reported low-power methodology, the proposed design scheme can save about 50% of die area and achieve lower power dissipation as well as faster rise/fall time.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397310","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397310","","Clocks;Design methodology;Equations;Frequency;Optimization methods;Phase noise;Power dissipation;Power system modeling;Ring oscillators;Transmission lines","convex programming;geometric programming;logic design;microwave oscillators","LC tank oscillator;RTWO design;convex optimization solver;frequency 11.8 GHz;geometric programming;multi gigahertz rate clock generation;ring oscillator;rotary traveling-wave oscillator","","11","","19","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Principle Hessian Direction based parameter reduction with process variation","Mitev, A.; Marefat, M.; Dongsheng Ma; Wang, J.M.","Arizona Univ., Speedway","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","632","637","As CMOS technology enters the nanometer regime, the increasing process variation is bringing manifest impact on circuit performance. In this paper, we propose a principle Hessian direction (PHD) based parameter reduction approach. This new approach relies on the impact of each parameter on circuit performance to decide whether keeping or reducing the parameter. Compared with the existing principle component analysis (PCA) method, this performance based property provides us a significantly smaller set of parameters after reduction. The experimental results also support our conclusions. In all cases, an average of 53% of reduction is observed with less than 3% error in the mean value and less than 8% error in the variation.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397336","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397336","","CMOS process;CMOS technology;Circuit analysis;Circuit optimization;Delay;Integrated circuit interconnections;Manufacturing processes;Performance analysis;Principal component analysis;Transfer functions","CMOS integrated circuits;Hessian matrices;network synthesis;principal component analysis","CMOS technology;parameter reduction;principle Hessian direction;principle component analysis;process variation","","2","","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A design flow dedicated to multi-mode architectures for DSP applications","Chavet, C.; Andriamisaina, C.; Coussy, P.; Casseau, E.; Juin, E.; Urard, P.; Martin, E.","STMicroelectron., Crolles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","604","611","This paper addresses the design of multi-mode architectures for digital signal processing applications. We present a dedicated design flow and its associated high-level synthesis tool, named GAUT. Given a unified description of a set of time-wise mutually exclusive tasks and their associated throughput constraints, a single RTL hardware architecture optimized in area is generated. In order to reduce the register, steering logic (multiplexers) and controller (decoding logic) complexities, we propose a joint-scheduling algorithm which maximizes the similarities between control steps and specific binding approaches for both functional units and storage elements which maximize the similarities between the datapaths. We show through a set of test cases that our approach offers significant area saving relative to the state-of-the-art.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397331","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397331","Flexible devices;architectures;high-level synthesis;multi-mode","Constraint optimization;Decoding;Digital signal processing;Hardware;High level synthesis;Logic;Multiplexing;Signal design;Signal processing algorithms;Throughput","digital signal processing chips;logic design","GAUT;RTL hardware architecture;decoding logic;digital signal processing;high-level synthesis;joint-scheduling algorithm;multimode architecture;steering logic","","5","","23","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A novel technique for incremental analysis of on-chip power distribution networks","Yuhong Fu; Panda, R.; Reschke, B.; Sundareswaran, S.; Min Zhao","Freescale Semicond. Inc., Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","817","823","We propose a novel and efficient incremental analysis technique for 'what-if analysis of on-chip power distribution networks (PDN). Effect of local modifications to a PDN, including local topology changes, can be quickly analyzed without need for very expensive re-analysis of the entire modified network. We borrow ideas from a fictitious domain method that has been successfully used in solving partial differential equations arising from inhomogeneous problems in mechanics. The effect of local wiring modifications in several PDN regions is mimicked by applying fictitious currents at the boundaries of these regions in the original unmodified network. The fictitious currents are calculated from component sub-problems in a low-computation iterative procedure. The practicality of this method for use in what-if analysis is demonstrated with several large power networks from actual industrial designs. It analyzes a modified network with few million changes in a fraction of time it would take for a complete re-analysis.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397366","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397366","","Circuits;Computer networks;Costs;Matrices;Network synthesis;Network topology;Network-on-a-chip;Partial differential equations;Power systems;Wiring","distribution networks;iterative methods;low-power electronics;partial differential equations","fictitious currents;fictitious domain method;incremental analysis;iterative procedure;local topology changes;local wiring modifications;on-chip power distribution networks;partial differential equations;what-if analysis","","5","","17","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient path delay test generation based on stuck-at test generation using checker circuitry","Iwagaki, T.; Ohtake, S.; Kaneko, M.; Fujiwara, H.","Japan Adv. Inst. of Sci. & Technol. (JAIST), Ishikawa","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","418","423","This paper proposes an approach to non-robust and functionally sensitizable path delay test generation through stuck-at test generation. In this approach, to generate two-pattern tests for path delay faults in a combinational circuit, checker circuitry is constructed which is composed of logic gates corresponding to the mandatory assignments for detecting the faults. This checker circuitry allows us to use any existing combinational stuck-at test generation tool. Since today's stuck-at test generation tools reach a mature level, the proposed approach can efficiently solve the path delay test generation problem for combinational circuits. Experimental results show that the approach can speed up path delay test generation and can improve fault efficiency. This paper also discusses how a scan circuit and the issues of over-testing and test power are handled in the proposed test generation framework.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397301","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397301","","Automatic test pattern generation;Circuit faults;Circuit testing;Combinational circuits;Delay;Electronic mail;Information science;Inverters;Logic testing;Multivalued logic","automatic test pattern generation;combinational circuits;fault diagnosis;logic gates;logic testing","checker circuitry;combinational circuits;combinational stuck-at test generation tool;fault detection;logic gates;path delay test generation problem;two-pattern test generation","","0","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Timing optimization by restructuring long combinatorial paths","Werber, J.; Rautenbach, D.; Szegedy, C.","Bonn Univ., Bonn","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","536","543","We present an implementation of an algorithm for constructing provably fast circuits for a class of Boolean functions with input signals that have individual starting times. We show how to adapt this algorithm to logic optimization for timing correction at late stages of VLSI physical design and report experimental results on recent industrial chips. By restructuring long critical paths, our code achieves worst-slack improvements of up to several hundred picoseconds on top of traditional timing optimization techniques.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397320","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397320","","Algorithm design and analysis;Delay;Design optimization;Integrated circuit interconnections;Logic design;Mathematical model;Mathematics;Process design;Timing;Very large scale integration","Boolean functions;VLSI;combinatorial mathematics;integrated circuit design;integrated logic circuits","Boolean functions;VLSI physical design;input signals;logic optimization;long combinatorial paths;timing correction;timing optimization techniques","","4","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"A methodology for fast and accurate yield factor estimation during global routing","Sinha, S.; Chiang, C.C.","Synopsys Inc., Mountain View","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","481","487","In this paper, a novel and computationally efficient methodology to accurately estimate key yield factors during the global routing stage is presented. Such an yield factor estimator at the global routing stage is essential since it can used to either get an early estimate of the final yield of the same design (i.e. the yield after applying the required sequence of detailed routing and post-routing yield optimizations) and/or to improve the final yield of the design by making the solution at the end of global routing more amenable to post-routing yield optimizations. The proposed yield factor estimator is inherently flexible and can easily be programmed to estimate during global routing a variety of key yield factors of the same design after a typical sequence of detailed routing and representative post-routing yield optimizations has been applied. Examples are provided to show how the yield factor estimator can be used to predict short and open critical area and metal density after typical yield optimization solutions like wire-spreading, wire-widening and metal filling, respectively. Experimental results presented in the paper show that the proposed yield factor estimator can predict final yield factor hotspots/values with a high degree of accuracy. The proposed estimator is also shown to be more suited for the purpose of yield factor estimation compared with typical metrics at the global routing stage like congestion.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397311","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397311","","Chemicals;Contamination;Design optimization;Filling;Lithography;Manufacturing;Routing;Very large scale integration;Wires;Yield estimation","VLSI;circuit optimisation;design for manufacture;estimation theory;integrated circuit design;integrated circuit manufacture;integrated circuit yield;network routing","GRYP yield factor estimator;VLSI technology;global routing yield predictor;integrated circuit design;post-routing yield optimizations","","1","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Analog placement with common centroid constraints","Qiang Ma; Young, E.F.Y.; Pun, K.P.","Chinese Univ. of Hong Kong, Kowloon","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","579","585","In order to reduce parasitic mismatch in analog circuits, some groups of devices are required to share a common centroid while being placed. Devices are split into smaller ones and placed with a common center point. We will address this problem of handling common centroid constraint in placement. A new representation called center-based corner block list (C-CBL) is proposed which is a natural extension of corner block list (CBL) [1] to represent a common centroid placement of a set of device pairs. C-CBL is complete and non-redundant in representing any common centroid mosaic packings with pairs of blocks to be matched. To address the same problem with an additional constraint that devices are required to be placed uniformly to average out the parasitic errors, a grid-based approach is proposed. Experimental results show that both approaches are fast and promising, and have high scalability that even large data sets can be handled effectively.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397327","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397327","","Analog circuits;Capacitors;Circuit optimization;Computer science;Data structures;Degradation;Resistors;Scalability;Simulated annealing;Threshold voltage","analogue circuits;logic design;system-on-chip","analog circuit placement;center-based corner block list;common centroid constraint;parasitic mismatch;system-on-chip design","","15","4","10","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Mapping model with Inter-array memory sharing for multidimensional signal processing","Luican, I.I.; Zhu, H.; Balasa, F.","Univ. of Illinois at Chicago, Chicago","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","160","165","The storage requirements in data-intensive signal processing systems (including applications in video and image processing, artificial vision, medical imaging, real-time 3-D rendering, advanced audio and speech coding) have an important impact on both the system performance and the essential design parameters -the overall power consumption and chip area. This is due to the significant amount of data that must be stored during the execution of the algorithmic specification, as well as due to the amount of data transfers to/from large, energy-consuming, off-chip data memories. This paper addresses the problem of efficiently mapping the multidimensional signals from the algorithmic specification of the system into the physical memory. Different from all the previous mapping models that aim to optimize the memory sharing between the elements of a same array, creating separate windows in the physical memory for distinct arrays, this proposed mapping model is the first one to exploit the possibility of memory sharing between different arrays. As a consequence, this signal-to-memory mapping approach yields significant savings in the amount of data storage resulted after mapping.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397260","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397260","","Biomedical imaging;Image processing;Image storage;Multidimensional signal processing;Real time systems;Rendering (computer graphics);Signal mapping;Signal processing algorithms;Video sharing;Video signal processing","array signal processing;multidimensional signal processing","algorithmic specification;data-intensive signal processing systems;distinct arrays;inter-array memory sharing;mapping model;multidimensional signal processing;off-chip data memories;overall power consumption","","1","","15","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Device-circuit co-optimization for mixed-mode circuit design via geometric programming","Jintae Kim; Jhaveri, R.; Woo, Jason; Yang, C.-K.K.","UCLA, Los Angeles","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","470","475","Modern processing technologies offer a number of types of devices such as high-V<sub>T</sub>, low-V<sub>T</sub>, thick-oxide, etc. in addition to the nominal transistor in order to meet system performance and functional needs. While designers have leveraged these devices for mixed-signal design, a design framework is needed to guide designers in selecting the best set of devices. The same framework can enable device manufacturers decide which new devices to include in the suite of device offerings. This paper presents a design methodology that can quickly guide a designer in selecting the best set of devices for a given application, specifications, and circuit structure. The equation-based optimization framework based on geometric programming (GP) extends upon previous efforts that optimize sizing, biasing, and supply voltages. The paper first shows that convex piecewise-linear function fitting can effectively model for optimization all the types of devices offered by a 90 nm CMOS technology. Additionally, we show the potential to model and include experimental devices such as a Schottky tunneling source MOSFET. Second, the paper applies the model to an example circuit, a track-and-hold amplifier. The optimization and subsequent simulation illustrate the importance and amount of benefit from applying device selection.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397309","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397309","","CMOS technology;Circuit synthesis;Design methodology;Equations;MOSFETs;Manufacturing;Piecewise linear techniques;Semiconductor device modeling;System performance;Voltage","CMOS integrated circuits;circuit optimisation;geometric programming;mixed analogue-digital integrated circuits;piecewise linear techniques","CMOS technology;Schottky tunneling source MOSFET;convex piecewise-linear function fitting;device-circuit cooptimization;equation-based optimization framework;geometric programming;mixed-mode circuit design;mixed-signal design;nominal transistor;size 90 nm;track-and-hold amplifier","","3","","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"The FAST methodology for high-speed SoC/computer simulation","Chiou, D.; Dam Sunwoo; Joonsoo Kim; Patil, N.; Reinhart, W.H.; Johnson, D.E.; Zheng Xu","Univ. of Texas at Austin, Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","295","302","This paper describes the FAST methodology that enables a single FPGA to accelerate the performance of cycle-accurate computer system simulators modeling modem, realistic SoCs, embedded systems and standard desktop/laptop/server computer systems. The methodology partitions a simulator into (i) a functional model that simulates the functionality of the computer system and (ii) a predictive model that predicts performance and other metrics. The partitioning is crafted to map most of the parallel work onto a hardware-based predictive model, eliminating much of the complexity and difficulty of simulating parallel constructs on a sequential platform. FAST conventions and libraries have been designed to make creating, modifying, using and measuring such simulators straightforward. We describe a prototype FAST system: a full-system, RTL-level cycle-accurate-capable computer system simulator that executes the x86 ISA, boots unmodified Linux and executes unmodified x86 applications. The prototype runs two to three orders of magnitude faster than the fastest Intel and AMD RTL-level cycle-accurate x86 software-based simulators and about six to seven times faster than RTL simulation.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397280","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397280","","Acceleration;Computational modeling;Computer simulation;Embedded computing;Embedded system;Field programmable gate arrays;Modems;Predictive models;Software prototyping;Virtual prototyping","Linux;digital simulation;field programmable gate arrays;system-on-chip","FAST methodology;FPGA;Linux;RTL-level cycle-accurate-capable computer system simulator;cycle-accurate computer system simulators;embedded systems;hardware-based predictive model;high-speed SoC/computer simulation;standard computer systems","","16","","26","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Minimizing leakage power in sequential circuits by using mixed vt flip-flops","Jaehyun Kim; Youngsoo Shin","KAIST, Daejeon","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","797","802","Dual V<sub>t</sub> has been widely used to control leakage, while, at the same time, satisfying circuit performance. However, current approaches target the combinational circuits even though sequential elements, such as flip-flops and latches, contribute an appreciable proportion of the total leakage. The use of dual V<sub>t</sub> flip-flops is limited to circuits of large timing slack, because introducing high V<sub>t</sub> flip-flops in place of low V<sub>t</sub> ones yields abrupt change in timing. We propose mixed V<sub>t</sub> flip-flops, which are designed by using both low and high V<sub>t</sub>, but in different transistors. Compared to low V<sub>t</sub> flip-flop, the mixed V<sub>t</sub> flip-flops exhibit increased delay, but either on setup time or on clock-to-Q delay but not on both, while their leakage is greatly reduced. We extend the conventional sensitivity-based dual V<sub>t</sub> allocation algorithm to incorporate mixed V<sub>t</sub> flip-flops together with dual V<sub>t</sub> combinational gates. Experimental results show that an average leakage saving of 31% is achieved, compared to the use of dual V<sub>t</sub> on combinational subcircuits alone. The leakage of the flip-flops themselves is cut by 57% on average.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397363","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397363","","CMOS technology;Circuit optimization;Delay effects;Flip-flops;Latches;Leakage current;Sequential circuits;Subthreshold current;Switches;Timing","combinational circuits;flip-flops;leakage currents;logic design;logic gates;low-power electronics;sequential circuits","circuit performance;dual V<sub>t</sub> combinational gates;leakage control;leakage power minimization;mixed V<sub>t</sub> flip-flop design;sensitivity-based dual V<sub>t</sub> allocation algorithm;sequential circuits","","4","","12","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs","Popovich, M.; Friedman, E.G.; Secareanu, R.M.; Hartin, O.L.","Univ. of Rochester, Rochester","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","811","816","Decoupling capacitors are widely used to reduce power supply noise. On-chip decoupling capacitors have traditionally been allocated into the white space available on the die based on an unsystematic or ad hoc approach. In this way, large decoupling capacitors are often placed at a significant distance from the current load, compromising the signal integrity of the system. This issue of power delivery cannot be alleviated by simply increasing the size of the on-chip decoupling capacitors. To be effective, the on-chip decoupling capacitors should be placed physically close to the current loads. The area occupied by the on-chip decoupling capacitor, however, is directly proportional to the magnitude of the capacitor. The minimum impedance between the on-chip decoupling capacitor and the current load is therefore fundamentally affected by the magnitude of the capacitor. A distributed on-chip decoupling capacitor network is proposed in this paper. A system of distributed on-chip decoupling capacitors is shown to provide an efficient solution for providing the required on-chip decoupling capacitance under existing technology constraints. In a system of distributed on-chip decoupling capacitors, each capacitor is sized based on the parasitic impedance of the power distribution grid. Various tradeoffs in a system of distributed on-chip decoupling capacitors are also discussed. Related simulation results for typical values of on-chip parasitic resistance are also presented. An analytic solution is shown to provide accurate distributed system. The worst case error is 0.003% as compared to SPICE. Techniques presented in this paper are applicable not only for current technologies, but also provide an efficient placement of the on-chip decoupling capacitors in future technology generations.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397365","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397365","Power distribution systems;decoupling capacitors;power distribution grids;power noise","Capacitors;Impedance;Network-on-a-chip;Noise reduction;Parasitic capacitance;Power distribution;Power supplies;SPICE;System-on-a-chip;White spaces","integrated circuits;power capacitors;power distribution","SPICE;distributed on-chip decoupling capacitors;nanoscale IC;on-chip parasitic are resistance;parasitic impedance;power distribution grid;power supply noise reduction","","11","1","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"ECO timing optimization using spare cells","Yen-Pin Chen; Jia-Wei Fang; Yao-Wen Chang","Nat. Taiwan Univ., Taipei","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","530","535","We introduce in this paper a new problem of ECO timing optimization using spare-cell rewiring and present the first work for this problem. Spare-cell rewiring is a popular technique for incremental timing optimization and/or functional change after the placement stage. The spare-cell rewiring problem is very challenging because of its dynamic wiring cost nature for selecting a spare cell, while the existing related problems consider only static wiring cost. For the addressed problem, we present a framework of buffer insertion and gate sizing to handle it. In this framework, we present a dynamic programming algorithm considering the dynamic cost, called dynamic cost programming (DCP), for the ECO timing optimization with spare cells. Without loss of solution optimality, we further present an effective pruning method by selecting spare cells only inside an essential bounding polygon to reduce the solution space. The whole framework is integrated into a commercial design flow. Experimental results based on five industry benchmarks show that our method is very effective and efficient in fixing the timing violations of ECO paths.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397319","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397319","","Circuits;Cost function;Delay;Design optimization;Dynamic programming;Flip-flops;Heuristic algorithms;Manuals;Timing;Wiring","circuit optimisation;dynamic programming","ECO timing optimization;bounding polygon;buffer insertion;dynamic cost programming;dynamic programming;dynamic wiring cost;engineering change order;gate sizing;incremental timing optimization;pruning method;spare-cell rewiring","","14","2","7","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling","Guo Yu; Peng Li","Texas A&M Univ., College Station","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","464","469","Automated circuit optimization is an important component of complex analog integrated circuit design. Today's analog designs must be optimized not only for nominal performance but also for robustness in order to maintain a reasonable yield with highly scaled VLSI technologies. The complex nature of analog/mixed-signal systems, however, makes this yield-aware analog circuit optimization extremely difficult and costly. In this paper, we adopt a geostatistics motivated approach (i.e. Kriging model) for efficient extraction of yield-aware Pareto front performance models for analog circuits. An iterative search based optimization approach is proposed to efficiently seek optimal performance tradeoffs under yield constraints in high-dimensional design parameter and process variation spaces. Our experiments confirm that the generated yield-aware Pareto fronts are accurate and the optimization procedure is very efficient. The latter is achieved by the well controlled iterative update scheme in the presented techniques which avoids an excessive number of time consuming transistor-level simulations.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397308","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397308","","Analog circuits;Analog integrated circuits;Circuit optimization;Design optimization;Integrated circuit modeling;Integrated circuit technology;Integrated circuit yield;Iterative methods;Robustness;Very large scale integration","Pareto optimisation;VLSI;analogue integrated circuits;circuit optimisation;iterative methods;search problems;statistical analysis","Pareto front performance model;VLSI technologies;geostatistics motivated performance modeling;iterative search;yield-aware analog integrated circuit optimization","","14","3","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"An efficient method for statistical circuit simulation","Liu, F.","IBM Austin Res. Lab, Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","719","724","The dynamic behavior of a VLSI circuit can be described by a system of differential-algebraic equations. When some circuit elements are affected by process variations, the dynamic behavior of the circuit will deviate from its nominal trajectory. Monte-Carlo-type random sampling methods are widely used to estimate the trajectory deviation. However they can be quite time-consuming when the dimension of the parameter space is large. This paper offers an alternative solution by casting the problem into the theoretic frame work of non-linear non-Gaussian filtering. To estimate the mean and variance of the time-dependent circuit trajectory, we develop a method based on unscented transformation, which is an efficient Bayesian analysis sampling technique. Theoretically the method has linear runtime complexity. Experimental results show that compared to traditional Monte-Carlo methods, the new method can achieve over 10times speedup with less than 2% error.","1092-3152","978-1-4244-1381-2","","10.1109/ICCAD.2007.4397350","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397350","","Bayesian methods;Casting;Circuit optimization;Circuit simulation;Differential equations;Runtime;SPICE;Sampling methods;Statistics;Voltage","Bayes methods;Gaussian processes;Monte Carlo methods;VLSI;circuit simulation;computational complexity;differential algebraic equations;estimation theory;nonlinear filters;random processes;sampling methods","Bayesian analysis sampling technique;Monte-Carlo-type random sampling method;VLSI circuit dynamic behavior;differential-algebraic equation;linear runtime complexity;nonlinear nonGaussian filtering;statistical circuit simulation;time-dependent circuit trajectory;trajectory deviation estimation","","0","","16","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Methodology for low power test pattern generation using activity threshold control logic","Ravi, S.; Devanathan, V.R.; Parekhji, R.","Texas Instrum. Pvt. Ltd., Bangalore","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","526","529","This paper proposes a new technique of power-aware test pattern generation, wherein the test mode power constraints are specified using pseudo hardware logic functions (referred to as power constraint circuits) that augment the target circuit fed to the ATPG tool. The novelty of this approach is three-fold: (i) The ATPG tool only sees the enhanced circuit This influences the generation of the test cubes themselves, as against post-processing of these cubes for a given pattern, (ii) Pattern generation can be driven to minimize test power according to a programmable switching activity threshold, and hence, is scalable, (iii) The same constraint circuit can also be effectively used for pattern filtering to isolate patterns which cause high switching activity. Additionally, the proposed method does not require any changes to the pattern generation tool or process. This paper describes the methodology, together with techniques for realizing the hardware circuit and specifying thresholds. Experimental results on various benchmark circuits (including an industrial design) are presented to show the effectiveness of this approach.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397318","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397318","","Automatic test pattern generation;Circuit testing;Electronic equipment testing;Energy consumption;Filling;Hardware;Logic testing;Power generation;Switching circuits;Test pattern generators","automatic test pattern generation;logic CAD;logic circuits;logic testing;low-power electronics;power aware computing;programmable circuits;threshold logic","ATPG tool;hardware circuit realization;industrial design;low power test pattern generation tool;pattern filtering;power-aware test pattern generation;programmable switching activity threshold control logic;pseudo hardware logic function;test mode power constraint circuit specification","","5","","13","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"Variation-aware performance verification using at-speed structural test and statistical timing","Iyengar, V.; Jinjun Xiong; Venkatesan, S.; Zolotov, V.; Lackey, D.; Habitz, P.; Visweswariah, C.","IBM Corp., Austin","Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference on","20071210","2007","","","405","412","Meeting the tight performance specifications mandated by the customer is critical for contract manufactured ASICs. To address this, at speed test has been employed to detect subtle delay failures in manufacturing. However, the increasing process spread in advanced nanometer ASICs poses considerable challenges to predicting hardware performance from timing models. Performance verification in the presence of process variation is difficult because the critical path is no longer unique. Different paths become frequency limiting in different process corners. In this paper, we present a novel variation-aware method based on statistical timing to select critical paths for structural test. Node criticalities are computed to determine the probabilities of different circuit nodes being on the critical path across process variation. Moreover, path delays are projected into different process corners using their linear delay function forms. Experimental results for three multimillion gate ASICs demonstrate the effectiveness of our methods.","1092-3152","978-1-4244-1381-2","978-1-4244-1382-9","10.1109/ICCAD.2007.4397299","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4397299","","Application specific integrated circuits;Circuit faults;Circuit testing;Contracts;Delay;Logic testing;Manufacturing;Probability;Space technology;Timing","application specific integrated circuits;delays;formal specification;formal verification;integrated circuit design;integrated circuit manufacture;integrated circuit testing;statistical analysis","advanced nanometer ASIC;circuit nodes;linear delay function forms;node criticality;path delays;statistical timing;structural timing;variation-aware performance verification","","23","9","18","","","4-8 Nov. 2007","","IEEE","IEEE Conference Publications"
"GLADE: A modern global router considering layer directives","Yen-Jung Chang; Tsung-Hsien Lee; Ting-Chi Wang","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on","20101203","2010","","","319","323","Global routing is a very crucial stage in a design cycle, because it physically plans the routes of nets on a chip. In order to boost the research and development of global routing techniques, ISPD held contests and released benchmarks in 2007 and 2008, respectively. However, the contests may lead researchers away from facing other real problems in practice. In this paper we study a new global routing problem that not only considers traditional routing objectives such as overflow and wirelength but also focuses on honoring layer directives that are usually specified for timing-critical nets to alleviate performance degrading. Based on novel extensions of an academic router, we present a new global router called GLADE for the addressed problem. The experimental results show that GLADE can effectively generate a high-quality solution, which balances the metrics under consideration, for each test case from the set of recently released ICCAD 2009 benchmarks.","1092-3152","978-1-4244-8193-4","","10.1109/ICCAD.2010.5654094","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5654094","","Asia;Benchmark testing;Design automation;Measurement;Routing;Three dimensional displays;Wire","network routing;network-on-chip","GLADE;ICCAD 2009;ISPD;global router;layer directive;network-on-a-chip","","5","","22","","","7-11 Nov. 2010","","IEEE","IEEE Conference Publications"
"Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays","Xiaojun Guo; Guangyu Yao; Xiaoli Xu; Wenjiang Liu; Tao Liu","Dept. of Electron. Eng., Shanghai Jiao Tong Univ., Shanghai, China","Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on","20121220","2012","","","678","678","Following the advent of the digital multi-media era and the popularity of the internet, high-resolution flat-panel displays (FPDs) are becoming the central feature of many consumer products, from camcorders, mobile/smart phones, to notebook PCs. The FPD industry has been dominated by the liquid crystal displays (LCDs), which are advancing so rapidly that it seems difficult for other technologies to compete in the marketplace, despite all the enthusiasm and innovation emerging from research laboratories in both universities and industry for decades. On the other hand, with the continuous development of related materials and device architectures for efficient and stable organic light emitting diodes (OLEDs), the commercialization of active matrix organic light emitting diode (AMOLED) display products is accelerating [1]. AMOLED displays provide a set of attractive attributes to be used for high-quality video applications, such as excellent contrast ratio, ultra-fast response, vivid visual full-color appearance, and mechanically, a thinner and simpler structure compared to LCDs. AMOLEDs are rapidly expanding their market share for small-sized mobile applications since their mass production launch in 2007, and are also expected to enter the arena of larger-area displays for TVs soon [2].","1092-3152","","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6386746","","Active matrix organic light emitting diodes;Batteries;Consumer electronics;Mobile communication;Power demand;Thin film transistors","LED displays;flat panel displays;liquid crystal displays;network synthesis;organic light emitting diodes;transistor circuits","AMOLED displays;FPD industry;Internet;LCD;TV;active-matrix organic light-emitting diode display;camcorders;digital multimedia era;full-color appearance;high-quality video applications;high-resolution flat-panel displays;liquid crystal displays;mobile-smart phone;notebook PC;pixel circuit design;small-sized mobile applications;transistor technology;ultra-fast response","","0","","6","","","5-8 Nov. 2012","","IEEE","IEEE Conference Publications"
