INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/lab13/lab13.srcs/sources_1/new/Ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_counter
INFO: [VRFC 10-2458] undeclared symbol K, assumed default net type wire [C:/Users/10341/lab13/lab13.srcs/sources_1/new/Ring_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/lab13/lab13.srcs/sim_1/new/Ring_counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_counter_sim
