|A2D_test
clk => clk.IN3
RST_n => RST_n.IN1
nxt_chnnl => nxt_chnnl.IN1
LEDs[0] << chnnl[0].DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] << chnnl[1].DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] << chnnl[2].DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] << <GND>
LEDs[4] << A2D_intf:iA2D.res
LEDs[5] << A2D_intf:iA2D.res
LEDs[6] << A2D_intf:iA2D.res
LEDs[7] << A2D_intf:iA2D.res
SS_n << A2D_intf:iA2D.a2d_SS_n
MOSI << A2D_intf:iA2D.MOSI
MISO => MISO.IN1
SCLK << A2D_intf:iA2D.SCLK


|A2D_test|reset_synch:iRST
RST_n => temp.ACLR
RST_n => rst_n~reg0.ACLR
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => temp.CLK
clk => rst_n~reg0.CLK


|A2D_test|A2D_intf:iA2D
clk => clk.IN1
rst_n => rst_n.IN1
chnnl[0] => cmd[11].IN1
chnnl[1] => cmd[12].IN1
chnnl[2] => cmd[13].IN1
cnv_cmplt <= cnv_cmplt~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2d_SS_n <= SPI_mnrch:smn.SS_n
SCLK <= SPI_mnrch:smn.SCLK
MOSI <= SPI_mnrch:smn.MOSI
MISO => MISO.IN1
res[0] <= SPI_mnrch:smn.resp
res[1] <= SPI_mnrch:smn.resp
res[2] <= SPI_mnrch:smn.resp
res[3] <= SPI_mnrch:smn.resp
res[4] <= SPI_mnrch:smn.resp
res[5] <= SPI_mnrch:smn.resp
res[6] <= SPI_mnrch:smn.resp
res[7] <= SPI_mnrch:smn.resp
res[8] <= SPI_mnrch:smn.resp
res[9] <= SPI_mnrch:smn.resp
res[10] <= SPI_mnrch:smn.resp
res[11] <= SPI_mnrch:smn.resp
strt_cnv => cnv_cmplt.OUTPUTSELECT
strt_cnv => Selector1.IN2
strt_cnv => snd.DATAB
strt_cnv => Selector0.IN1


|A2D_test|A2D_intf:iA2D|SPI_mnrch:smn
cmd[0] => Mux15.IN0
cmd[0] => Mux15.IN1
cmd[1] => Mux14.IN0
cmd[1] => Mux14.IN1
cmd[2] => Mux13.IN0
cmd[2] => Mux13.IN1
cmd[3] => Mux12.IN0
cmd[3] => Mux12.IN1
cmd[4] => Mux11.IN0
cmd[4] => Mux11.IN1
cmd[5] => Mux10.IN0
cmd[5] => Mux10.IN1
cmd[6] => Mux9.IN0
cmd[6] => Mux9.IN1
cmd[7] => Mux8.IN0
cmd[7] => Mux8.IN1
cmd[8] => Mux7.IN0
cmd[8] => Mux7.IN1
cmd[9] => Mux6.IN0
cmd[9] => Mux6.IN1
cmd[10] => Mux5.IN0
cmd[10] => Mux5.IN1
cmd[11] => Mux4.IN0
cmd[11] => Mux4.IN1
cmd[12] => Mux3.IN0
cmd[12] => Mux3.IN1
cmd[13] => Mux2.IN0
cmd[13] => Mux2.IN1
cmd[14] => Mux1.IN0
cmd[14] => Mux1.IN1
cmd[15] => Mux0.IN0
cmd[15] => Mux0.IN1
clk => done_reg.CLK
clk => SS_n_reg.CLK
clk => full.CLK
clk => full_cnt[0].CLK
clk => full_cnt[1].CLK
clk => full_cnt[2].CLK
clk => full_cnt[3].CLK
clk => full_cnt[4].CLK
clk => b16_done.CLK
clk => b16_cnt[0].CLK
clk => b16_cnt[1].CLK
clk => b16_cnt[2].CLK
clk => b16_cnt[3].CLK
clk => shft_reg[0].CLK
clk => shft_reg[1].CLK
clk => shft_reg[2].CLK
clk => shft_reg[3].CLK
clk => shft_reg[4].CLK
clk => shft_reg[5].CLK
clk => shft_reg[6].CLK
clk => shft_reg[7].CLK
clk => shft_reg[8].CLK
clk => shft_reg[9].CLK
clk => shft_reg[10].CLK
clk => shft_reg[11].CLK
clk => shft_reg[12].CLK
clk => shft_reg[13].CLK
clk => shft_reg[14].CLK
clk => shft_reg[15].CLK
clk => MISO_samp.CLK
clk => pre2_SCLK.CLK
clk => pre1_SCLK.CLK
clk => SCLK_div[0].CLK
clk => SCLK_div[1].CLK
clk => SCLK_div[2].CLK
clk => SCLK_div[3].CLK
clk => SCLK_div[4].CLK
clk => cur_state~1.DATAIN
rst_n => shft_reg[0].ACLR
rst_n => shft_reg[1].ACLR
rst_n => shft_reg[2].ACLR
rst_n => shft_reg[3].ACLR
rst_n => shft_reg[4].ACLR
rst_n => shft_reg[5].ACLR
rst_n => shft_reg[6].ACLR
rst_n => shft_reg[7].ACLR
rst_n => shft_reg[8].ACLR
rst_n => shft_reg[9].ACLR
rst_n => shft_reg[10].ACLR
rst_n => shft_reg[11].ACLR
rst_n => shft_reg[12].ACLR
rst_n => shft_reg[13].ACLR
rst_n => shft_reg[14].ACLR
rst_n => shft_reg[15].ACLR
rst_n => SCLK_div[0].PRESET
rst_n => SCLK_div[1].PRESET
rst_n => SCLK_div[2].PRESET
rst_n => SCLK_div[3].ACLR
rst_n => SCLK_div[4].PRESET
rst_n => SS_n_reg.PRESET
rst_n => done_reg.ACLR
rst_n => pre2_SCLK.ACLR
rst_n => pre1_SCLK.ACLR
rst_n => MISO_samp.ACLR
rst_n => b16_done.ACLR
rst_n => b16_cnt[0].ACLR
rst_n => b16_cnt[1].ACLR
rst_n => b16_cnt[2].ACLR
rst_n => b16_cnt[3].ACLR
rst_n => full.ACLR
rst_n => full_cnt[0].ACLR
rst_n => full_cnt[1].ACLR
rst_n => full_cnt[2].ACLR
rst_n => full_cnt[3].ACLR
rst_n => full_cnt[4].ACLR
rst_n => cur_state~3.DATAIN
snd => Selector0.IN3
snd => Selector2.IN3
snd => Selector1.IN1
SS_n <= SS_n_reg.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_div[4].DB_MAX_OUTPUT_PORT_TYPE
MOSI <= MOSI.DB_MAX_OUTPUT_PORT_TYPE
MISO => MISO_samp.DATAIN
done <= done_reg.DB_MAX_OUTPUT_PORT_TYPE
resp[0] <= shft_reg[0].DB_MAX_OUTPUT_PORT_TYPE
resp[1] <= shft_reg[1].DB_MAX_OUTPUT_PORT_TYPE
resp[2] <= shft_reg[2].DB_MAX_OUTPUT_PORT_TYPE
resp[3] <= shft_reg[3].DB_MAX_OUTPUT_PORT_TYPE
resp[4] <= shft_reg[4].DB_MAX_OUTPUT_PORT_TYPE
resp[5] <= shft_reg[5].DB_MAX_OUTPUT_PORT_TYPE
resp[6] <= shft_reg[6].DB_MAX_OUTPUT_PORT_TYPE
resp[7] <= shft_reg[7].DB_MAX_OUTPUT_PORT_TYPE
resp[8] <= shft_reg[8].DB_MAX_OUTPUT_PORT_TYPE
resp[9] <= shft_reg[9].DB_MAX_OUTPUT_PORT_TYPE
resp[10] <= shft_reg[10].DB_MAX_OUTPUT_PORT_TYPE
resp[11] <= shft_reg[11].DB_MAX_OUTPUT_PORT_TYPE
resp[12] <= shft_reg[12].DB_MAX_OUTPUT_PORT_TYPE
resp[13] <= shft_reg[13].DB_MAX_OUTPUT_PORT_TYPE
resp[14] <= shft_reg[14].DB_MAX_OUTPUT_PORT_TYPE
resp[15] <= shft_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|A2D_test|PB_release:iPB
PB => pre1.DATAIN
clk => pre3.CLK
clk => pre2.CLK
clk => pre1.CLK
rst_n => pre3.ACLR
rst_n => pre2.ACLR
rst_n => pre1.ACLR
released <= released.DB_MAX_OUTPUT_PORT_TYPE


