Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.3/bin/unwrapped/lnx64.o/xelab -wto dc1926e64b514089a5fcf2377306c2e4 --debug typical --relax --mt 8 -L processing_system7_bfm_v2_0_5 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_1_2 -L axi_data_fifo_v2_1_9 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_10 -L axi_protocol_converter_v2_1_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_Buzzer_Control_wrapper_behav xil_defaultlib.LED_Buzzer_Control_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port IRQ_F2P [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/sim/LED_Buzzer_Control_processing_system7_0_0.v:539]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.PWM_v1_0_S00_AXI [\PWM_v1_0_S00_AXI(pwm_size=65535...]
Compiling architecture arch_imp of entity xil_defaultlib.PWM_v1_0 [\PWM_v1_0(pwm_size=65535)\]
Compiling architecture led_buzzer_control_pwm_0_2_arch of entity xil_defaultlib.LED_Buzzer_Control_PWM_0_2 [led_buzzer_control_pwm_0_2_defau...]
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_fm...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ss...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_sp...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_dd...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.LED_Buzzer_Control_processing_sy...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_10.axi_register_slice_v2_1_10_axi_r...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_b...
Compiling module axi_protocol_converter_v2_1_10.axi_protocol_converter_v2_1_10_a...
Compiling module xil_defaultlib.LED_Buzzer_Control_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_191N36R [s00_couplers_imp_191n36r_default]
Compiling architecture structure of entity xil_defaultlib.LED_Buzzer_Control_ps7_0_axi_periph_0 [led_buzzer_control_ps7_0_axi_per...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture led_buzzer_control_rst_ps7_0_100m_0_arch of entity xil_defaultlib.LED_Buzzer_Control_rst_ps7_0_100M_0 [led_buzzer_control_rst_ps7_0_100...]
Compiling architecture structure of entity xil_defaultlib.LED_Buzzer_Control [led_buzzer_control_default]
Compiling architecture structure of entity xil_defaultlib.led_buzzer_control_wrapper
Built simulation snapshot LED_Buzzer_Control_wrapper_behav
