ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB78:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "MotorControl.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  43:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  45:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** DATA data;
  52:Core/Src/main.c **** AXIS y_axis;
  53:Core/Src/main.c **** AXIS z_axis;
  54:Core/Src/main.c **** AXIS x_axis;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** uint8_t Mode = 0;
  57:Core/Src/main.c **** bool drill_status = false;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_TIM1_Init(void);
  65:Core/Src/main.c **** static void MX_TIM2_Init(void);
  66:Core/Src/main.c **** static void MX_TIM3_Init(void);
  67:Core/Src/main.c **** static void MX_TIM4_Init(void);
  68:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   UNUSED(GPIO_Pin);
  78:Core/Src/main.c **** 	// X Home
  79:Core/Src/main.c **** 	if( GPIO_Pin == x_axis.PIN_HOME)
  80:Core/Src/main.c **** 	{
  81:Core/Src/main.c **** 		x_axis.pwm = 0;
  82:Core/Src/main.c **** 		PWM(&x_axis);
  83:Core/Src/main.c **** 		x_axis.home = true;
  84:Core/Src/main.c **** 	}
  85:Core/Src/main.c **** 	// Y Home
  86:Core/Src/main.c **** 	if( GPIO_Pin == y_axis.PIN_HOME)
  87:Core/Src/main.c **** 	{
  88:Core/Src/main.c **** 		y_axis.pwm = 0;
  89:Core/Src/main.c **** 		PWM(&y_axis);
  90:Core/Src/main.c **** 		y_axis.home = true;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 3


  91:Core/Src/main.c **** 	}
  92:Core/Src/main.c **** 	// Z Home
  93:Core/Src/main.c **** 	if( GPIO_Pin == z_axis.PIN_HOME)
  94:Core/Src/main.c **** 	{
  95:Core/Src/main.c **** 		z_axis.pwm = 0;
  96:Core/Src/main.c **** 		PWM(&z_axis);
  97:Core/Src/main.c **** 		z_axis.home = true;
  98:Core/Src/main.c **** 	}
  99:Core/Src/main.c **** }
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 102:Core/Src/main.c **** {
 103:Core/Src/main.c ****   UNUSED(huart);
 104:Core/Src/main.c **** 	if(huart->Instance == huart2.Instance)
 105:Core/Src/main.c **** 	{
 106:Core/Src/main.c **** 		if(data.Receive != '.') //line feed Ascii
 107:Core/Src/main.c **** 		{
 108:Core/Src/main.c **** 			data.ReceiveBuff[data.index++] = data.Receive; //Save data in Rxbuff
 109:Core/Src/main.c **** 		}
 110:Core/Src/main.c **** 		else if (data.Receive == '.')
 111:Core/Src/main.c **** 		{
 112:Core/Src/main.c **** 			data.index = 0;
 113:Core/Src/main.c **** 			ProcessData(&data, &x_axis, &y_axis, &z_axis, &Mode);	
 114:Core/Src/main.c **** 		}
 115:Core/Src/main.c **** 		HAL_UART_Receive_IT(&huart2, &data.Receive, 1);
 116:Core/Src/main.c **** 	}
 117:Core/Src/main.c **** }
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** void axisInit()
 120:Core/Src/main.c **** {
 121:Core/Src/main.c **** 	x_axis.htim_motor = &htim3;
 122:Core/Src/main.c **** 	y_axis.htim_motor = &htim3;
 123:Core/Src/main.c **** 	z_axis.htim_motor = &htim3;
 124:Core/Src/main.c **** 	
 125:Core/Src/main.c **** 	x_axis.htim_enc = &htim4;
 126:Core/Src/main.c **** 	y_axis.htim_enc = &htim2;
 127:Core/Src/main.c **** 	z_axis.htim_enc = &htim1;
 128:Core/Src/main.c **** 	
 129:Core/Src/main.c **** 	x_axis.GPIO_DIR = GPIOB;
 130:Core/Src/main.c **** 	y_axis.GPIO_DIR = GPIOB;
 131:Core/Src/main.c **** 	z_axis.GPIO_DIR = GPIOA;
 132:Core/Src/main.c **** 	
 133:Core/Src/main.c **** 	x_axis.PIN_DIR = GPIO_PIN_8;
 134:Core/Src/main.c **** 	y_axis.PIN_DIR = GPIO_PIN_9;
 135:Core/Src/main.c **** 	z_axis.PIN_DIR = GPIO_PIN_5;
 136:Core/Src/main.c **** 	
 137:Core/Src/main.c **** 	x_axis.CHANNEL = TIM_CHANNEL_3;
 138:Core/Src/main.c **** 	y_axis.CHANNEL = TIM_CHANNEL_4;
 139:Core/Src/main.c **** 	z_axis.CHANNEL = TIM_CHANNEL_2;
 140:Core/Src/main.c **** 	
 141:Core/Src/main.c **** 	x_axis.GPIO_HOME = GPIOA;
 142:Core/Src/main.c **** 	y_axis.GPIO_HOME = GPIOA;
 143:Core/Src/main.c **** 	z_axis.GPIO_HOME = GPIOA;
 144:Core/Src/main.c **** 	
 145:Core/Src/main.c **** 	x_axis.PIN_HOME = GPIO_PIN_12;
 146:Core/Src/main.c **** 	y_axis.PIN_HOME = GPIO_PIN_11;
 147:Core/Src/main.c **** 	z_axis.PIN_HOME = GPIO_PIN_10;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 4


 148:Core/Src/main.c **** 	
 149:Core/Src/main.c **** 	x_axis.Kp = 2;
 150:Core/Src/main.c **** 	y_axis.Kp = 20;
 151:Core/Src/main.c **** 	z_axis.Kp = 0.7;
 152:Core/Src/main.c **** 	
 153:Core/Src/main.c **** 	x_axis.Ki = 0.0001;
 154:Core/Src/main.c **** 	y_axis.Ki = 0.0001;
 155:Core/Src/main.c **** 	z_axis.Ki = 0.0001;
 156:Core/Src/main.c **** 	
 157:Core/Src/main.c **** 	x_axis.Kd = 0.15;
 158:Core/Src/main.c **** 	y_axis.Kd = 0.2;
 159:Core/Src/main.c **** 	z_axis.Kd = 0.02;
 160:Core/Src/main.c **** 	
 161:Core/Src/main.c **** 	x_axis.mm_pulse = 249.8886;//142.8571;
 162:Core/Src/main.c **** 	y_axis.mm_pulse = 495.1475;//333.3333;
 163:Core/Src/main.c **** 	z_axis.mm_pulse = 500;
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** /* USER CODE END 0 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * @brief  The application entry point.
 169:Core/Src/main.c ****   * @retval int
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c **** int main(void)
 172:Core/Src/main.c **** {
 173:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE END 1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 180:Core/Src/main.c ****   HAL_Init();
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END Init */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* Configure the system clock */
 187:Core/Src/main.c ****   SystemClock_Config();
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE END SysInit */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* Initialize all configured peripherals */
 194:Core/Src/main.c ****   MX_GPIO_Init();
 195:Core/Src/main.c ****   MX_TIM1_Init();
 196:Core/Src/main.c ****   MX_TIM2_Init();
 197:Core/Src/main.c ****   MX_TIM3_Init();
 198:Core/Src/main.c ****   MX_TIM4_Init();
 199:Core/Src/main.c ****   MX_USART2_UART_Init();
 200:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 201:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart2, &data.Receive, 1);
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   // Init axis
 204:Core/Src/main.c **** 	axisInit();
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   // Start PWM
 207:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1|TIM_CHANNEL_2|TIM_CHANNEL_3|TIM_CHANNEL_4);
 208:Core/Src/main.c **** 	
 209:Core/Src/main.c **** 	// Start Encoder
 210:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 211:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 212:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END 2 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* Infinite loop */
 217:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 218:Core/Src/main.c ****   while (1)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     switch (Mode)
 221:Core/Src/main.c ****     {
 222:Core/Src/main.c ****     case 1: // mode Home
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****       //sprintf(data.TransBuff, "H.");
 225:Core/Src/main.c ****       //HAL_UART_Transmit(&huart2, data.TransBuff, sizeof(data.TransBuff), 100);
 226:Core/Src/main.c ****       //Mode = 0;
 227:Core/Src/main.c ****       //data.index = 0; // because data.index auto increase after Transmit so should set it = 0 at 
 228:Core/Src/main.c ****       // goto x home
 229:Core/Src/main.c **** 			HOME(&x_axis);
 230:Core/Src/main.c **** 			
 231:Core/Src/main.c **** 			// goto y home
 232:Core/Src/main.c **** 			HOME(&y_axis);
 233:Core/Src/main.c **** 			
 234:Core/Src/main.c **** 			// goto z home
 235:Core/Src/main.c **** 			HOME(&z_axis);
 236:Core/Src/main.c **** 			
 237:Core/Src/main.c **** 			if( x_axis.home && y_axis.home && z_axis.home)
 238:Core/Src/main.c **** 			{
 239:Core/Src/main.c **** 				x_axis.htim_enc->Instance->CNT = 0;
 240:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 241:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 242:Core/Src/main.c **** 				
 243:Core/Src/main.c **** 				x_axis.pos = 0;
 244:Core/Src/main.c **** 				y_axis.pos = 0;
 245:Core/Src/main.c **** 				z_axis.pos = 0;
 246:Core/Src/main.c **** 				
 247:Core/Src/main.c **** 			  Mode = 2; // to protect switch, goto home 1cm mode				
 248:Core/Src/main.c **** 			}
 249:Core/Src/main.c ****       break;
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****     case 2: // mode Home 1cm
 252:Core/Src/main.c ****       move(&x_axis, 10);
 253:Core/Src/main.c **** 			move(&y_axis, 10);
 254:Core/Src/main.c **** 			move(&z_axis, 10);
 255:Core/Src/main.c **** 			if( x_axis.finish && y_axis.finish && z_axis.finish)
 256:Core/Src/main.c **** 			{
 257:Core/Src/main.c **** 				x_axis.finish = false;
 258:Core/Src/main.c **** 				y_axis.finish = false;
 259:Core/Src/main.c **** 				z_axis.finish = false;
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** 				x_axis.htim_enc->Instance->CNT = 0;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 6


 262:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 263:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 264:Core/Src/main.c **** 				
 265:Core/Src/main.c **** 				x_axis.pos = 0;
 266:Core/Src/main.c **** 				y_axis.pos = 0;
 267:Core/Src/main.c **** 				z_axis.pos = 0;				
 268:Core/Src/main.c **** 			
 269:Core/Src/main.c **** 				Mode = 0;
 270:Core/Src/main.c **** 			}
 271:Core/Src/main.c ****       break;
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****     case 3: // check drill
 274:Core/Src/main.c ****       if(drill_status != z_axis.drill)
 275:Core/Src/main.c **** 			{
 276:Core/Src/main.c **** 				if(z_axis.drill)
 277:Core/Src/main.c **** 					z_axis.next = 1;//thickness;
 278:Core/Src/main.c **** 				else
 279:Core/Src/main.c **** 					z_axis.next = 0;					
 280:Core/Src/main.c **** 				while(!z_axis.finish)
 281:Core/Src/main.c **** 				{
 282:Core/Src/main.c **** 					move(&z_axis, z_axis.next);
 283:Core/Src/main.c **** 				}
 284:Core/Src/main.c **** 				z_axis.finish = false;
 285:Core/Src/main.c **** 				drill_status = z_axis.drill;
 286:Core/Src/main.c **** 			}
 287:Core/Src/main.c ****       if(z_axis.drill)
 288:Core/Src/main.c ****         Mode = 5; // mode G01
 289:Core/Src/main.c ****       else
 290:Core/Src/main.c ****         Mode = 4; // mode G00      
 291:Core/Src/main.c ****       break;
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****     case 4: // mode G00
 294:Core/Src/main.c ****       while(!(x_axis.finish && y_axis.finish))
 295:Core/Src/main.c **** 			{
 296:Core/Src/main.c **** 				move(&x_axis, x_axis.next);
 297:Core/Src/main.c **** 				move(&y_axis, y_axis.next);	
 298:Core/Src/main.c **** 			}
 299:Core/Src/main.c **** 			x_axis.finish = false;
 300:Core/Src/main.c **** 			y_axis.finish = false;
 301:Core/Src/main.c **** 			x_axis.last = x_axis.next;
 302:Core/Src/main.c **** 			y_axis.last = y_axis.next;
 303:Core/Src/main.c ****       break;
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****     case 5: // mode G01
 306:Core/Src/main.c ****       drawLine(&x_axis, &y_axis);
 307:Core/Src/main.c ****       break;
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****     default:
 310:Core/Src/main.c ****       break;
 311:Core/Src/main.c ****     }
 312:Core/Src/main.c ****     /* USER CODE END WHILE */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   /* USER CODE END 3 */
 317:Core/Src/main.c **** }
 318:Core/Src/main.c **** 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 7


 319:Core/Src/main.c **** /**
 320:Core/Src/main.c ****   * @brief System Clock Configuration
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** void SystemClock_Config(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 326:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 329:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 332:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 333:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 334:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 337:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 338:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 343:Core/Src/main.c ****   */
 344:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 345:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 346:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 347:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 349:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c **** }
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 359:Core/Src/main.c ****   * @param None
 360:Core/Src/main.c ****   * @retval None
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c **** static void MX_TIM1_Init(void)
 363:Core/Src/main.c **** {
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 370:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 375:Core/Src/main.c ****   htim1.Instance = TIM1;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 8


 376:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 377:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 378:Core/Src/main.c ****   htim1.Init.Period = 65535;
 379:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 380:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 381:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 382:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 383:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 384:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 385:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 386:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 387:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 388:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 389:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 390:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 391:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 392:Core/Src/main.c ****   {
 393:Core/Src/main.c ****     Error_Handler();
 394:Core/Src/main.c ****   }
 395:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 396:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 397:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 398:Core/Src/main.c ****   {
 399:Core/Src/main.c ****     Error_Handler();
 400:Core/Src/main.c ****   }
 401:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** }
 406:Core/Src/main.c **** 
 407:Core/Src/main.c **** /**
 408:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 409:Core/Src/main.c ****   * @param None
 410:Core/Src/main.c ****   * @retval None
 411:Core/Src/main.c ****   */
 412:Core/Src/main.c **** static void MX_TIM2_Init(void)
 413:Core/Src/main.c **** {
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 420:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 425:Core/Src/main.c ****   htim2.Instance = TIM2;
 426:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 427:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 428:Core/Src/main.c ****   htim2.Init.Period = 65535;
 429:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 430:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 431:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 432:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 9


 433:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 434:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 435:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 436:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 437:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 438:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 439:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 440:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     Error_Handler();
 443:Core/Src/main.c ****   }
 444:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 445:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 446:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 447:Core/Src/main.c ****   {
 448:Core/Src/main.c ****     Error_Handler();
 449:Core/Src/main.c ****   }
 450:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** }
 455:Core/Src/main.c **** 
 456:Core/Src/main.c **** /**
 457:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 458:Core/Src/main.c ****   * @param None
 459:Core/Src/main.c ****   * @retval None
 460:Core/Src/main.c ****   */
 461:Core/Src/main.c **** static void MX_TIM3_Init(void)
 462:Core/Src/main.c **** {
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 469:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 470:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 475:Core/Src/main.c ****   htim3.Instance = TIM3;
 476:Core/Src/main.c ****   htim3.Init.Prescaler = 29;
 477:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 478:Core/Src/main.c ****   htim3.Init.Period = 99;
 479:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 480:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 481:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 482:Core/Src/main.c ****   {
 483:Core/Src/main.c ****     Error_Handler();
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 486:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 487:Core/Src/main.c ****   {
 488:Core/Src/main.c ****     Error_Handler();
 489:Core/Src/main.c ****   }
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 10


 490:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 495:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 496:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 497:Core/Src/main.c ****   {
 498:Core/Src/main.c ****     Error_Handler();
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 501:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 502:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 503:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 504:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 505:Core/Src/main.c ****   {
 506:Core/Src/main.c ****     Error_Handler();
 507:Core/Src/main.c ****   }
 508:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 513:Core/Src/main.c ****   {
 514:Core/Src/main.c ****     Error_Handler();
 515:Core/Src/main.c ****   }
 516:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 517:Core/Src/main.c ****   {
 518:Core/Src/main.c ****     Error_Handler();
 519:Core/Src/main.c ****   }
 520:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 523:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 524:Core/Src/main.c **** 
 525:Core/Src/main.c **** }
 526:Core/Src/main.c **** 
 527:Core/Src/main.c **** /**
 528:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 529:Core/Src/main.c ****   * @param None
 530:Core/Src/main.c ****   * @retval None
 531:Core/Src/main.c ****   */
 532:Core/Src/main.c **** static void MX_TIM4_Init(void)
 533:Core/Src/main.c **** {
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 540:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 545:Core/Src/main.c ****   htim4.Instance = TIM4;
 546:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 11


 547:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 548:Core/Src/main.c ****   htim4.Init.Period = 65535;
 549:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 550:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 551:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 552:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 553:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 554:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 555:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 556:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 557:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 558:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 559:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 560:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 561:Core/Src/main.c ****   {
 562:Core/Src/main.c ****     Error_Handler();
 563:Core/Src/main.c ****   }
 564:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 565:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 566:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 567:Core/Src/main.c ****   {
 568:Core/Src/main.c ****     Error_Handler();
 569:Core/Src/main.c ****   }
 570:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c **** }
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** /**
 577:Core/Src/main.c ****   * @brief USART2 Initialization Function
 578:Core/Src/main.c ****   * @param None
 579:Core/Src/main.c ****   * @retval None
 580:Core/Src/main.c ****   */
 581:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 582:Core/Src/main.c **** {
 583:Core/Src/main.c **** 
 584:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 591:Core/Src/main.c ****   huart2.Instance = USART2;
 592:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 593:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 594:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 595:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 596:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 597:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 598:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 599:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 600:Core/Src/main.c ****   {
 601:Core/Src/main.c ****     Error_Handler();
 602:Core/Src/main.c ****   }
 603:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 12


 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 606:Core/Src/main.c **** 
 607:Core/Src/main.c **** }
 608:Core/Src/main.c **** 
 609:Core/Src/main.c **** /**
 610:Core/Src/main.c ****   * @brief GPIO Initialization Function
 611:Core/Src/main.c ****   * @param None
 612:Core/Src/main.c ****   * @retval None
 613:Core/Src/main.c ****   */
 614:Core/Src/main.c **** static void MX_GPIO_Init(void)
 615:Core/Src/main.c **** {
  26              		.loc 1 615 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 24
  33              		.cfi_offset 4, -24
  34              		.cfi_offset 5, -20
  35              		.cfi_offset 6, -16
  36              		.cfi_offset 7, -12
  37              		.cfi_offset 8, -8
  38              		.cfi_offset 14, -4
  39 0004 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 616:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 616 3 view .LVU1
  43              		.loc 1 616 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 619:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  49              		.loc 1 619 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 619 3 view .LVU4
  52              		.loc 1 619 3 view .LVU5
  53 0010 2A4B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F02002 		orr	r2, r2, #32
  56 0018 9A61     		str	r2, [r3, #24]
  57              		.loc 1 619 3 view .LVU6
  58 001a 9A69     		ldr	r2, [r3, #24]
  59 001c 02F02002 		and	r2, r2, #32
  60 0020 0192     		str	r2, [sp, #4]
  61              		.loc 1 619 3 view .LVU7
  62 0022 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 619 3 view .LVU8
 620:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 620 3 view .LVU9
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 13


  66              	.LBB5:
  67              		.loc 1 620 3 view .LVU10
  68              		.loc 1 620 3 view .LVU11
  69 0024 9A69     		ldr	r2, [r3, #24]
  70 0026 42F00402 		orr	r2, r2, #4
  71 002a 9A61     		str	r2, [r3, #24]
  72              		.loc 1 620 3 view .LVU12
  73 002c 9A69     		ldr	r2, [r3, #24]
  74 002e 02F00402 		and	r2, r2, #4
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 620 3 view .LVU13
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 620 3 view .LVU14
 621:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  80              		.loc 1 621 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 621 3 view .LVU16
  83              		.loc 1 621 3 view .LVU17
  84 0036 9A69     		ldr	r2, [r3, #24]
  85 0038 42F00802 		orr	r2, r2, #8
  86 003c 9A61     		str	r2, [r3, #24]
  87              		.loc 1 621 3 view .LVU18
  88 003e 9B69     		ldr	r3, [r3, #24]
  89 0040 03F00803 		and	r3, r3, #8
  90 0044 0393     		str	r3, [sp, #12]
  91              		.loc 1 621 3 view .LVU19
  92 0046 039B     		ldr	r3, [sp, #12]
  93              	.LBE6:
  94              		.loc 1 621 3 view .LVU20
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 624:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
  95              		.loc 1 624 3 view .LVU21
  96 0048 1D4D     		ldr	r5, .L3+4
  97 004a 2246     		mov	r2, r4
  98 004c 3021     		movs	r1, #48
  99 004e 2846     		mov	r0, r5
 100 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 627:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 102              		.loc 1 627 3 view .LVU22
 103 0054 1B4E     		ldr	r6, .L3+8
 104 0056 2246     		mov	r2, r4
 105 0058 4FF44071 		mov	r1, #768
 106 005c 3046     		mov	r0, r6
 107 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL1:
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /*Configure GPIO pins : PA4 PA5 */
 630:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 109              		.loc 1 630 3 view .LVU23
 110              		.loc 1 630 23 is_stmt 0 view .LVU24
 111 0062 3023     		movs	r3, #48
 112 0064 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 14


 631:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 113              		.loc 1 631 3 is_stmt 1 view .LVU25
 114              		.loc 1 631 24 is_stmt 0 view .LVU26
 115 0066 4FF00108 		mov	r8, #1
 116 006a CDF81480 		str	r8, [sp, #20]
 632:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 632 3 is_stmt 1 view .LVU27
 118              		.loc 1 632 24 is_stmt 0 view .LVU28
 119 006e 0694     		str	r4, [sp, #24]
 633:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 120              		.loc 1 633 3 is_stmt 1 view .LVU29
 121              		.loc 1 633 25 is_stmt 0 view .LVU30
 122 0070 0227     		movs	r7, #2
 123 0072 0797     		str	r7, [sp, #28]
 634:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124              		.loc 1 634 3 is_stmt 1 view .LVU31
 125 0074 04A9     		add	r1, sp, #16
 126 0076 2846     		mov	r0, r5
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL2:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /*Configure GPIO pins : PA10 PA11 PA12 */
 637:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 129              		.loc 1 637 3 view .LVU32
 130              		.loc 1 637 23 is_stmt 0 view .LVU33
 131 007c 4FF4E053 		mov	r3, #7168
 132 0080 0493     		str	r3, [sp, #16]
 638:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 133              		.loc 1 638 3 is_stmt 1 view .LVU34
 134              		.loc 1 638 24 is_stmt 0 view .LVU35
 135 0082 114B     		ldr	r3, .L3+12
 136 0084 0593     		str	r3, [sp, #20]
 639:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 639 3 is_stmt 1 view .LVU36
 138              		.loc 1 639 24 is_stmt 0 view .LVU37
 139 0086 0694     		str	r4, [sp, #24]
 640:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140              		.loc 1 640 3 is_stmt 1 view .LVU38
 141 0088 04A9     		add	r1, sp, #16
 142 008a 2846     		mov	r0, r5
 143 008c FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****   /*Configure GPIO pins : PB8 PB9 */
 643:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 145              		.loc 1 643 3 view .LVU39
 146              		.loc 1 643 23 is_stmt 0 view .LVU40
 147 0090 4FF44073 		mov	r3, #768
 148 0094 0493     		str	r3, [sp, #16]
 644:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 644 3 is_stmt 1 view .LVU41
 150              		.loc 1 644 24 is_stmt 0 view .LVU42
 151 0096 CDF81480 		str	r8, [sp, #20]
 645:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 645 3 is_stmt 1 view .LVU43
 153              		.loc 1 645 24 is_stmt 0 view .LVU44
 154 009a 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 15


 646:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 646 3 is_stmt 1 view .LVU45
 156              		.loc 1 646 25 is_stmt 0 view .LVU46
 157 009c 0797     		str	r7, [sp, #28]
 647:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158              		.loc 1 647 3 is_stmt 1 view .LVU47
 159 009e 04A9     		add	r1, sp, #16
 160 00a0 3046     		mov	r0, r6
 161 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL4:
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* EXTI interrupt init*/
 650:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 163              		.loc 1 650 3 view .LVU48
 164 00a6 2246     		mov	r2, r4
 165 00a8 2146     		mov	r1, r4
 166 00aa 2820     		movs	r0, #40
 167 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 168              	.LVL5:
 651:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 169              		.loc 1 651 3 view .LVU49
 170 00b0 2820     		movs	r0, #40
 171 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL6:
 652:Core/Src/main.c **** 
 653:Core/Src/main.c **** }
 173              		.loc 1 653 1 is_stmt 0 view .LVU50
 174 00b6 08B0     		add	sp, sp, #32
 175              	.LCFI2:
 176              		.cfi_def_cfa_offset 24
 177              		@ sp needed
 178 00b8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 179              	.L4:
 180              		.align	2
 181              	.L3:
 182 00bc 00100240 		.word	1073876992
 183 00c0 00080140 		.word	1073809408
 184 00c4 000C0140 		.word	1073810432
 185 00c8 00002110 		.word	270598144
 186              		.cfi_endproc
 187              	.LFE78:
 189              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 190              		.align	1
 191              		.global	HAL_GPIO_EXTI_Callback
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	HAL_GPIO_EXTI_Callback:
 197              	.LVL7:
 198              	.LFB68:
  76:Core/Src/main.c ****   UNUSED(GPIO_Pin);
 199              		.loc 1 76 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/main.c ****   UNUSED(GPIO_Pin);
 203              		.loc 1 76 1 is_stmt 0 view .LVU52
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 16


 204 0000 38B5     		push	{r3, r4, r5, lr}
 205              	.LCFI3:
 206              		.cfi_def_cfa_offset 16
 207              		.cfi_offset 3, -16
 208              		.cfi_offset 4, -12
 209              		.cfi_offset 5, -8
 210              		.cfi_offset 14, -4
 211 0002 0446     		mov	r4, r0
  77:Core/Src/main.c **** 	// X Home
 212              		.loc 1 77 3 is_stmt 1 view .LVU53
  79:Core/Src/main.c **** 	{
 213              		.loc 1 79 2 view .LVU54
  79:Core/Src/main.c **** 	{
 214              		.loc 1 79 24 is_stmt 0 view .LVU55
 215 0004 154B     		ldr	r3, .L13
 216 0006 9B8F     		ldrh	r3, [r3, #60]
  79:Core/Src/main.c **** 	{
 217              		.loc 1 79 4 view .LVU56
 218 0008 8342     		cmp	r3, r0
 219 000a 08D0     		beq	.L10
 220              	.LVL8:
 221              	.L6:
  86:Core/Src/main.c **** 	{
 222              		.loc 1 86 2 is_stmt 1 view .LVU57
  86:Core/Src/main.c **** 	{
 223              		.loc 1 86 24 is_stmt 0 view .LVU58
 224 000c 144B     		ldr	r3, .L13+4
 225 000e 9B8F     		ldrh	r3, [r3, #60]
  86:Core/Src/main.c **** 	{
 226              		.loc 1 86 4 view .LVU59
 227 0010 A342     		cmp	r3, r4
 228 0012 0ED0     		beq	.L11
 229              	.L7:
  93:Core/Src/main.c **** 	{
 230              		.loc 1 93 2 is_stmt 1 view .LVU60
  93:Core/Src/main.c **** 	{
 231              		.loc 1 93 24 is_stmt 0 view .LVU61
 232 0014 134B     		ldr	r3, .L13+8
 233 0016 9B8F     		ldrh	r3, [r3, #60]
  93:Core/Src/main.c **** 	{
 234              		.loc 1 93 4 view .LVU62
 235 0018 A342     		cmp	r3, r4
 236 001a 14D0     		beq	.L12
 237              	.L5:
  99:Core/Src/main.c **** 
 238              		.loc 1 99 1 view .LVU63
 239 001c 38BD     		pop	{r3, r4, r5, pc}
 240              	.LVL9:
 241              	.L10:
  81:Core/Src/main.c **** 		PWM(&x_axis);
 242              		.loc 1 81 3 is_stmt 1 view .LVU64
  81:Core/Src/main.c **** 		PWM(&x_axis);
 243              		.loc 1 81 14 is_stmt 0 view .LVU65
 244 001e 0F4D     		ldr	r5, .L13
 245 0020 0023     		movs	r3, #0
 246 0022 EB61     		str	r3, [r5, #28]	@ float
  82:Core/Src/main.c **** 		x_axis.home = true;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 17


 247              		.loc 1 82 3 is_stmt 1 view .LVU66
 248 0024 2846     		mov	r0, r5
 249              	.LVL10:
  82:Core/Src/main.c **** 		x_axis.home = true;
 250              		.loc 1 82 3 is_stmt 0 view .LVU67
 251 0026 FFF7FEFF 		bl	PWM
 252              	.LVL11:
  83:Core/Src/main.c **** 	}
 253              		.loc 1 83 3 is_stmt 1 view .LVU68
  83:Core/Src/main.c **** 	}
 254              		.loc 1 83 15 is_stmt 0 view .LVU69
 255 002a 0123     		movs	r3, #1
 256 002c 85F84730 		strb	r3, [r5, #71]
 257 0030 ECE7     		b	.L6
 258              	.L11:
  88:Core/Src/main.c **** 		PWM(&y_axis);
 259              		.loc 1 88 3 is_stmt 1 view .LVU70
  88:Core/Src/main.c **** 		PWM(&y_axis);
 260              		.loc 1 88 14 is_stmt 0 view .LVU71
 261 0032 0B4D     		ldr	r5, .L13+4
 262 0034 0023     		movs	r3, #0
 263 0036 EB61     		str	r3, [r5, #28]	@ float
  89:Core/Src/main.c **** 		y_axis.home = true;
 264              		.loc 1 89 3 is_stmt 1 view .LVU72
 265 0038 2846     		mov	r0, r5
 266 003a FFF7FEFF 		bl	PWM
 267              	.LVL12:
  90:Core/Src/main.c **** 	}
 268              		.loc 1 90 3 view .LVU73
  90:Core/Src/main.c **** 	}
 269              		.loc 1 90 15 is_stmt 0 view .LVU74
 270 003e 0123     		movs	r3, #1
 271 0040 85F84730 		strb	r3, [r5, #71]
 272 0044 E6E7     		b	.L7
 273              	.L12:
  95:Core/Src/main.c **** 		PWM(&z_axis);
 274              		.loc 1 95 3 is_stmt 1 view .LVU75
  95:Core/Src/main.c **** 		PWM(&z_axis);
 275              		.loc 1 95 14 is_stmt 0 view .LVU76
 276 0046 074C     		ldr	r4, .L13+8
 277 0048 0023     		movs	r3, #0
 278 004a E361     		str	r3, [r4, #28]	@ float
  96:Core/Src/main.c **** 		z_axis.home = true;
 279              		.loc 1 96 3 is_stmt 1 view .LVU77
 280 004c 2046     		mov	r0, r4
 281 004e FFF7FEFF 		bl	PWM
 282              	.LVL13:
  97:Core/Src/main.c **** 	}
 283              		.loc 1 97 3 view .LVU78
  97:Core/Src/main.c **** 	}
 284              		.loc 1 97 15 is_stmt 0 view .LVU79
 285 0052 0123     		movs	r3, #1
 286 0054 84F84730 		strb	r3, [r4, #71]
  99:Core/Src/main.c **** 
 287              		.loc 1 99 1 view .LVU80
 288 0058 E0E7     		b	.L5
 289              	.L14:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 18


 290 005a 00BF     		.align	2
 291              	.L13:
 292 005c 00000000 		.word	.LANCHOR0
 293 0060 00000000 		.word	.LANCHOR1
 294 0064 00000000 		.word	.LANCHOR2
 295              		.cfi_endproc
 296              	.LFE68:
 298              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_UART_RxCpltCallback
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	HAL_UART_RxCpltCallback:
 306              	.LVL14:
 307              	.LFB69:
 102:Core/Src/main.c ****   UNUSED(huart);
 308              		.loc 1 102 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 103:Core/Src/main.c **** 	if(huart->Instance == huart2.Instance)
 312              		.loc 1 103 3 view .LVU82
 104:Core/Src/main.c **** 	{
 313              		.loc 1 104 2 view .LVU83
 104:Core/Src/main.c **** 	{
 314              		.loc 1 104 10 is_stmt 0 view .LVU84
 315 0000 0268     		ldr	r2, [r0]
 104:Core/Src/main.c **** 	{
 316              		.loc 1 104 30 view .LVU85
 317 0002 114B     		ldr	r3, .L24
 318 0004 1B68     		ldr	r3, [r3]
 104:Core/Src/main.c **** 	{
 319              		.loc 1 104 4 view .LVU86
 320 0006 9A42     		cmp	r2, r3
 321 0008 00D0     		beq	.L23
 322 000a 7047     		bx	lr
 323              	.L23:
 102:Core/Src/main.c ****   UNUSED(huart);
 324              		.loc 1 102 1 view .LVU87
 325 000c 00B5     		push	{lr}
 326              	.LCFI4:
 327              		.cfi_def_cfa_offset 4
 328              		.cfi_offset 14, -4
 329 000e 83B0     		sub	sp, sp, #12
 330              	.LCFI5:
 331              		.cfi_def_cfa_offset 16
 106:Core/Src/main.c **** 		{
 332              		.loc 1 106 3 is_stmt 1 view .LVU88
 106:Core/Src/main.c **** 		{
 333              		.loc 1 106 10 is_stmt 0 view .LVU89
 334 0010 0E4B     		ldr	r3, .L24+4
 335 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 106:Core/Src/main.c **** 		{
 336              		.loc 1 106 5 view .LVU90
 337 0014 2E2A     		cmp	r2, #46
 338 0016 0CD0     		beq	.L17
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 19


 108:Core/Src/main.c **** 		}
 339              		.loc 1 108 4 is_stmt 1 view .LVU91
 108:Core/Src/main.c **** 		}
 340              		.loc 1 108 25 is_stmt 0 view .LVU92
 341 0018 5978     		ldrb	r1, [r3, #1]	@ zero_extendqisi2
 108:Core/Src/main.c **** 		}
 342              		.loc 1 108 31 view .LVU93
 343 001a 481C     		adds	r0, r1, #1
 344              	.LVL15:
 108:Core/Src/main.c **** 		}
 345              		.loc 1 108 31 view .LVU94
 346 001c 5870     		strb	r0, [r3, #1]
 108:Core/Src/main.c **** 		}
 347              		.loc 1 108 35 view .LVU95
 348 001e 0B44     		add	r3, r3, r1
 349 0020 1A73     		strb	r2, [r3, #12]
 350              	.L18:
 115:Core/Src/main.c **** 	}
 351              		.loc 1 115 3 is_stmt 1 view .LVU96
 352 0022 0122     		movs	r2, #1
 353 0024 0949     		ldr	r1, .L24+4
 354 0026 0848     		ldr	r0, .L24
 355 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 356              	.LVL16:
 117:Core/Src/main.c **** 
 357              		.loc 1 117 1 is_stmt 0 view .LVU97
 358 002c 03B0     		add	sp, sp, #12
 359              	.LCFI6:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 4
 362              		@ sp needed
 363 002e 5DF804FB 		ldr	pc, [sp], #4
 364              	.LVL17:
 365              	.L17:
 366              	.LCFI7:
 367              		.cfi_restore_state
 110:Core/Src/main.c **** 		{
 368              		.loc 1 110 8 is_stmt 1 view .LVU98
 112:Core/Src/main.c **** 			ProcessData(&data, &x_axis, &y_axis, &z_axis, &Mode);	
 369              		.loc 1 112 4 view .LVU99
 112:Core/Src/main.c **** 			ProcessData(&data, &x_axis, &y_axis, &z_axis, &Mode);	
 370              		.loc 1 112 15 is_stmt 0 view .LVU100
 371 0032 0648     		ldr	r0, .L24+4
 372              	.LVL18:
 112:Core/Src/main.c **** 			ProcessData(&data, &x_axis, &y_axis, &z_axis, &Mode);	
 373              		.loc 1 112 15 view .LVU101
 374 0034 0023     		movs	r3, #0
 375 0036 4370     		strb	r3, [r0, #1]
 113:Core/Src/main.c **** 		}
 376              		.loc 1 113 4 is_stmt 1 view .LVU102
 377 0038 054B     		ldr	r3, .L24+8
 378 003a 0093     		str	r3, [sp]
 379 003c 054B     		ldr	r3, .L24+12
 380 003e 064A     		ldr	r2, .L24+16
 381 0040 0649     		ldr	r1, .L24+20
 382 0042 FFF7FEFF 		bl	ProcessData
 383              	.LVL19:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 20


 384 0046 ECE7     		b	.L18
 385              	.L25:
 386              		.align	2
 387              	.L24:
 388 0048 00000000 		.word	.LANCHOR3
 389 004c 00000000 		.word	.LANCHOR4
 390 0050 00000000 		.word	.LANCHOR5
 391 0054 00000000 		.word	.LANCHOR2
 392 0058 00000000 		.word	.LANCHOR1
 393 005c 00000000 		.word	.LANCHOR0
 394              		.cfi_endproc
 395              	.LFE69:
 397              		.section	.text.axisInit,"ax",%progbits
 398              		.align	1
 399              		.global	axisInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	axisInit:
 405              	.LFB70:
 120:Core/Src/main.c **** 	x_axis.htim_motor = &htim3;
 406              		.loc 1 120 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 411 0000 10B4     		push	{r4}
 412              	.LCFI8:
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 4, -4
 121:Core/Src/main.c **** 	y_axis.htim_motor = &htim3;
 415              		.loc 1 121 2 view .LVU104
 121:Core/Src/main.c **** 	y_axis.htim_motor = &htim3;
 416              		.loc 1 121 20 is_stmt 0 view .LVU105
 417 0002 2349     		ldr	r1, .L28
 418 0004 2348     		ldr	r0, .L28+4
 419 0006 8862     		str	r0, [r1, #40]
 122:Core/Src/main.c **** 	z_axis.htim_motor = &htim3;
 420              		.loc 1 122 2 is_stmt 1 view .LVU106
 122:Core/Src/main.c **** 	z_axis.htim_motor = &htim3;
 421              		.loc 1 122 20 is_stmt 0 view .LVU107
 422 0008 234A     		ldr	r2, .L28+8
 423 000a 9062     		str	r0, [r2, #40]
 123:Core/Src/main.c **** 	
 424              		.loc 1 123 2 is_stmt 1 view .LVU108
 123:Core/Src/main.c **** 	
 425              		.loc 1 123 20 is_stmt 0 view .LVU109
 426 000c 234B     		ldr	r3, .L28+12
 427 000e 9862     		str	r0, [r3, #40]
 125:Core/Src/main.c **** 	y_axis.htim_enc = &htim2;
 428              		.loc 1 125 2 is_stmt 1 view .LVU110
 125:Core/Src/main.c **** 	y_axis.htim_enc = &htim2;
 429              		.loc 1 125 18 is_stmt 0 view .LVU111
 430 0010 2348     		ldr	r0, .L28+16
 431 0012 4862     		str	r0, [r1, #36]
 126:Core/Src/main.c **** 	z_axis.htim_enc = &htim1;
 432              		.loc 1 126 2 is_stmt 1 view .LVU112
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 21


 126:Core/Src/main.c **** 	z_axis.htim_enc = &htim1;
 433              		.loc 1 126 18 is_stmt 0 view .LVU113
 434 0014 2348     		ldr	r0, .L28+20
 435 0016 5062     		str	r0, [r2, #36]
 127:Core/Src/main.c **** 	
 436              		.loc 1 127 2 is_stmt 1 view .LVU114
 127:Core/Src/main.c **** 	
 437              		.loc 1 127 18 is_stmt 0 view .LVU115
 438 0018 2348     		ldr	r0, .L28+24
 439 001a 5862     		str	r0, [r3, #36]
 129:Core/Src/main.c **** 	y_axis.GPIO_DIR = GPIOB;
 440              		.loc 1 129 2 is_stmt 1 view .LVU116
 129:Core/Src/main.c **** 	y_axis.GPIO_DIR = GPIOB;
 441              		.loc 1 129 18 is_stmt 0 view .LVU117
 442 001c 2348     		ldr	r0, .L28+28
 443 001e 0863     		str	r0, [r1, #48]
 130:Core/Src/main.c **** 	z_axis.GPIO_DIR = GPIOA;
 444              		.loc 1 130 2 is_stmt 1 view .LVU118
 130:Core/Src/main.c **** 	z_axis.GPIO_DIR = GPIOA;
 445              		.loc 1 130 18 is_stmt 0 view .LVU119
 446 0020 1063     		str	r0, [r2, #48]
 131:Core/Src/main.c **** 	
 447              		.loc 1 131 2 is_stmt 1 view .LVU120
 131:Core/Src/main.c **** 	
 448              		.loc 1 131 18 is_stmt 0 view .LVU121
 449 0022 A0F58060 		sub	r0, r0, #1024
 450 0026 1863     		str	r0, [r3, #48]
 133:Core/Src/main.c **** 	y_axis.PIN_DIR = GPIO_PIN_9;
 451              		.loc 1 133 2 is_stmt 1 view .LVU122
 133:Core/Src/main.c **** 	y_axis.PIN_DIR = GPIO_PIN_9;
 452              		.loc 1 133 17 is_stmt 0 view .LVU123
 453 0028 4FF48074 		mov	r4, #256
 454 002c 8C86     		strh	r4, [r1, #52]	@ movhi
 134:Core/Src/main.c **** 	z_axis.PIN_DIR = GPIO_PIN_5;
 455              		.loc 1 134 2 is_stmt 1 view .LVU124
 134:Core/Src/main.c **** 	z_axis.PIN_DIR = GPIO_PIN_5;
 456              		.loc 1 134 17 is_stmt 0 view .LVU125
 457 002e 4FF40074 		mov	r4, #512
 458 0032 9486     		strh	r4, [r2, #52]	@ movhi
 135:Core/Src/main.c **** 	
 459              		.loc 1 135 2 is_stmt 1 view .LVU126
 135:Core/Src/main.c **** 	
 460              		.loc 1 135 17 is_stmt 0 view .LVU127
 461 0034 2024     		movs	r4, #32
 462 0036 9C86     		strh	r4, [r3, #52]	@ movhi
 137:Core/Src/main.c **** 	y_axis.CHANNEL = TIM_CHANNEL_4;
 463              		.loc 1 137 2 is_stmt 1 view .LVU128
 137:Core/Src/main.c **** 	y_axis.CHANNEL = TIM_CHANNEL_4;
 464              		.loc 1 137 17 is_stmt 0 view .LVU129
 465 0038 0824     		movs	r4, #8
 466 003a CC62     		str	r4, [r1, #44]
 138:Core/Src/main.c **** 	z_axis.CHANNEL = TIM_CHANNEL_2;
 467              		.loc 1 138 2 is_stmt 1 view .LVU130
 138:Core/Src/main.c **** 	z_axis.CHANNEL = TIM_CHANNEL_2;
 468              		.loc 1 138 17 is_stmt 0 view .LVU131
 469 003c 0C24     		movs	r4, #12
 470 003e D462     		str	r4, [r2, #44]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 22


 139:Core/Src/main.c **** 	
 471              		.loc 1 139 2 is_stmt 1 view .LVU132
 139:Core/Src/main.c **** 	
 472              		.loc 1 139 17 is_stmt 0 view .LVU133
 473 0040 0424     		movs	r4, #4
 474 0042 DC62     		str	r4, [r3, #44]
 141:Core/Src/main.c **** 	y_axis.GPIO_HOME = GPIOA;
 475              		.loc 1 141 2 is_stmt 1 view .LVU134
 141:Core/Src/main.c **** 	y_axis.GPIO_HOME = GPIOA;
 476              		.loc 1 141 19 is_stmt 0 view .LVU135
 477 0044 8863     		str	r0, [r1, #56]
 142:Core/Src/main.c **** 	z_axis.GPIO_HOME = GPIOA;
 478              		.loc 1 142 2 is_stmt 1 view .LVU136
 142:Core/Src/main.c **** 	z_axis.GPIO_HOME = GPIOA;
 479              		.loc 1 142 19 is_stmt 0 view .LVU137
 480 0046 9063     		str	r0, [r2, #56]
 143:Core/Src/main.c **** 	
 481              		.loc 1 143 2 is_stmt 1 view .LVU138
 143:Core/Src/main.c **** 	
 482              		.loc 1 143 19 is_stmt 0 view .LVU139
 483 0048 9863     		str	r0, [r3, #56]
 145:Core/Src/main.c **** 	y_axis.PIN_HOME = GPIO_PIN_11;
 484              		.loc 1 145 2 is_stmt 1 view .LVU140
 145:Core/Src/main.c **** 	y_axis.PIN_HOME = GPIO_PIN_11;
 485              		.loc 1 145 18 is_stmt 0 view .LVU141
 486 004a 4FF48050 		mov	r0, #4096
 487 004e 8887     		strh	r0, [r1, #60]	@ movhi
 146:Core/Src/main.c **** 	z_axis.PIN_HOME = GPIO_PIN_10;
 488              		.loc 1 146 2 is_stmt 1 view .LVU142
 146:Core/Src/main.c **** 	z_axis.PIN_HOME = GPIO_PIN_10;
 489              		.loc 1 146 18 is_stmt 0 view .LVU143
 490 0050 4FF40060 		mov	r0, #2048
 491 0054 9087     		strh	r0, [r2, #60]	@ movhi
 147:Core/Src/main.c **** 	
 492              		.loc 1 147 2 is_stmt 1 view .LVU144
 147:Core/Src/main.c **** 	
 493              		.loc 1 147 18 is_stmt 0 view .LVU145
 494 0056 4FF48060 		mov	r0, #1024
 495 005a 9887     		strh	r0, [r3, #60]	@ movhi
 149:Core/Src/main.c **** 	y_axis.Kp = 20;
 496              		.loc 1 149 2 is_stmt 1 view .LVU146
 149:Core/Src/main.c **** 	y_axis.Kp = 20;
 497              		.loc 1 149 12 is_stmt 0 view .LVU147
 498 005c 4FF08040 		mov	r0, #1073741824
 499 0060 0860     		str	r0, [r1]	@ float
 150:Core/Src/main.c **** 	z_axis.Kp = 0.7;
 500              		.loc 1 150 2 is_stmt 1 view .LVU148
 150:Core/Src/main.c **** 	z_axis.Kp = 0.7;
 501              		.loc 1 150 12 is_stmt 0 view .LVU149
 502 0062 1348     		ldr	r0, .L28+32
 503 0064 1060     		str	r0, [r2]	@ float
 151:Core/Src/main.c **** 	
 504              		.loc 1 151 2 is_stmt 1 view .LVU150
 151:Core/Src/main.c **** 	
 505              		.loc 1 151 12 is_stmt 0 view .LVU151
 506 0066 1348     		ldr	r0, .L28+36
 507 0068 1860     		str	r0, [r3]	@ float
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 23


 153:Core/Src/main.c **** 	y_axis.Ki = 0.0001;
 508              		.loc 1 153 2 is_stmt 1 view .LVU152
 153:Core/Src/main.c **** 	y_axis.Ki = 0.0001;
 509              		.loc 1 153 12 is_stmt 0 view .LVU153
 510 006a 1348     		ldr	r0, .L28+40
 511 006c 4860     		str	r0, [r1, #4]	@ float
 154:Core/Src/main.c **** 	z_axis.Ki = 0.0001;
 512              		.loc 1 154 2 is_stmt 1 view .LVU154
 154:Core/Src/main.c **** 	z_axis.Ki = 0.0001;
 513              		.loc 1 154 12 is_stmt 0 view .LVU155
 514 006e 5060     		str	r0, [r2, #4]	@ float
 155:Core/Src/main.c **** 	
 515              		.loc 1 155 2 is_stmt 1 view .LVU156
 155:Core/Src/main.c **** 	
 516              		.loc 1 155 12 is_stmt 0 view .LVU157
 517 0070 5860     		str	r0, [r3, #4]	@ float
 157:Core/Src/main.c **** 	y_axis.Kd = 0.2;
 518              		.loc 1 157 2 is_stmt 1 view .LVU158
 157:Core/Src/main.c **** 	y_axis.Kd = 0.2;
 519              		.loc 1 157 12 is_stmt 0 view .LVU159
 520 0072 1248     		ldr	r0, .L28+44
 521 0074 8860     		str	r0, [r1, #8]	@ float
 158:Core/Src/main.c **** 	z_axis.Kd = 0.02;
 522              		.loc 1 158 2 is_stmt 1 view .LVU160
 158:Core/Src/main.c **** 	z_axis.Kd = 0.02;
 523              		.loc 1 158 12 is_stmt 0 view .LVU161
 524 0076 1248     		ldr	r0, .L28+48
 525 0078 9060     		str	r0, [r2, #8]	@ float
 159:Core/Src/main.c **** 	
 526              		.loc 1 159 2 is_stmt 1 view .LVU162
 159:Core/Src/main.c **** 	
 527              		.loc 1 159 12 is_stmt 0 view .LVU163
 528 007a 1248     		ldr	r0, .L28+52
 529 007c 9860     		str	r0, [r3, #8]	@ float
 161:Core/Src/main.c **** 	y_axis.mm_pulse = 495.1475;//333.3333;
 530              		.loc 1 161 2 is_stmt 1 view .LVU164
 161:Core/Src/main.c **** 	y_axis.mm_pulse = 495.1475;//333.3333;
 531              		.loc 1 161 18 is_stmt 0 view .LVU165
 532 007e 1248     		ldr	r0, .L28+56
 533 0080 0864     		str	r0, [r1, #64]	@ float
 162:Core/Src/main.c **** 	z_axis.mm_pulse = 500;
 534              		.loc 1 162 2 is_stmt 1 view .LVU166
 162:Core/Src/main.c **** 	z_axis.mm_pulse = 500;
 535              		.loc 1 162 18 is_stmt 0 view .LVU167
 536 0082 1249     		ldr	r1, .L28+60
 537 0084 1164     		str	r1, [r2, #64]	@ float
 163:Core/Src/main.c **** }
 538              		.loc 1 163 2 is_stmt 1 view .LVU168
 163:Core/Src/main.c **** }
 539              		.loc 1 163 18 is_stmt 0 view .LVU169
 540 0086 124A     		ldr	r2, .L28+64
 541 0088 1A64     		str	r2, [r3, #64]	@ float
 164:Core/Src/main.c **** /* USER CODE END 0 */
 542              		.loc 1 164 1 view .LVU170
 543 008a 10BC     		pop	{r4}
 544              	.LCFI9:
 545              		.cfi_restore 4
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 24


 546              		.cfi_def_cfa_offset 0
 547 008c 7047     		bx	lr
 548              	.L29:
 549 008e 00BF     		.align	2
 550              	.L28:
 551 0090 00000000 		.word	.LANCHOR0
 552 0094 00000000 		.word	.LANCHOR6
 553 0098 00000000 		.word	.LANCHOR1
 554 009c 00000000 		.word	.LANCHOR2
 555 00a0 00000000 		.word	.LANCHOR7
 556 00a4 00000000 		.word	.LANCHOR8
 557 00a8 00000000 		.word	.LANCHOR9
 558 00ac 000C0140 		.word	1073810432
 559 00b0 0000A041 		.word	1101004800
 560 00b4 3333333F 		.word	1060320051
 561 00b8 17B7D138 		.word	953267991
 562 00bc 9A99193E 		.word	1041865114
 563 00c0 CDCC4C3E 		.word	1045220557
 564 00c4 0AD7A33C 		.word	1017370378
 565 00c8 7BE37943 		.word	1132061563
 566 00cc E192F743 		.word	1140298465
 567 00d0 0000FA43 		.word	1140457472
 568              		.cfi_endproc
 569              	.LFE70:
 571              		.section	.text.Error_Handler,"ax",%progbits
 572              		.align	1
 573              		.global	Error_Handler
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 578              	Error_Handler:
 579              	.LFB79:
 654:Core/Src/main.c **** 
 655:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 656:Core/Src/main.c **** 
 657:Core/Src/main.c **** /* USER CODE END 4 */
 658:Core/Src/main.c **** 
 659:Core/Src/main.c **** /**
 660:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 661:Core/Src/main.c ****   * @retval None
 662:Core/Src/main.c ****   */
 663:Core/Src/main.c **** void Error_Handler(void)
 664:Core/Src/main.c **** {
 580              		.loc 1 664 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ Volatile: function does not return.
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 665:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 666:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 667:Core/Src/main.c ****   __disable_irq();
 586              		.loc 1 667 3 view .LVU172
 587              	.LBB7:
 588              	.LBI7:
 589              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 25


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 26


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 27


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 590              		.loc 2 140 27 view .LVU173
 591              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 592              		.loc 2 142 3 view .LVU174
 593              		.syntax unified
 594              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 595 0000 72B6     		cpsid i
 596              	@ 0 "" 2
 597              		.thumb
 598              		.syntax unified
 599              	.L31:
 600              	.LBE8:
 601              	.LBE7:
 668:Core/Src/main.c ****   while (1)
 602              		.loc 1 668 3 discriminator 1 view .LVU175
 669:Core/Src/main.c ****   {
 670:Core/Src/main.c ****   }
 603              		.loc 1 670 3 discriminator 1 view .LVU176
 668:Core/Src/main.c ****   while (1)
 604              		.loc 1 668 9 discriminator 1 view .LVU177
 605 0002 FEE7     		b	.L31
 606              		.cfi_endproc
 607              	.LFE79:
 609              		.section	.text.MX_TIM1_Init,"ax",%progbits
 610              		.align	1
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	MX_TIM1_Init:
 616              	.LFB73:
 363:Core/Src/main.c **** 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 28


 617              		.loc 1 363 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 48
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621 0000 00B5     		push	{lr}
 622              	.LCFI10:
 623              		.cfi_def_cfa_offset 4
 624              		.cfi_offset 14, -4
 625 0002 8DB0     		sub	sp, sp, #52
 626              	.LCFI11:
 627              		.cfi_def_cfa_offset 56
 369:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 628              		.loc 1 369 3 view .LVU179
 369:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 629              		.loc 1 369 27 is_stmt 0 view .LVU180
 630 0004 2422     		movs	r2, #36
 631 0006 0021     		movs	r1, #0
 632 0008 03A8     		add	r0, sp, #12
 633 000a FFF7FEFF 		bl	memset
 634              	.LVL20:
 370:Core/Src/main.c **** 
 635              		.loc 1 370 3 is_stmt 1 view .LVU181
 370:Core/Src/main.c **** 
 636              		.loc 1 370 27 is_stmt 0 view .LVU182
 637 000e 0023     		movs	r3, #0
 638 0010 0193     		str	r3, [sp, #4]
 639 0012 0293     		str	r3, [sp, #8]
 375:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 640              		.loc 1 375 3 is_stmt 1 view .LVU183
 375:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 641              		.loc 1 375 18 is_stmt 0 view .LVU184
 642 0014 1148     		ldr	r0, .L38
 643 0016 124A     		ldr	r2, .L38+4
 644 0018 0260     		str	r2, [r0]
 376:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 645              		.loc 1 376 3 is_stmt 1 view .LVU185
 376:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 646              		.loc 1 376 24 is_stmt 0 view .LVU186
 647 001a 4360     		str	r3, [r0, #4]
 377:Core/Src/main.c ****   htim1.Init.Period = 65535;
 648              		.loc 1 377 3 is_stmt 1 view .LVU187
 377:Core/Src/main.c ****   htim1.Init.Period = 65535;
 649              		.loc 1 377 26 is_stmt 0 view .LVU188
 650 001c 8360     		str	r3, [r0, #8]
 378:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 651              		.loc 1 378 3 is_stmt 1 view .LVU189
 378:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 652              		.loc 1 378 21 is_stmt 0 view .LVU190
 653 001e 4FF6FF72 		movw	r2, #65535
 654 0022 C260     		str	r2, [r0, #12]
 379:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 655              		.loc 1 379 3 is_stmt 1 view .LVU191
 379:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 656              		.loc 1 379 28 is_stmt 0 view .LVU192
 657 0024 0361     		str	r3, [r0, #16]
 380:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 658              		.loc 1 380 3 is_stmt 1 view .LVU193
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 29


 380:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 659              		.loc 1 380 32 is_stmt 0 view .LVU194
 660 0026 4361     		str	r3, [r0, #20]
 381:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 661              		.loc 1 381 3 is_stmt 1 view .LVU195
 381:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 662              		.loc 1 381 32 is_stmt 0 view .LVU196
 663 0028 8361     		str	r3, [r0, #24]
 382:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 664              		.loc 1 382 3 is_stmt 1 view .LVU197
 382:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 665              		.loc 1 382 23 is_stmt 0 view .LVU198
 666 002a 0323     		movs	r3, #3
 667 002c 0393     		str	r3, [sp, #12]
 383:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 668              		.loc 1 383 3 is_stmt 1 view .LVU199
 384:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 669              		.loc 1 384 3 view .LVU200
 384:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 670              		.loc 1 384 24 is_stmt 0 view .LVU201
 671 002e 0123     		movs	r3, #1
 672 0030 0593     		str	r3, [sp, #20]
 385:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 673              		.loc 1 385 3 is_stmt 1 view .LVU202
 386:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 674              		.loc 1 386 3 view .LVU203
 387:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 675              		.loc 1 387 3 view .LVU204
 388:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 676              		.loc 1 388 3 view .LVU205
 388:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 677              		.loc 1 388 24 is_stmt 0 view .LVU206
 678 0032 0993     		str	r3, [sp, #36]
 389:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 679              		.loc 1 389 3 is_stmt 1 view .LVU207
 390:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 680              		.loc 1 390 3 view .LVU208
 391:Core/Src/main.c ****   {
 681              		.loc 1 391 3 view .LVU209
 391:Core/Src/main.c ****   {
 682              		.loc 1 391 7 is_stmt 0 view .LVU210
 683 0034 03A9     		add	r1, sp, #12
 684 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 685              	.LVL21:
 391:Core/Src/main.c ****   {
 686              		.loc 1 391 6 view .LVU211
 687 003a 50B9     		cbnz	r0, .L36
 395:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 688              		.loc 1 395 3 is_stmt 1 view .LVU212
 395:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 689              		.loc 1 395 37 is_stmt 0 view .LVU213
 690 003c 0023     		movs	r3, #0
 691 003e 0193     		str	r3, [sp, #4]
 396:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 692              		.loc 1 396 3 is_stmt 1 view .LVU214
 396:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 693              		.loc 1 396 33 is_stmt 0 view .LVU215
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 30


 694 0040 0293     		str	r3, [sp, #8]
 397:Core/Src/main.c ****   {
 695              		.loc 1 397 3 is_stmt 1 view .LVU216
 397:Core/Src/main.c ****   {
 696              		.loc 1 397 7 is_stmt 0 view .LVU217
 697 0042 01A9     		add	r1, sp, #4
 698 0044 0548     		ldr	r0, .L38
 699 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 700              	.LVL22:
 397:Core/Src/main.c ****   {
 701              		.loc 1 397 6 view .LVU218
 702 004a 20B9     		cbnz	r0, .L37
 405:Core/Src/main.c **** 
 703              		.loc 1 405 1 view .LVU219
 704 004c 0DB0     		add	sp, sp, #52
 705              	.LCFI12:
 706              		.cfi_remember_state
 707              		.cfi_def_cfa_offset 4
 708              		@ sp needed
 709 004e 5DF804FB 		ldr	pc, [sp], #4
 710              	.L36:
 711              	.LCFI13:
 712              		.cfi_restore_state
 393:Core/Src/main.c ****   }
 713              		.loc 1 393 5 is_stmt 1 view .LVU220
 714 0052 FFF7FEFF 		bl	Error_Handler
 715              	.LVL23:
 716              	.L37:
 399:Core/Src/main.c ****   }
 717              		.loc 1 399 5 view .LVU221
 718 0056 FFF7FEFF 		bl	Error_Handler
 719              	.LVL24:
 720              	.L39:
 721 005a 00BF     		.align	2
 722              	.L38:
 723 005c 00000000 		.word	.LANCHOR9
 724 0060 002C0140 		.word	1073818624
 725              		.cfi_endproc
 726              	.LFE73:
 728              		.section	.text.MX_TIM2_Init,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 734              	MX_TIM2_Init:
 735              	.LFB74:
 413:Core/Src/main.c **** 
 736              		.loc 1 413 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 48
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740 0000 00B5     		push	{lr}
 741              	.LCFI14:
 742              		.cfi_def_cfa_offset 4
 743              		.cfi_offset 14, -4
 744 0002 8DB0     		sub	sp, sp, #52
 745              	.LCFI15:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 31


 746              		.cfi_def_cfa_offset 56
 419:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 747              		.loc 1 419 3 view .LVU223
 419:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 748              		.loc 1 419 27 is_stmt 0 view .LVU224
 749 0004 2422     		movs	r2, #36
 750 0006 0021     		movs	r1, #0
 751 0008 03A8     		add	r0, sp, #12
 752 000a FFF7FEFF 		bl	memset
 753              	.LVL25:
 420:Core/Src/main.c **** 
 754              		.loc 1 420 3 is_stmt 1 view .LVU225
 420:Core/Src/main.c **** 
 755              		.loc 1 420 27 is_stmt 0 view .LVU226
 756 000e 0023     		movs	r3, #0
 757 0010 0193     		str	r3, [sp, #4]
 758 0012 0293     		str	r3, [sp, #8]
 425:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 759              		.loc 1 425 3 is_stmt 1 view .LVU227
 425:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 760              		.loc 1 425 18 is_stmt 0 view .LVU228
 761 0014 1148     		ldr	r0, .L46
 762 0016 4FF08042 		mov	r2, #1073741824
 763 001a 0260     		str	r2, [r0]
 426:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 764              		.loc 1 426 3 is_stmt 1 view .LVU229
 426:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 765              		.loc 1 426 24 is_stmt 0 view .LVU230
 766 001c 4360     		str	r3, [r0, #4]
 427:Core/Src/main.c ****   htim2.Init.Period = 65535;
 767              		.loc 1 427 3 is_stmt 1 view .LVU231
 427:Core/Src/main.c ****   htim2.Init.Period = 65535;
 768              		.loc 1 427 26 is_stmt 0 view .LVU232
 769 001e 8360     		str	r3, [r0, #8]
 428:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 770              		.loc 1 428 3 is_stmt 1 view .LVU233
 428:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 771              		.loc 1 428 21 is_stmt 0 view .LVU234
 772 0020 4FF6FF72 		movw	r2, #65535
 773 0024 C260     		str	r2, [r0, #12]
 429:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 774              		.loc 1 429 3 is_stmt 1 view .LVU235
 429:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 775              		.loc 1 429 28 is_stmt 0 view .LVU236
 776 0026 0361     		str	r3, [r0, #16]
 430:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 777              		.loc 1 430 3 is_stmt 1 view .LVU237
 430:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 778              		.loc 1 430 32 is_stmt 0 view .LVU238
 779 0028 8361     		str	r3, [r0, #24]
 431:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 780              		.loc 1 431 3 is_stmt 1 view .LVU239
 431:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 781              		.loc 1 431 23 is_stmt 0 view .LVU240
 782 002a 0323     		movs	r3, #3
 783 002c 0393     		str	r3, [sp, #12]
 432:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 32


 784              		.loc 1 432 3 is_stmt 1 view .LVU241
 433:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 785              		.loc 1 433 3 view .LVU242
 433:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 786              		.loc 1 433 24 is_stmt 0 view .LVU243
 787 002e 0123     		movs	r3, #1
 788 0030 0593     		str	r3, [sp, #20]
 434:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 789              		.loc 1 434 3 is_stmt 1 view .LVU244
 435:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 790              		.loc 1 435 3 view .LVU245
 436:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 791              		.loc 1 436 3 view .LVU246
 437:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 792              		.loc 1 437 3 view .LVU247
 437:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 793              		.loc 1 437 24 is_stmt 0 view .LVU248
 794 0032 0993     		str	r3, [sp, #36]
 438:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 795              		.loc 1 438 3 is_stmt 1 view .LVU249
 439:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 796              		.loc 1 439 3 view .LVU250
 440:Core/Src/main.c ****   {
 797              		.loc 1 440 3 view .LVU251
 440:Core/Src/main.c ****   {
 798              		.loc 1 440 7 is_stmt 0 view .LVU252
 799 0034 03A9     		add	r1, sp, #12
 800 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 801              	.LVL26:
 440:Core/Src/main.c ****   {
 802              		.loc 1 440 6 view .LVU253
 803 003a 50B9     		cbnz	r0, .L44
 444:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804              		.loc 1 444 3 is_stmt 1 view .LVU254
 444:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 805              		.loc 1 444 37 is_stmt 0 view .LVU255
 806 003c 0023     		movs	r3, #0
 807 003e 0193     		str	r3, [sp, #4]
 445:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 808              		.loc 1 445 3 is_stmt 1 view .LVU256
 445:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 809              		.loc 1 445 33 is_stmt 0 view .LVU257
 810 0040 0293     		str	r3, [sp, #8]
 446:Core/Src/main.c ****   {
 811              		.loc 1 446 3 is_stmt 1 view .LVU258
 446:Core/Src/main.c ****   {
 812              		.loc 1 446 7 is_stmt 0 view .LVU259
 813 0042 01A9     		add	r1, sp, #4
 814 0044 0548     		ldr	r0, .L46
 815 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 816              	.LVL27:
 446:Core/Src/main.c ****   {
 817              		.loc 1 446 6 view .LVU260
 818 004a 20B9     		cbnz	r0, .L45
 454:Core/Src/main.c **** 
 819              		.loc 1 454 1 view .LVU261
 820 004c 0DB0     		add	sp, sp, #52
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 33


 821              	.LCFI16:
 822              		.cfi_remember_state
 823              		.cfi_def_cfa_offset 4
 824              		@ sp needed
 825 004e 5DF804FB 		ldr	pc, [sp], #4
 826              	.L44:
 827              	.LCFI17:
 828              		.cfi_restore_state
 442:Core/Src/main.c ****   }
 829              		.loc 1 442 5 is_stmt 1 view .LVU262
 830 0052 FFF7FEFF 		bl	Error_Handler
 831              	.LVL28:
 832              	.L45:
 448:Core/Src/main.c ****   }
 833              		.loc 1 448 5 view .LVU263
 834 0056 FFF7FEFF 		bl	Error_Handler
 835              	.LVL29:
 836              	.L47:
 837 005a 00BF     		.align	2
 838              	.L46:
 839 005c 00000000 		.word	.LANCHOR8
 840              		.cfi_endproc
 841              	.LFE74:
 843              		.section	.text.MX_TIM3_Init,"ax",%progbits
 844              		.align	1
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	MX_TIM3_Init:
 850              	.LFB75:
 462:Core/Src/main.c **** 
 851              		.loc 1 462 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 56
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855 0000 00B5     		push	{lr}
 856              	.LCFI18:
 857              		.cfi_def_cfa_offset 4
 858              		.cfi_offset 14, -4
 859 0002 8FB0     		sub	sp, sp, #60
 860              	.LCFI19:
 861              		.cfi_def_cfa_offset 64
 468:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 862              		.loc 1 468 3 view .LVU265
 468:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 863              		.loc 1 468 26 is_stmt 0 view .LVU266
 864 0004 0023     		movs	r3, #0
 865 0006 0A93     		str	r3, [sp, #40]
 866 0008 0B93     		str	r3, [sp, #44]
 867 000a 0C93     		str	r3, [sp, #48]
 868 000c 0D93     		str	r3, [sp, #52]
 469:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 869              		.loc 1 469 3 is_stmt 1 view .LVU267
 469:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 870              		.loc 1 469 27 is_stmt 0 view .LVU268
 871 000e 0893     		str	r3, [sp, #32]
 872 0010 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 34


 470:Core/Src/main.c **** 
 873              		.loc 1 470 3 is_stmt 1 view .LVU269
 470:Core/Src/main.c **** 
 874              		.loc 1 470 22 is_stmt 0 view .LVU270
 875 0012 0193     		str	r3, [sp, #4]
 876 0014 0293     		str	r3, [sp, #8]
 877 0016 0393     		str	r3, [sp, #12]
 878 0018 0493     		str	r3, [sp, #16]
 879 001a 0593     		str	r3, [sp, #20]
 880 001c 0693     		str	r3, [sp, #24]
 881 001e 0793     		str	r3, [sp, #28]
 475:Core/Src/main.c ****   htim3.Init.Prescaler = 29;
 882              		.loc 1 475 3 is_stmt 1 view .LVU271
 475:Core/Src/main.c ****   htim3.Init.Prescaler = 29;
 883              		.loc 1 475 18 is_stmt 0 view .LVU272
 884 0020 2B48     		ldr	r0, .L66
 885 0022 2C4A     		ldr	r2, .L66+4
 886 0024 0260     		str	r2, [r0]
 476:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 887              		.loc 1 476 3 is_stmt 1 view .LVU273
 476:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 888              		.loc 1 476 24 is_stmt 0 view .LVU274
 889 0026 1D22     		movs	r2, #29
 890 0028 4260     		str	r2, [r0, #4]
 477:Core/Src/main.c ****   htim3.Init.Period = 99;
 891              		.loc 1 477 3 is_stmt 1 view .LVU275
 477:Core/Src/main.c ****   htim3.Init.Period = 99;
 892              		.loc 1 477 26 is_stmt 0 view .LVU276
 893 002a 8360     		str	r3, [r0, #8]
 478:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 894              		.loc 1 478 3 is_stmt 1 view .LVU277
 478:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 895              		.loc 1 478 21 is_stmt 0 view .LVU278
 896 002c 6322     		movs	r2, #99
 897 002e C260     		str	r2, [r0, #12]
 479:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 898              		.loc 1 479 3 is_stmt 1 view .LVU279
 479:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 899              		.loc 1 479 28 is_stmt 0 view .LVU280
 900 0030 0361     		str	r3, [r0, #16]
 480:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 901              		.loc 1 480 3 is_stmt 1 view .LVU281
 480:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 902              		.loc 1 480 32 is_stmt 0 view .LVU282
 903 0032 8361     		str	r3, [r0, #24]
 481:Core/Src/main.c ****   {
 904              		.loc 1 481 3 is_stmt 1 view .LVU283
 481:Core/Src/main.c ****   {
 905              		.loc 1 481 7 is_stmt 0 view .LVU284
 906 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 907              	.LVL30:
 481:Core/Src/main.c ****   {
 908              		.loc 1 481 6 view .LVU285
 909 0038 0028     		cmp	r0, #0
 910 003a 39D1     		bne	.L58
 485:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 911              		.loc 1 485 3 is_stmt 1 view .LVU286
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 35


 485:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 912              		.loc 1 485 34 is_stmt 0 view .LVU287
 913 003c 4FF48053 		mov	r3, #4096
 914 0040 0A93     		str	r3, [sp, #40]
 486:Core/Src/main.c ****   {
 915              		.loc 1 486 3 is_stmt 1 view .LVU288
 486:Core/Src/main.c ****   {
 916              		.loc 1 486 7 is_stmt 0 view .LVU289
 917 0042 0AA9     		add	r1, sp, #40
 918 0044 2248     		ldr	r0, .L66
 919 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 920              	.LVL31:
 486:Core/Src/main.c ****   {
 921              		.loc 1 486 6 view .LVU290
 922 004a 0028     		cmp	r0, #0
 923 004c 32D1     		bne	.L59
 490:Core/Src/main.c ****   {
 924              		.loc 1 490 3 is_stmt 1 view .LVU291
 490:Core/Src/main.c ****   {
 925              		.loc 1 490 7 is_stmt 0 view .LVU292
 926 004e 2048     		ldr	r0, .L66
 927 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 928              	.LVL32:
 490:Core/Src/main.c ****   {
 929              		.loc 1 490 6 view .LVU293
 930 0054 0028     		cmp	r0, #0
 931 0056 2FD1     		bne	.L60
 494:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 932              		.loc 1 494 3 is_stmt 1 view .LVU294
 494:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 933              		.loc 1 494 37 is_stmt 0 view .LVU295
 934 0058 0023     		movs	r3, #0
 935 005a 0893     		str	r3, [sp, #32]
 495:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 936              		.loc 1 495 3 is_stmt 1 view .LVU296
 495:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 937              		.loc 1 495 33 is_stmt 0 view .LVU297
 938 005c 0993     		str	r3, [sp, #36]
 496:Core/Src/main.c ****   {
 939              		.loc 1 496 3 is_stmt 1 view .LVU298
 496:Core/Src/main.c ****   {
 940              		.loc 1 496 7 is_stmt 0 view .LVU299
 941 005e 08A9     		add	r1, sp, #32
 942 0060 1B48     		ldr	r0, .L66
 943 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 944              	.LVL33:
 496:Core/Src/main.c ****   {
 945              		.loc 1 496 6 view .LVU300
 946 0066 48BB     		cbnz	r0, .L61
 500:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 947              		.loc 1 500 3 is_stmt 1 view .LVU301
 500:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 948              		.loc 1 500 20 is_stmt 0 view .LVU302
 949 0068 6023     		movs	r3, #96
 950 006a 0193     		str	r3, [sp, #4]
 501:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 951              		.loc 1 501 3 is_stmt 1 view .LVU303
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 36


 501:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 952              		.loc 1 501 19 is_stmt 0 view .LVU304
 953 006c 0022     		movs	r2, #0
 954 006e 0292     		str	r2, [sp, #8]
 502:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 955              		.loc 1 502 3 is_stmt 1 view .LVU305
 502:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 956              		.loc 1 502 24 is_stmt 0 view .LVU306
 957 0070 0392     		str	r2, [sp, #12]
 503:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 958              		.loc 1 503 3 is_stmt 1 view .LVU307
 503:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 959              		.loc 1 503 24 is_stmt 0 view .LVU308
 960 0072 0592     		str	r2, [sp, #20]
 504:Core/Src/main.c ****   {
 961              		.loc 1 504 3 is_stmt 1 view .LVU309
 504:Core/Src/main.c ****   {
 962              		.loc 1 504 7 is_stmt 0 view .LVU310
 963 0074 01A9     		add	r1, sp, #4
 964 0076 1648     		ldr	r0, .L66
 965 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 966              	.LVL34:
 504:Core/Src/main.c ****   {
 967              		.loc 1 504 6 view .LVU311
 968 007c 00BB     		cbnz	r0, .L62
 508:Core/Src/main.c ****   {
 969              		.loc 1 508 3 is_stmt 1 view .LVU312
 508:Core/Src/main.c ****   {
 970              		.loc 1 508 7 is_stmt 0 view .LVU313
 971 007e 0422     		movs	r2, #4
 972 0080 0DEB0201 		add	r1, sp, r2
 973 0084 1248     		ldr	r0, .L66
 974 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 975              	.LVL35:
 508:Core/Src/main.c ****   {
 976              		.loc 1 508 6 view .LVU314
 977 008a D8B9     		cbnz	r0, .L63
 512:Core/Src/main.c ****   {
 978              		.loc 1 512 3 is_stmt 1 view .LVU315
 512:Core/Src/main.c ****   {
 979              		.loc 1 512 7 is_stmt 0 view .LVU316
 980 008c 0822     		movs	r2, #8
 981 008e 01A9     		add	r1, sp, #4
 982 0090 0F48     		ldr	r0, .L66
 983 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 984              	.LVL36:
 512:Core/Src/main.c ****   {
 985              		.loc 1 512 6 view .LVU317
 986 0096 B8B9     		cbnz	r0, .L64
 516:Core/Src/main.c ****   {
 987              		.loc 1 516 3 is_stmt 1 view .LVU318
 516:Core/Src/main.c ****   {
 988              		.loc 1 516 7 is_stmt 0 view .LVU319
 989 0098 0C22     		movs	r2, #12
 990 009a 01A9     		add	r1, sp, #4
 991 009c 0C48     		ldr	r0, .L66
 992 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 37


 993              	.LVL37:
 516:Core/Src/main.c ****   {
 994              		.loc 1 516 6 view .LVU320
 995 00a2 98B9     		cbnz	r0, .L65
 523:Core/Src/main.c **** 
 996              		.loc 1 523 3 is_stmt 1 view .LVU321
 997 00a4 0A48     		ldr	r0, .L66
 998 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 999              	.LVL38:
 525:Core/Src/main.c **** 
 1000              		.loc 1 525 1 is_stmt 0 view .LVU322
 1001 00aa 0FB0     		add	sp, sp, #60
 1002              	.LCFI20:
 1003              		.cfi_remember_state
 1004              		.cfi_def_cfa_offset 4
 1005              		@ sp needed
 1006 00ac 5DF804FB 		ldr	pc, [sp], #4
 1007              	.L58:
 1008              	.LCFI21:
 1009              		.cfi_restore_state
 483:Core/Src/main.c ****   }
 1010              		.loc 1 483 5 is_stmt 1 view .LVU323
 1011 00b0 FFF7FEFF 		bl	Error_Handler
 1012              	.LVL39:
 1013              	.L59:
 488:Core/Src/main.c ****   }
 1014              		.loc 1 488 5 view .LVU324
 1015 00b4 FFF7FEFF 		bl	Error_Handler
 1016              	.LVL40:
 1017              	.L60:
 492:Core/Src/main.c ****   }
 1018              		.loc 1 492 5 view .LVU325
 1019 00b8 FFF7FEFF 		bl	Error_Handler
 1020              	.LVL41:
 1021              	.L61:
 498:Core/Src/main.c ****   }
 1022              		.loc 1 498 5 view .LVU326
 1023 00bc FFF7FEFF 		bl	Error_Handler
 1024              	.LVL42:
 1025              	.L62:
 506:Core/Src/main.c ****   }
 1026              		.loc 1 506 5 view .LVU327
 1027 00c0 FFF7FEFF 		bl	Error_Handler
 1028              	.LVL43:
 1029              	.L63:
 510:Core/Src/main.c ****   }
 1030              		.loc 1 510 5 view .LVU328
 1031 00c4 FFF7FEFF 		bl	Error_Handler
 1032              	.LVL44:
 1033              	.L64:
 514:Core/Src/main.c ****   }
 1034              		.loc 1 514 5 view .LVU329
 1035 00c8 FFF7FEFF 		bl	Error_Handler
 1036              	.LVL45:
 1037              	.L65:
 518:Core/Src/main.c ****   }
 1038              		.loc 1 518 5 view .LVU330
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 38


 1039 00cc FFF7FEFF 		bl	Error_Handler
 1040              	.LVL46:
 1041              	.L67:
 1042              		.align	2
 1043              	.L66:
 1044 00d0 00000000 		.word	.LANCHOR6
 1045 00d4 00040040 		.word	1073742848
 1046              		.cfi_endproc
 1047              	.LFE75:
 1049              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1050              		.align	1
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1055              	MX_TIM4_Init:
 1056              	.LFB76:
 533:Core/Src/main.c **** 
 1057              		.loc 1 533 1 view -0
 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 48
 1060              		@ frame_needed = 0, uses_anonymous_args = 0
 1061 0000 00B5     		push	{lr}
 1062              	.LCFI22:
 1063              		.cfi_def_cfa_offset 4
 1064              		.cfi_offset 14, -4
 1065 0002 8DB0     		sub	sp, sp, #52
 1066              	.LCFI23:
 1067              		.cfi_def_cfa_offset 56
 539:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1068              		.loc 1 539 3 view .LVU332
 539:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1069              		.loc 1 539 27 is_stmt 0 view .LVU333
 1070 0004 2422     		movs	r2, #36
 1071 0006 0021     		movs	r1, #0
 1072 0008 03A8     		add	r0, sp, #12
 1073 000a FFF7FEFF 		bl	memset
 1074              	.LVL47:
 540:Core/Src/main.c **** 
 1075              		.loc 1 540 3 is_stmt 1 view .LVU334
 540:Core/Src/main.c **** 
 1076              		.loc 1 540 27 is_stmt 0 view .LVU335
 1077 000e 0023     		movs	r3, #0
 1078 0010 0193     		str	r3, [sp, #4]
 1079 0012 0293     		str	r3, [sp, #8]
 545:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1080              		.loc 1 545 3 is_stmt 1 view .LVU336
 545:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1081              		.loc 1 545 18 is_stmt 0 view .LVU337
 1082 0014 1048     		ldr	r0, .L74
 1083 0016 114A     		ldr	r2, .L74+4
 1084 0018 0260     		str	r2, [r0]
 546:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1085              		.loc 1 546 3 is_stmt 1 view .LVU338
 546:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1086              		.loc 1 546 24 is_stmt 0 view .LVU339
 1087 001a 4360     		str	r3, [r0, #4]
 547:Core/Src/main.c ****   htim4.Init.Period = 65535;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 39


 1088              		.loc 1 547 3 is_stmt 1 view .LVU340
 547:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1089              		.loc 1 547 26 is_stmt 0 view .LVU341
 1090 001c 8360     		str	r3, [r0, #8]
 548:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1091              		.loc 1 548 3 is_stmt 1 view .LVU342
 548:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1092              		.loc 1 548 21 is_stmt 0 view .LVU343
 1093 001e 4FF6FF72 		movw	r2, #65535
 1094 0022 C260     		str	r2, [r0, #12]
 549:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1095              		.loc 1 549 3 is_stmt 1 view .LVU344
 549:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1096              		.loc 1 549 28 is_stmt 0 view .LVU345
 1097 0024 0361     		str	r3, [r0, #16]
 550:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1098              		.loc 1 550 3 is_stmt 1 view .LVU346
 550:Core/Src/main.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 1099              		.loc 1 550 32 is_stmt 0 view .LVU347
 1100 0026 8361     		str	r3, [r0, #24]
 551:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1101              		.loc 1 551 3 is_stmt 1 view .LVU348
 551:Core/Src/main.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1102              		.loc 1 551 23 is_stmt 0 view .LVU349
 1103 0028 0323     		movs	r3, #3
 1104 002a 0393     		str	r3, [sp, #12]
 552:Core/Src/main.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1105              		.loc 1 552 3 is_stmt 1 view .LVU350
 553:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1106              		.loc 1 553 3 view .LVU351
 553:Core/Src/main.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1107              		.loc 1 553 24 is_stmt 0 view .LVU352
 1108 002c 0123     		movs	r3, #1
 1109 002e 0593     		str	r3, [sp, #20]
 554:Core/Src/main.c ****   sConfig.IC1Filter = 0;
 1110              		.loc 1 554 3 is_stmt 1 view .LVU353
 555:Core/Src/main.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1111              		.loc 1 555 3 view .LVU354
 556:Core/Src/main.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1112              		.loc 1 556 3 view .LVU355
 557:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1113              		.loc 1 557 3 view .LVU356
 557:Core/Src/main.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1114              		.loc 1 557 24 is_stmt 0 view .LVU357
 1115 0030 0993     		str	r3, [sp, #36]
 558:Core/Src/main.c ****   sConfig.IC2Filter = 0;
 1116              		.loc 1 558 3 is_stmt 1 view .LVU358
 559:Core/Src/main.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 1117              		.loc 1 559 3 view .LVU359
 560:Core/Src/main.c ****   {
 1118              		.loc 1 560 3 view .LVU360
 560:Core/Src/main.c ****   {
 1119              		.loc 1 560 7 is_stmt 0 view .LVU361
 1120 0032 03A9     		add	r1, sp, #12
 1121 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1122              	.LVL48:
 560:Core/Src/main.c ****   {
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 40


 1123              		.loc 1 560 6 view .LVU362
 1124 0038 50B9     		cbnz	r0, .L72
 564:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1125              		.loc 1 564 3 is_stmt 1 view .LVU363
 564:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1126              		.loc 1 564 37 is_stmt 0 view .LVU364
 1127 003a 0023     		movs	r3, #0
 1128 003c 0193     		str	r3, [sp, #4]
 565:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1129              		.loc 1 565 3 is_stmt 1 view .LVU365
 565:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1130              		.loc 1 565 33 is_stmt 0 view .LVU366
 1131 003e 0293     		str	r3, [sp, #8]
 566:Core/Src/main.c ****   {
 1132              		.loc 1 566 3 is_stmt 1 view .LVU367
 566:Core/Src/main.c ****   {
 1133              		.loc 1 566 7 is_stmt 0 view .LVU368
 1134 0040 01A9     		add	r1, sp, #4
 1135 0042 0548     		ldr	r0, .L74
 1136 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1137              	.LVL49:
 566:Core/Src/main.c ****   {
 1138              		.loc 1 566 6 view .LVU369
 1139 0048 20B9     		cbnz	r0, .L73
 574:Core/Src/main.c **** 
 1140              		.loc 1 574 1 view .LVU370
 1141 004a 0DB0     		add	sp, sp, #52
 1142              	.LCFI24:
 1143              		.cfi_remember_state
 1144              		.cfi_def_cfa_offset 4
 1145              		@ sp needed
 1146 004c 5DF804FB 		ldr	pc, [sp], #4
 1147              	.L72:
 1148              	.LCFI25:
 1149              		.cfi_restore_state
 562:Core/Src/main.c ****   }
 1150              		.loc 1 562 5 is_stmt 1 view .LVU371
 1151 0050 FFF7FEFF 		bl	Error_Handler
 1152              	.LVL50:
 1153              	.L73:
 568:Core/Src/main.c ****   }
 1154              		.loc 1 568 5 view .LVU372
 1155 0054 FFF7FEFF 		bl	Error_Handler
 1156              	.LVL51:
 1157              	.L75:
 1158              		.align	2
 1159              	.L74:
 1160 0058 00000000 		.word	.LANCHOR7
 1161 005c 00080040 		.word	1073743872
 1162              		.cfi_endproc
 1163              	.LFE76:
 1165              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1166              		.align	1
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	MX_USART2_UART_Init:
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 41


 1172              	.LFB77:
 582:Core/Src/main.c **** 
 1173              		.loc 1 582 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177 0000 08B5     		push	{r3, lr}
 1178              	.LCFI26:
 1179              		.cfi_def_cfa_offset 8
 1180              		.cfi_offset 3, -8
 1181              		.cfi_offset 14, -4
 591:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 1182              		.loc 1 591 3 view .LVU374
 591:Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 1183              		.loc 1 591 19 is_stmt 0 view .LVU375
 1184 0002 0A48     		ldr	r0, .L80
 1185 0004 0A4B     		ldr	r3, .L80+4
 1186 0006 0360     		str	r3, [r0]
 592:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1187              		.loc 1 592 3 is_stmt 1 view .LVU376
 592:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1188              		.loc 1 592 24 is_stmt 0 view .LVU377
 1189 0008 4FF41653 		mov	r3, #9600
 1190 000c 4360     		str	r3, [r0, #4]
 593:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1191              		.loc 1 593 3 is_stmt 1 view .LVU378
 593:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1192              		.loc 1 593 26 is_stmt 0 view .LVU379
 1193 000e 0023     		movs	r3, #0
 1194 0010 8360     		str	r3, [r0, #8]
 594:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1195              		.loc 1 594 3 is_stmt 1 view .LVU380
 594:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1196              		.loc 1 594 24 is_stmt 0 view .LVU381
 1197 0012 C360     		str	r3, [r0, #12]
 595:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1198              		.loc 1 595 3 is_stmt 1 view .LVU382
 595:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1199              		.loc 1 595 22 is_stmt 0 view .LVU383
 1200 0014 0361     		str	r3, [r0, #16]
 596:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1201              		.loc 1 596 3 is_stmt 1 view .LVU384
 596:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1202              		.loc 1 596 20 is_stmt 0 view .LVU385
 1203 0016 0C22     		movs	r2, #12
 1204 0018 4261     		str	r2, [r0, #20]
 597:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1205              		.loc 1 597 3 is_stmt 1 view .LVU386
 597:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1206              		.loc 1 597 25 is_stmt 0 view .LVU387
 1207 001a 8361     		str	r3, [r0, #24]
 598:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1208              		.loc 1 598 3 is_stmt 1 view .LVU388
 598:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1209              		.loc 1 598 28 is_stmt 0 view .LVU389
 1210 001c C361     		str	r3, [r0, #28]
 599:Core/Src/main.c ****   {
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 42


 1211              		.loc 1 599 3 is_stmt 1 view .LVU390
 599:Core/Src/main.c ****   {
 1212              		.loc 1 599 7 is_stmt 0 view .LVU391
 1213 001e FFF7FEFF 		bl	HAL_UART_Init
 1214              	.LVL52:
 599:Core/Src/main.c ****   {
 1215              		.loc 1 599 6 view .LVU392
 1216 0022 00B9     		cbnz	r0, .L79
 607:Core/Src/main.c **** 
 1217              		.loc 1 607 1 view .LVU393
 1218 0024 08BD     		pop	{r3, pc}
 1219              	.L79:
 601:Core/Src/main.c ****   }
 1220              		.loc 1 601 5 is_stmt 1 view .LVU394
 1221 0026 FFF7FEFF 		bl	Error_Handler
 1222              	.LVL53:
 1223              	.L81:
 1224 002a 00BF     		.align	2
 1225              	.L80:
 1226 002c 00000000 		.word	.LANCHOR3
 1227 0030 00440040 		.word	1073759232
 1228              		.cfi_endproc
 1229              	.LFE77:
 1231              		.section	.text.SystemClock_Config,"ax",%progbits
 1232              		.align	1
 1233              		.global	SystemClock_Config
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1238              	SystemClock_Config:
 1239              	.LFB72:
 324:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1240              		.loc 1 324 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 64
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 1244 0000 00B5     		push	{lr}
 1245              	.LCFI27:
 1246              		.cfi_def_cfa_offset 4
 1247              		.cfi_offset 14, -4
 1248 0002 91B0     		sub	sp, sp, #68
 1249              	.LCFI28:
 1250              		.cfi_def_cfa_offset 72
 325:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1251              		.loc 1 325 3 view .LVU396
 325:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1252              		.loc 1 325 22 is_stmt 0 view .LVU397
 1253 0004 2822     		movs	r2, #40
 1254 0006 0021     		movs	r1, #0
 1255 0008 06A8     		add	r0, sp, #24
 1256 000a FFF7FEFF 		bl	memset
 1257              	.LVL54:
 326:Core/Src/main.c **** 
 1258              		.loc 1 326 3 is_stmt 1 view .LVU398
 326:Core/Src/main.c **** 
 1259              		.loc 1 326 22 is_stmt 0 view .LVU399
 1260 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 43


 1261 0010 0193     		str	r3, [sp, #4]
 1262 0012 0293     		str	r3, [sp, #8]
 1263 0014 0393     		str	r3, [sp, #12]
 1264 0016 0493     		str	r3, [sp, #16]
 1265 0018 0593     		str	r3, [sp, #20]
 331:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1266              		.loc 1 331 3 is_stmt 1 view .LVU400
 331:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1267              		.loc 1 331 36 is_stmt 0 view .LVU401
 1268 001a 0122     		movs	r2, #1
 1269 001c 0692     		str	r2, [sp, #24]
 332:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1270              		.loc 1 332 3 is_stmt 1 view .LVU402
 332:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1271              		.loc 1 332 30 is_stmt 0 view .LVU403
 1272 001e 4FF48033 		mov	r3, #65536
 1273 0022 0793     		str	r3, [sp, #28]
 333:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1274              		.loc 1 333 3 is_stmt 1 view .LVU404
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1275              		.loc 1 334 3 view .LVU405
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1276              		.loc 1 334 30 is_stmt 0 view .LVU406
 1277 0024 0A92     		str	r2, [sp, #40]
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1278              		.loc 1 335 3 is_stmt 1 view .LVU407
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1279              		.loc 1 335 34 is_stmt 0 view .LVU408
 1280 0026 0222     		movs	r2, #2
 1281 0028 0D92     		str	r2, [sp, #52]
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1282              		.loc 1 336 3 is_stmt 1 view .LVU409
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1283              		.loc 1 336 35 is_stmt 0 view .LVU410
 1284 002a 0E93     		str	r3, [sp, #56]
 337:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1285              		.loc 1 337 3 is_stmt 1 view .LVU411
 337:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1286              		.loc 1 337 32 is_stmt 0 view .LVU412
 1287 002c 4FF4E013 		mov	r3, #1835008
 1288 0030 0F93     		str	r3, [sp, #60]
 338:Core/Src/main.c ****   {
 1289              		.loc 1 338 3 is_stmt 1 view .LVU413
 338:Core/Src/main.c ****   {
 1290              		.loc 1 338 7 is_stmt 0 view .LVU414
 1291 0032 06A8     		add	r0, sp, #24
 1292 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1293              	.LVL55:
 338:Core/Src/main.c ****   {
 1294              		.loc 1 338 6 view .LVU415
 1295 0038 80B9     		cbnz	r0, .L86
 344:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1296              		.loc 1 344 3 is_stmt 1 view .LVU416
 344:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1297              		.loc 1 344 31 is_stmt 0 view .LVU417
 1298 003a 0F23     		movs	r3, #15
 1299 003c 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 44


 346:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1300              		.loc 1 346 3 is_stmt 1 view .LVU418
 346:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1301              		.loc 1 346 34 is_stmt 0 view .LVU419
 1302 003e 0221     		movs	r1, #2
 1303 0040 0291     		str	r1, [sp, #8]
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1304              		.loc 1 347 3 is_stmt 1 view .LVU420
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1305              		.loc 1 347 35 is_stmt 0 view .LVU421
 1306 0042 0023     		movs	r3, #0
 1307 0044 0393     		str	r3, [sp, #12]
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1308              		.loc 1 348 3 is_stmt 1 view .LVU422
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1309              		.loc 1 348 36 is_stmt 0 view .LVU423
 1310 0046 4FF48062 		mov	r2, #1024
 1311 004a 0492     		str	r2, [sp, #16]
 349:Core/Src/main.c **** 
 1312              		.loc 1 349 3 is_stmt 1 view .LVU424
 349:Core/Src/main.c **** 
 1313              		.loc 1 349 36 is_stmt 0 view .LVU425
 1314 004c 0593     		str	r3, [sp, #20]
 351:Core/Src/main.c ****   {
 1315              		.loc 1 351 3 is_stmt 1 view .LVU426
 351:Core/Src/main.c ****   {
 1316              		.loc 1 351 7 is_stmt 0 view .LVU427
 1317 004e 01A8     		add	r0, sp, #4
 1318 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1319              	.LVL56:
 351:Core/Src/main.c ****   {
 1320              		.loc 1 351 6 view .LVU428
 1321 0054 20B9     		cbnz	r0, .L87
 355:Core/Src/main.c **** 
 1322              		.loc 1 355 1 view .LVU429
 1323 0056 11B0     		add	sp, sp, #68
 1324              	.LCFI29:
 1325              		.cfi_remember_state
 1326              		.cfi_def_cfa_offset 4
 1327              		@ sp needed
 1328 0058 5DF804FB 		ldr	pc, [sp], #4
 1329              	.L86:
 1330              	.LCFI30:
 1331              		.cfi_restore_state
 340:Core/Src/main.c ****   }
 1332              		.loc 1 340 5 is_stmt 1 view .LVU430
 1333 005c FFF7FEFF 		bl	Error_Handler
 1334              	.LVL57:
 1335              	.L87:
 353:Core/Src/main.c ****   }
 1336              		.loc 1 353 5 view .LVU431
 1337 0060 FFF7FEFF 		bl	Error_Handler
 1338              	.LVL58:
 1339              		.cfi_endproc
 1340              	.LFE72:
 1342              		.section	.text.main,"ax",%progbits
 1343              		.align	1
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 45


 1344              		.global	main
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	main:
 1350              	.LFB71:
 172:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1351              		.loc 1 172 1 view -0
 1352              		.cfi_startproc
 1353              		@ Volatile: function does not return.
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356 0000 08B5     		push	{r3, lr}
 1357              	.LCFI31:
 1358              		.cfi_def_cfa_offset 8
 1359              		.cfi_offset 3, -8
 1360              		.cfi_offset 14, -4
 180:Core/Src/main.c **** 
 1361              		.loc 1 180 3 view .LVU433
 1362 0002 FFF7FEFF 		bl	HAL_Init
 1363              	.LVL59:
 187:Core/Src/main.c **** 
 1364              		.loc 1 187 3 view .LVU434
 1365 0006 FFF7FEFF 		bl	SystemClock_Config
 1366              	.LVL60:
 194:Core/Src/main.c ****   MX_TIM1_Init();
 1367              		.loc 1 194 3 view .LVU435
 1368 000a FFF7FEFF 		bl	MX_GPIO_Init
 1369              	.LVL61:
 195:Core/Src/main.c ****   MX_TIM2_Init();
 1370              		.loc 1 195 3 view .LVU436
 1371 000e FFF7FEFF 		bl	MX_TIM1_Init
 1372              	.LVL62:
 196:Core/Src/main.c ****   MX_TIM3_Init();
 1373              		.loc 1 196 3 view .LVU437
 1374 0012 FFF7FEFF 		bl	MX_TIM2_Init
 1375              	.LVL63:
 197:Core/Src/main.c ****   MX_TIM4_Init();
 1376              		.loc 1 197 3 view .LVU438
 1377 0016 FFF7FEFF 		bl	MX_TIM3_Init
 1378              	.LVL64:
 198:Core/Src/main.c ****   MX_USART2_UART_Init();
 1379              		.loc 1 198 3 view .LVU439
 1380 001a FFF7FEFF 		bl	MX_TIM4_Init
 1381              	.LVL65:
 199:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1382              		.loc 1 199 3 view .LVU440
 1383 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 1384              	.LVL66:
 201:Core/Src/main.c **** 
 1385              		.loc 1 201 3 view .LVU441
 1386 0022 0122     		movs	r2, #1
 1387 0024 6E49     		ldr	r1, .L107
 1388 0026 6F48     		ldr	r0, .L107+4
 1389 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1390              	.LVL67:
 204:Core/Src/main.c **** 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 46


 1391              		.loc 1 204 2 view .LVU442
 1392 002c FFF7FEFF 		bl	axisInit
 1393              	.LVL68:
 207:Core/Src/main.c **** 	
 1394              		.loc 1 207 2 view .LVU443
 1395 0030 0C21     		movs	r1, #12
 1396 0032 6D48     		ldr	r0, .L107+8
 1397 0034 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1398              	.LVL69:
 210:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 1399              		.loc 1 210 2 view .LVU444
 1400 0038 0421     		movs	r1, #4
 1401 003a 6C48     		ldr	r0, .L107+12
 1402 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 1403              	.LVL70:
 211:Core/Src/main.c **** 	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 1404              		.loc 1 211 2 view .LVU445
 1405 0040 0421     		movs	r1, #4
 1406 0042 6B48     		ldr	r0, .L107+16
 1407 0044 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 1408              	.LVL71:
 212:Core/Src/main.c **** 
 1409              		.loc 1 212 2 view .LVU446
 1410 0048 0421     		movs	r1, #4
 1411 004a 6A48     		ldr	r0, .L107+20
 1412 004c FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 1413              	.LVL72:
 1414 0050 AEE0     		b	.L90
 1415              	.L96:
 229:Core/Src/main.c **** 			
 1416              		.loc 1 229 4 view .LVU447
 1417 0052 694C     		ldr	r4, .L107+24
 1418 0054 2046     		mov	r0, r4
 1419 0056 FFF7FEFF 		bl	HOME
 1420              	.LVL73:
 232:Core/Src/main.c **** 			
 1421              		.loc 1 232 4 view .LVU448
 1422 005a 6848     		ldr	r0, .L107+28
 1423 005c FFF7FEFF 		bl	HOME
 1424              	.LVL74:
 235:Core/Src/main.c **** 			
 1425              		.loc 1 235 4 view .LVU449
 1426 0060 6748     		ldr	r0, .L107+32
 1427 0062 FFF7FEFF 		bl	HOME
 1428              	.LVL75:
 237:Core/Src/main.c **** 			{
 1429              		.loc 1 237 4 view .LVU450
 237:Core/Src/main.c **** 			{
 1430              		.loc 1 237 14 is_stmt 0 view .LVU451
 1431 0066 94F84730 		ldrb	r3, [r4, #71]	@ zero_extendqisi2
 237:Core/Src/main.c **** 			{
 1432              		.loc 1 237 6 view .LVU452
 1433 006a 002B     		cmp	r3, #0
 1434 006c 00F0A080 		beq	.L90
 237:Core/Src/main.c **** 			{
 1435              		.loc 1 237 29 discriminator 1 view .LVU453
 1436 0070 624B     		ldr	r3, .L107+28
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 47


 1437 0072 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 237:Core/Src/main.c **** 			{
 1438              		.loc 1 237 20 discriminator 1 view .LVU454
 1439 0076 002B     		cmp	r3, #0
 1440 0078 00F09A80 		beq	.L90
 237:Core/Src/main.c **** 			{
 1441              		.loc 1 237 44 discriminator 2 view .LVU455
 1442 007c 604B     		ldr	r3, .L107+32
 1443 007e 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 237:Core/Src/main.c **** 			{
 1444              		.loc 1 237 35 discriminator 2 view .LVU456
 1445 0082 002B     		cmp	r3, #0
 1446 0084 00F09480 		beq	.L90
 239:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1447              		.loc 1 239 5 is_stmt 1 view .LVU457
 239:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1448              		.loc 1 239 11 is_stmt 0 view .LVU458
 1449 0088 2046     		mov	r0, r4
 1450 008a 636A     		ldr	r3, [r4, #36]
 239:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1451              		.loc 1 239 20 view .LVU459
 1452 008c 1A68     		ldr	r2, [r3]
 239:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1453              		.loc 1 239 36 view .LVU460
 1454 008e 0023     		movs	r3, #0
 1455 0090 5362     		str	r3, [r2, #36]
 240:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1456              		.loc 1 240 5 is_stmt 1 view .LVU461
 240:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1457              		.loc 1 240 11 is_stmt 0 view .LVU462
 1458 0092 5A49     		ldr	r1, .L107+28
 1459 0094 4A6A     		ldr	r2, [r1, #36]
 240:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1460              		.loc 1 240 20 view .LVU463
 1461 0096 1268     		ldr	r2, [r2]
 240:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1462              		.loc 1 240 36 view .LVU464
 1463 0098 5362     		str	r3, [r2, #36]
 241:Core/Src/main.c **** 				
 1464              		.loc 1 241 5 is_stmt 1 view .LVU465
 241:Core/Src/main.c **** 				
 1465              		.loc 1 241 11 is_stmt 0 view .LVU466
 1466 009a 594A     		ldr	r2, .L107+32
 1467 009c 546A     		ldr	r4, [r2, #36]
 241:Core/Src/main.c **** 				
 1468              		.loc 1 241 20 view .LVU467
 1469 009e 2468     		ldr	r4, [r4]
 241:Core/Src/main.c **** 				
 1470              		.loc 1 241 36 view .LVU468
 1471 00a0 6362     		str	r3, [r4, #36]
 243:Core/Src/main.c **** 				y_axis.pos = 0;
 1472              		.loc 1 243 5 is_stmt 1 view .LVU469
 243:Core/Src/main.c **** 				y_axis.pos = 0;
 1473              		.loc 1 243 16 is_stmt 0 view .LVU470
 1474 00a2 8361     		str	r3, [r0, #24]
 244:Core/Src/main.c **** 				z_axis.pos = 0;
 1475              		.loc 1 244 5 is_stmt 1 view .LVU471
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 48


 244:Core/Src/main.c **** 				z_axis.pos = 0;
 1476              		.loc 1 244 16 is_stmt 0 view .LVU472
 1477 00a4 8B61     		str	r3, [r1, #24]
 245:Core/Src/main.c **** 				
 1478              		.loc 1 245 5 is_stmt 1 view .LVU473
 245:Core/Src/main.c **** 				
 1479              		.loc 1 245 16 is_stmt 0 view .LVU474
 1480 00a6 9361     		str	r3, [r2, #24]
 247:Core/Src/main.c **** 			}
 1481              		.loc 1 247 6 is_stmt 1 view .LVU475
 247:Core/Src/main.c **** 			}
 1482              		.loc 1 247 11 is_stmt 0 view .LVU476
 1483 00a8 564B     		ldr	r3, .L107+36
 1484 00aa 0222     		movs	r2, #2
 1485 00ac 1A70     		strb	r2, [r3]
 1486 00ae 7FE0     		b	.L90
 1487              	.L95:
 252:Core/Src/main.c **** 			move(&y_axis, 10);
 1488              		.loc 1 252 7 is_stmt 1 view .LVU477
 1489 00b0 554C     		ldr	r4, .L107+40
 1490 00b2 514D     		ldr	r5, .L107+24
 1491 00b4 2146     		mov	r1, r4
 1492 00b6 2846     		mov	r0, r5
 1493 00b8 FFF7FEFF 		bl	move
 1494              	.LVL76:
 253:Core/Src/main.c **** 			move(&z_axis, 10);
 1495              		.loc 1 253 4 view .LVU478
 1496 00bc 2146     		mov	r1, r4
 1497 00be 4F48     		ldr	r0, .L107+28
 1498 00c0 FFF7FEFF 		bl	move
 1499              	.LVL77:
 254:Core/Src/main.c **** 			if( x_axis.finish && y_axis.finish && z_axis.finish)
 1500              		.loc 1 254 4 view .LVU479
 1501 00c4 2146     		mov	r1, r4
 1502 00c6 4E48     		ldr	r0, .L107+32
 1503 00c8 FFF7FEFF 		bl	move
 1504              	.LVL78:
 255:Core/Src/main.c **** 			{
 1505              		.loc 1 255 4 view .LVU480
 255:Core/Src/main.c **** 			{
 1506              		.loc 1 255 14 is_stmt 0 view .LVU481
 1507 00cc 95F84430 		ldrb	r3, [r5, #68]	@ zero_extendqisi2
 255:Core/Src/main.c **** 			{
 1508              		.loc 1 255 6 view .LVU482
 1509 00d0 002B     		cmp	r3, #0
 1510 00d2 6DD0     		beq	.L90
 255:Core/Src/main.c **** 			{
 1511              		.loc 1 255 31 discriminator 1 view .LVU483
 1512 00d4 494B     		ldr	r3, .L107+28
 1513 00d6 93F84430 		ldrb	r3, [r3, #68]	@ zero_extendqisi2
 255:Core/Src/main.c **** 			{
 1514              		.loc 1 255 22 discriminator 1 view .LVU484
 1515 00da 002B     		cmp	r3, #0
 1516 00dc 68D0     		beq	.L90
 255:Core/Src/main.c **** 			{
 1517              		.loc 1 255 48 discriminator 2 view .LVU485
 1518 00de 484B     		ldr	r3, .L107+32
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 49


 1519 00e0 93F84430 		ldrb	r3, [r3, #68]	@ zero_extendqisi2
 255:Core/Src/main.c **** 			{
 1520              		.loc 1 255 39 discriminator 2 view .LVU486
 1521 00e4 002B     		cmp	r3, #0
 1522 00e6 63D0     		beq	.L90
 257:Core/Src/main.c **** 				y_axis.finish = false;
 1523              		.loc 1 257 5 is_stmt 1 view .LVU487
 257:Core/Src/main.c **** 				y_axis.finish = false;
 1524              		.loc 1 257 19 is_stmt 0 view .LVU488
 1525 00e8 0023     		movs	r3, #0
 1526 00ea 85F84430 		strb	r3, [r5, #68]
 258:Core/Src/main.c **** 				z_axis.finish = false;
 1527              		.loc 1 258 5 is_stmt 1 view .LVU489
 258:Core/Src/main.c **** 				z_axis.finish = false;
 1528              		.loc 1 258 19 is_stmt 0 view .LVU490
 1529 00ee 4349     		ldr	r1, .L107+28
 1530 00f0 81F84430 		strb	r3, [r1, #68]
 259:Core/Src/main.c **** 
 1531              		.loc 1 259 5 is_stmt 1 view .LVU491
 259:Core/Src/main.c **** 
 1532              		.loc 1 259 19 is_stmt 0 view .LVU492
 1533 00f4 424A     		ldr	r2, .L107+32
 1534 00f6 82F84430 		strb	r3, [r2, #68]
 261:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1535              		.loc 1 261 5 is_stmt 1 view .LVU493
 261:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1536              		.loc 1 261 11 is_stmt 0 view .LVU494
 1537 00fa 6C6A     		ldr	r4, [r5, #36]
 261:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1538              		.loc 1 261 20 view .LVU495
 1539 00fc 2468     		ldr	r4, [r4]
 261:Core/Src/main.c **** 				y_axis.htim_enc->Instance->CNT = 0;
 1540              		.loc 1 261 36 view .LVU496
 1541 00fe 6362     		str	r3, [r4, #36]
 262:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1542              		.loc 1 262 5 is_stmt 1 view .LVU497
 262:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1543              		.loc 1 262 11 is_stmt 0 view .LVU498
 1544 0100 4C6A     		ldr	r4, [r1, #36]
 262:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1545              		.loc 1 262 20 view .LVU499
 1546 0102 2468     		ldr	r4, [r4]
 262:Core/Src/main.c **** 				z_axis.htim_enc->Instance->CNT = 0;
 1547              		.loc 1 262 36 view .LVU500
 1548 0104 6362     		str	r3, [r4, #36]
 263:Core/Src/main.c **** 				
 1549              		.loc 1 263 5 is_stmt 1 view .LVU501
 263:Core/Src/main.c **** 				
 1550              		.loc 1 263 11 is_stmt 0 view .LVU502
 1551 0106 546A     		ldr	r4, [r2, #36]
 263:Core/Src/main.c **** 				
 1552              		.loc 1 263 20 view .LVU503
 1553 0108 2468     		ldr	r4, [r4]
 263:Core/Src/main.c **** 				
 1554              		.loc 1 263 36 view .LVU504
 1555 010a 6362     		str	r3, [r4, #36]
 265:Core/Src/main.c **** 				y_axis.pos = 0;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 50


 1556              		.loc 1 265 5 is_stmt 1 view .LVU505
 265:Core/Src/main.c **** 				y_axis.pos = 0;
 1557              		.loc 1 265 16 is_stmt 0 view .LVU506
 1558 010c AB61     		str	r3, [r5, #24]
 266:Core/Src/main.c **** 				z_axis.pos = 0;				
 1559              		.loc 1 266 5 is_stmt 1 view .LVU507
 266:Core/Src/main.c **** 				z_axis.pos = 0;				
 1560              		.loc 1 266 16 is_stmt 0 view .LVU508
 1561 010e 8B61     		str	r3, [r1, #24]
 267:Core/Src/main.c **** 			
 1562              		.loc 1 267 5 is_stmt 1 view .LVU509
 267:Core/Src/main.c **** 			
 1563              		.loc 1 267 16 is_stmt 0 view .LVU510
 1564 0110 9361     		str	r3, [r2, #24]
 269:Core/Src/main.c **** 			}
 1565              		.loc 1 269 5 is_stmt 1 view .LVU511
 269:Core/Src/main.c **** 			}
 1566              		.loc 1 269 10 is_stmt 0 view .LVU512
 1567 0112 3C4A     		ldr	r2, .L107+36
 1568 0114 1370     		strb	r3, [r2]
 1569 0116 4BE0     		b	.L90
 1570              	.L94:
 274:Core/Src/main.c **** 			{
 1571              		.loc 1 274 7 is_stmt 1 view .LVU513
 274:Core/Src/main.c **** 			{
 1572              		.loc 1 274 32 is_stmt 0 view .LVU514
 1573 0118 394B     		ldr	r3, .L107+32
 1574 011a 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 274:Core/Src/main.c **** 			{
 1575              		.loc 1 274 23 view .LVU515
 1576 011e 3B4A     		ldr	r2, .L107+44
 1577 0120 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 274:Core/Src/main.c **** 			{
 1578              		.loc 1 274 9 view .LVU516
 1579 0122 9342     		cmp	r3, r2
 1580 0124 07D1     		bne	.L106
 1581              	.L98:
 287:Core/Src/main.c ****         Mode = 5; // mode G01
 1582              		.loc 1 287 7 is_stmt 1 view .LVU517
 287:Core/Src/main.c ****         Mode = 5; // mode G01
 1583              		.loc 1 287 16 is_stmt 0 view .LVU518
 1584 0126 364B     		ldr	r3, .L107+32
 1585 0128 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 287:Core/Src/main.c ****         Mode = 5; // mode G01
 1586              		.loc 1 287 9 view .LVU519
 1587 012c FBB1     		cbz	r3, .L103
 288:Core/Src/main.c ****       else
 1588              		.loc 1 288 9 is_stmt 1 view .LVU520
 288:Core/Src/main.c ****       else
 1589              		.loc 1 288 14 is_stmt 0 view .LVU521
 1590 012e 354B     		ldr	r3, .L107+36
 1591 0130 0522     		movs	r2, #5
 1592 0132 1A70     		strb	r2, [r3]
 1593 0134 3CE0     		b	.L90
 1594              	.L106:
 276:Core/Src/main.c **** 					z_axis.next = 1;//thickness;
 1595              		.loc 1 276 5 is_stmt 1 view .LVU522
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 51


 276:Core/Src/main.c **** 					z_axis.next = 1;//thickness;
 1596              		.loc 1 276 7 is_stmt 0 view .LVU523
 1597 0136 23B1     		cbz	r3, .L99
 277:Core/Src/main.c **** 				else
 1598              		.loc 1 277 6 is_stmt 1 view .LVU524
 277:Core/Src/main.c **** 				else
 1599              		.loc 1 277 18 is_stmt 0 view .LVU525
 1600 0138 314B     		ldr	r3, .L107+32
 1601 013a 4FF07E52 		mov	r2, #1065353216
 1602 013e 9A64     		str	r2, [r3, #72]	@ float
 1603 0140 07E0     		b	.L101
 1604              	.L99:
 279:Core/Src/main.c **** 				while(!z_axis.finish)
 1605              		.loc 1 279 6 is_stmt 1 view .LVU526
 279:Core/Src/main.c **** 				while(!z_axis.finish)
 1606              		.loc 1 279 18 is_stmt 0 view .LVU527
 1607 0142 2F4B     		ldr	r3, .L107+32
 1608 0144 0022     		movs	r2, #0
 1609 0146 9A64     		str	r2, [r3, #72]	@ float
 1610 0148 03E0     		b	.L101
 1611              	.L102:
 282:Core/Src/main.c **** 				}
 1612              		.loc 1 282 6 is_stmt 1 view .LVU528
 1613 014a 2D48     		ldr	r0, .L107+32
 1614 014c 816C     		ldr	r1, [r0, #72]	@ float
 1615 014e FFF7FEFF 		bl	move
 1616              	.LVL79:
 1617              	.L101:
 280:Core/Src/main.c **** 				{
 1618              		.loc 1 280 10 view .LVU529
 280:Core/Src/main.c **** 				{
 1619              		.loc 1 280 18 is_stmt 0 view .LVU530
 1620 0152 2B4B     		ldr	r3, .L107+32
 1621 0154 93F84430 		ldrb	r3, [r3, #68]	@ zero_extendqisi2
 280:Core/Src/main.c **** 				{
 1622              		.loc 1 280 10 view .LVU531
 1623 0158 002B     		cmp	r3, #0
 1624 015a F6D0     		beq	.L102
 284:Core/Src/main.c **** 				drill_status = z_axis.drill;
 1625              		.loc 1 284 5 is_stmt 1 view .LVU532
 284:Core/Src/main.c **** 				drill_status = z_axis.drill;
 1626              		.loc 1 284 19 is_stmt 0 view .LVU533
 1627 015c 284B     		ldr	r3, .L107+32
 1628 015e 0022     		movs	r2, #0
 1629 0160 83F84420 		strb	r2, [r3, #68]
 285:Core/Src/main.c **** 			}
 1630              		.loc 1 285 5 is_stmt 1 view .LVU534
 285:Core/Src/main.c **** 			}
 1631              		.loc 1 285 26 is_stmt 0 view .LVU535
 1632 0164 93F84620 		ldrb	r2, [r3, #70]	@ zero_extendqisi2
 285:Core/Src/main.c **** 			}
 1633              		.loc 1 285 18 view .LVU536
 1634 0168 284B     		ldr	r3, .L107+44
 1635 016a 1A70     		strb	r2, [r3]
 1636 016c DBE7     		b	.L98
 1637              	.L103:
 290:Core/Src/main.c ****       break;
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 52


 1638              		.loc 1 290 9 is_stmt 1 view .LVU537
 290:Core/Src/main.c ****       break;
 1639              		.loc 1 290 14 is_stmt 0 view .LVU538
 1640 016e 254B     		ldr	r3, .L107+36
 1641 0170 0422     		movs	r2, #4
 1642 0172 1A70     		strb	r2, [r3]
 1643 0174 1CE0     		b	.L90
 1644              	.L104:
 296:Core/Src/main.c **** 				move(&y_axis, y_axis.next);	
 1645              		.loc 1 296 5 is_stmt 1 view .LVU539
 1646 0176 2048     		ldr	r0, .L107+24
 1647 0178 816C     		ldr	r1, [r0, #72]	@ float
 1648 017a FFF7FEFF 		bl	move
 1649              	.LVL80:
 297:Core/Src/main.c **** 			}
 1650              		.loc 1 297 5 view .LVU540
 1651 017e 1F48     		ldr	r0, .L107+28
 1652 0180 816C     		ldr	r1, [r0, #72]	@ float
 1653 0182 FFF7FEFF 		bl	move
 1654              	.LVL81:
 1655              	.L93:
 294:Core/Src/main.c **** 			{
 1656              		.loc 1 294 12 view .LVU541
 294:Core/Src/main.c **** 			{
 1657              		.loc 1 294 21 is_stmt 0 view .LVU542
 1658 0186 1C4B     		ldr	r3, .L107+24
 1659 0188 93F84430 		ldrb	r3, [r3, #68]	@ zero_extendqisi2
 294:Core/Src/main.c **** 			{
 1660              		.loc 1 294 12 view .LVU543
 1661 018c 002B     		cmp	r3, #0
 1662 018e F2D0     		beq	.L104
 294:Core/Src/main.c **** 			{
 1663              		.loc 1 294 38 discriminator 1 view .LVU544
 1664 0190 1A4B     		ldr	r3, .L107+28
 1665 0192 93F84430 		ldrb	r3, [r3, #68]	@ zero_extendqisi2
 294:Core/Src/main.c **** 			{
 1666              		.loc 1 294 13 discriminator 1 view .LVU545
 1667 0196 002B     		cmp	r3, #0
 1668 0198 EDD0     		beq	.L104
 299:Core/Src/main.c **** 			y_axis.finish = false;
 1669              		.loc 1 299 4 is_stmt 1 view .LVU546
 299:Core/Src/main.c **** 			y_axis.finish = false;
 1670              		.loc 1 299 18 is_stmt 0 view .LVU547
 1671 019a 174A     		ldr	r2, .L107+24
 1672 019c 0021     		movs	r1, #0
 1673 019e 82F84410 		strb	r1, [r2, #68]
 300:Core/Src/main.c **** 			x_axis.last = x_axis.next;
 1674              		.loc 1 300 4 is_stmt 1 view .LVU548
 300:Core/Src/main.c **** 			x_axis.last = x_axis.next;
 1675              		.loc 1 300 18 is_stmt 0 view .LVU549
 1676 01a2 164B     		ldr	r3, .L107+28
 1677 01a4 83F84410 		strb	r1, [r3, #68]
 301:Core/Src/main.c **** 			y_axis.last = y_axis.next;
 1678              		.loc 1 301 4 is_stmt 1 view .LVU550
 301:Core/Src/main.c **** 			y_axis.last = y_axis.next;
 1679              		.loc 1 301 24 is_stmt 0 view .LVU551
 1680 01a8 916C     		ldr	r1, [r2, #72]	@ float
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 53


 301:Core/Src/main.c **** 			y_axis.last = y_axis.next;
 1681              		.loc 1 301 16 view .LVU552
 1682 01aa D164     		str	r1, [r2, #76]	@ float
 302:Core/Src/main.c ****       break;
 1683              		.loc 1 302 4 is_stmt 1 view .LVU553
 302:Core/Src/main.c ****       break;
 1684              		.loc 1 302 24 is_stmt 0 view .LVU554
 1685 01ac 9A6C     		ldr	r2, [r3, #72]	@ float
 302:Core/Src/main.c ****       break;
 1686              		.loc 1 302 16 view .LVU555
 1687 01ae DA64     		str	r2, [r3, #76]	@ float
 303:Core/Src/main.c **** 
 1688              		.loc 1 303 7 is_stmt 1 view .LVU556
 1689              	.L90:
 218:Core/Src/main.c ****   {
 1690              		.loc 1 218 3 view .LVU557
 220:Core/Src/main.c ****     {
 1691              		.loc 1 220 5 view .LVU558
 1692 01b0 144B     		ldr	r3, .L107+36
 1693 01b2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1694 01b4 013B     		subs	r3, r3, #1
 1695 01b6 042B     		cmp	r3, #4
 1696 01b8 FAD8     		bhi	.L90
 1697 01ba 01A2     		adr	r2, .L92
 1698 01bc 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1699              		.p2align 2
 1700              	.L92:
 1701 01c0 53000000 		.word	.L96+1
 1702 01c4 B1000000 		.word	.L95+1
 1703 01c8 19010000 		.word	.L94+1
 1704 01cc 87010000 		.word	.L93+1
 1705 01d0 D5010000 		.word	.L91+1
 1706              		.p2align 1
 1707              	.L91:
 306:Core/Src/main.c ****       break;
 1708              		.loc 1 306 7 view .LVU559
 1709 01d4 0949     		ldr	r1, .L107+28
 1710 01d6 0848     		ldr	r0, .L107+24
 1711 01d8 FFF7FEFF 		bl	drawLine
 1712              	.LVL82:
 307:Core/Src/main.c **** 
 1713              		.loc 1 307 7 view .LVU560
 1714 01dc E8E7     		b	.L90
 1715              	.L108:
 1716 01de 00BF     		.align	2
 1717              	.L107:
 1718 01e0 00000000 		.word	.LANCHOR4
 1719 01e4 00000000 		.word	.LANCHOR3
 1720 01e8 00000000 		.word	.LANCHOR6
 1721 01ec 00000000 		.word	.LANCHOR9
 1722 01f0 00000000 		.word	.LANCHOR8
 1723 01f4 00000000 		.word	.LANCHOR7
 1724 01f8 00000000 		.word	.LANCHOR0
 1725 01fc 00000000 		.word	.LANCHOR1
 1726 0200 00000000 		.word	.LANCHOR2
 1727 0204 00000000 		.word	.LANCHOR5
 1728 0208 00002041 		.word	1092616192
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 54


 1729 020c 00000000 		.word	.LANCHOR10
 1730              		.cfi_endproc
 1731              	.LFE71:
 1733              		.global	drill_status
 1734              		.global	Mode
 1735              		.global	x_axis
 1736              		.global	z_axis
 1737              		.global	y_axis
 1738              		.global	data
 1739              		.global	huart2
 1740              		.global	htim4
 1741              		.global	htim3
 1742              		.global	htim2
 1743              		.global	htim1
 1744              		.section	.bss.Mode,"aw",%nobits
 1745              		.set	.LANCHOR5,. + 0
 1748              	Mode:
 1749 0000 00       		.space	1
 1750              		.section	.bss.data,"aw",%nobits
 1751              		.align	2
 1752              		.set	.LANCHOR4,. + 0
 1755              	data:
 1756 0000 00000000 		.space	23
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1756      00000000 
 1757              		.section	.bss.drill_status,"aw",%nobits
 1758              		.set	.LANCHOR10,. + 0
 1761              	drill_status:
 1762 0000 00       		.space	1
 1763              		.section	.bss.htim1,"aw",%nobits
 1764              		.align	2
 1765              		.set	.LANCHOR9,. + 0
 1768              	htim1:
 1769 0000 00000000 		.space	72
 1769      00000000 
 1769      00000000 
 1769      00000000 
 1769      00000000 
 1770              		.section	.bss.htim2,"aw",%nobits
 1771              		.align	2
 1772              		.set	.LANCHOR8,. + 0
 1775              	htim2:
 1776 0000 00000000 		.space	72
 1776      00000000 
 1776      00000000 
 1776      00000000 
 1776      00000000 
 1777              		.section	.bss.htim3,"aw",%nobits
 1778              		.align	2
 1779              		.set	.LANCHOR6,. + 0
 1782              	htim3:
 1783 0000 00000000 		.space	72
 1783      00000000 
 1783      00000000 
 1783      00000000 
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 55


 1783      00000000 
 1784              		.section	.bss.htim4,"aw",%nobits
 1785              		.align	2
 1786              		.set	.LANCHOR7,. + 0
 1789              	htim4:
 1790 0000 00000000 		.space	72
 1790      00000000 
 1790      00000000 
 1790      00000000 
 1790      00000000 
 1791              		.section	.bss.huart2,"aw",%nobits
 1792              		.align	2
 1793              		.set	.LANCHOR3,. + 0
 1796              	huart2:
 1797 0000 00000000 		.space	68
 1797      00000000 
 1797      00000000 
 1797      00000000 
 1797      00000000 
 1798              		.section	.bss.x_axis,"aw",%nobits
 1799              		.align	2
 1800              		.set	.LANCHOR0,. + 0
 1803              	x_axis:
 1804 0000 00000000 		.space	84
 1804      00000000 
 1804      00000000 
 1804      00000000 
 1804      00000000 
 1805              		.section	.bss.y_axis,"aw",%nobits
 1806              		.align	2
 1807              		.set	.LANCHOR1,. + 0
 1810              	y_axis:
 1811 0000 00000000 		.space	84
 1811      00000000 
 1811      00000000 
 1811      00000000 
 1811      00000000 
 1812              		.section	.bss.z_axis,"aw",%nobits
 1813              		.align	2
 1814              		.set	.LANCHOR2,. + 0
 1817              	z_axis:
 1818 0000 00000000 		.space	84
 1818      00000000 
 1818      00000000 
 1818      00000000 
 1818      00000000 
 1819              		.text
 1820              	.Letext0:
 1821              		.file 3 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 1822              		.file 4 "e:\\project\\program\\vscode\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 1823              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1824              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1825              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1826              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1827              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1828              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1829              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 56


 1830              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1831              		.file 13 "Lib/Inc/MyStruct.h"
 1832              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1833              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1834              		.file 16 "Core/Inc/main.h"
 1835              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1836              		.file 18 "Lib/Inc/MotorControl.h"
 1837              		.file 19 "<built-in>"
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 57


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:182    .text.MX_GPIO_Init:000000bc $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:190    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:196    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:292    .text.HAL_GPIO_EXTI_Callback:0000005c $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:299    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:305    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:388    .text.HAL_UART_RxCpltCallback:00000048 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:398    .text.axisInit:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:404    .text.axisInit:00000000 axisInit
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:551    .text.axisInit:00000090 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:572    .text.Error_Handler:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:578    .text.Error_Handler:00000000 Error_Handler
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:610    .text.MX_TIM1_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:615    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:723    .text.MX_TIM1_Init:0000005c $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:729    .text.MX_TIM2_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:734    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:839    .text.MX_TIM2_Init:0000005c $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:844    .text.MX_TIM3_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:849    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1044   .text.MX_TIM3_Init:000000d0 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1050   .text.MX_TIM4_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1055   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1160   .text.MX_TIM4_Init:00000058 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1166   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1171   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1226   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1232   .text.SystemClock_Config:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1238   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1343   .text.main:00000000 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1349   .text.main:00000000 main
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1701   .text.main:000001c0 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1706   .text.main:000001d4 $t
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1718   .text.main:000001e0 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1761   .bss.drill_status:00000000 drill_status
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1748   .bss.Mode:00000000 Mode
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1803   .bss.x_axis:00000000 x_axis
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1817   .bss.z_axis:00000000 z_axis
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1810   .bss.y_axis:00000000 y_axis
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1755   .bss.data:00000000 data
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1796   .bss.huart2:00000000 huart2
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1789   .bss.htim4:00000000 htim4
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1782   .bss.htim3:00000000 htim3
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1775   .bss.htim2:00000000 htim2
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1768   .bss.htim1:00000000 htim1
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1749   .bss.Mode:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1751   .bss.data:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1762   .bss.drill_status:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1764   .bss.htim1:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1771   .bss.htim2:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1778   .bss.htim3:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1785   .bss.htim4:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1792   .bss.huart2:00000000 $d
ARM GAS  C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s 			page 58


C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1799   .bss.x_axis:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1806   .bss.y_axis:00000000 $d
C:\Users\Chicken\AppData\Local\Temp\cczK5DkB.s:1813   .bss.z_axis:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
PWM
HAL_UART_Receive_IT
ProcessData
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
HOME
move
drawLine
