WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2509479 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5015251 heartbeat IPC: 3.991 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6267693 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6267693 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12977735 heartbeat IPC: 1.256 cumulative IPC: 0.7452 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 29214365 heartbeat IPC: 0.6159 cumulative IPC: 0.6537 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45697679 heartbeat IPC: 0.6067 cumulative IPC: 0.634 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 60472243 heartbeat IPC: 0.6768 cumulative IPC: 0.6457 (Simulation time: 00 hr 04 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 76040787 heartbeat IPC: 0.6423 cumulative IPC: 0.6449 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 92377848 heartbeat IPC: 0.6121 cumulative IPC: 0.6387 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 107387324 heartbeat IPC: 0.6662 cumulative IPC: 0.6428 (Simulation time: 00 hr 07 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 122643196 heartbeat IPC: 0.6555 cumulative IPC: 0.6445 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 139087272 heartbeat IPC: 0.6081 cumulative IPC: 0.64 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 154048536 heartbeat IPC: 0.6684 cumulative IPC: 0.6428 (Simulation time: 00 hr 10 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_50.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 154065619 cumulative IPC: 0.6491 (Simulation time: 00 hr 10 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 154065619 cumulative IPC: 0.6491 (Simulation time: 00 hr 10 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_50.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6491 instructions: 100000001 cycles: 154065619
CPU 0 Branch Prediction Accuracy: 75.58% MPKI: 43.15 Average ROB Occupancy at Mispredict: 11.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.1
BRANCH_INDIRECT: 23.9
BRANCH_CONDITIONAL: 12.6
BRANCH_DIRECT_CALL: 2.06
BRANCH_INDIRECT_CALL: 2.07
BRANCH_RETURN: 1.37

LLC TOTAL        ACCESS:    2105079 HIT:    1823393 MISS:     281686
LLC LOAD         ACCESS:    1354848 HIT:    1207315 MISS:     147533
LLC RFO          ACCESS:     272795 HIT:     174279 MISS:      98516
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     418813 HIT:     418229 MISS:        584
LLC TRANSLATION  ACCESS:      58623 HIT:      23570 MISS:      35053
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 296.9 cycles
cpu0_DTLB TOTAL        ACCESS:   24215137 HIT:   23590208 MISS:     624929
cpu0_DTLB LOAD         ACCESS:   24215137 HIT:   23590208 MISS:     624929
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.89 cycles
cpu0_ITLB TOTAL        ACCESS:    5899964 HIT:    5087358 MISS:     812606
cpu0_ITLB LOAD         ACCESS:    5899964 HIT:    5087358 MISS:     812606
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.006 cycles
cpu0_L1D TOTAL        ACCESS:   30464588 HIT:   28186640 MISS:    2277948
cpu0_L1D LOAD         ACCESS:   20429242 HIT:   19247413 MISS:    1181829
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9968330 HIT:    8936889 MISS:    1031441
cpu0_L1D TRANSLATION  ACCESS:      67016 HIT:       2338 MISS:      64678
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.39 cycles
cpu0_L1I TOTAL        ACCESS:    6583591 HIT:    3550698 MISS:    3032893
cpu0_L1I LOAD         ACCESS:    6583591 HIT:    3550698 MISS:    3032893
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15 cycles
cpu0_L2C TOTAL        ACCESS:    4601934 HIT:    2911547 MISS:    1690387
cpu0_L2C LOAD         ACCESS:    3449221 HIT:    2094373 MISS:    1354848
cpu0_L2C RFO          ACCESS:     416394 HIT:     143599 MISS:     272795
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     672057 HIT:     667936 MISS:       4121
cpu0_L2C TRANSLATION  ACCESS:      64262 HIT:       5639 MISS:      58623
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 69.59 cycles
cpu0_STLB TOTAL        ACCESS:     938606 HIT:     895523 MISS:      43083
cpu0_STLB LOAD         ACCESS:     938606 HIT:     895523 MISS:      43083
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 206.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      87285
  ROW_BUFFER_MISS:     193808
 AVG DBUS CONGESTED CYCLE: 3.955
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      27298
  FULL:     120844
