m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/mousa/Documents/CCEC/Computer Archit/Modelsim/LabExam
Ealu
w1653315983
Z0 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z1 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
Z2 dD:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture
8D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd
FD:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd
l0
L4 1
VX;:dWQe4I=Rij4bGkIkDV0
!s100 lUQBJ4iOo4bej6Ef[6eUi2
Z3 OV;C;2020.1;71
32
Z4 !s110 1653335878
!i10b 1
Z5 !s108 1653335878.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd|
!s107 D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd|
!i113 1
Z6 o-work work -2002 -explicit
Z7 tExplicit 1 CvgOpt 0
Ebuf
Z8 w1653335844
R0
R1
!i122 3
R2
Z9 8D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/Reg.vhd
Z10 FD:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/Reg.vhd
l0
L4 1
VEV`^5@^S0Xm5B<UzZi]TU0
!s100 P`T_KEb:Jn`C1BTGQU@EO1
R3
32
Z11 !s110 1653335879
!i10b 1
Z12 !s108 1653335879.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/Reg.vhd|
Z14 !s107 D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/Reg.vhd|
!i113 1
R6
R7
Abuf_arch
R0
R1
DEx4 work 3 buf 0 22 EV`^5@^S0Xm5B<UzZi]TU0
!i122 3
l18
L17 21
V@970LNnfLR;fG9fWT=`g`2
!s100 Y3FK]G;EK_VH5F7EFWYHd0
R3
32
R11
!i10b 1
R12
R13
R14
!i113 1
R6
R7
Eexecutestage
w1653335813
R0
R1
!i122 2
R2
8D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd
FD:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd
l0
L4 1
Vo6Fz2IRk9Khcg^@YoEFRJ2
!s100 f=m1<fV<TiJX^2RZGL42F0
R3
32
R4
!i10b 1
R5
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd|
!s107 D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd|
!i113 1
R6
R7
Ereg
Z15 w1653336168
R0
R1
!i122 5
R2
R9
R10
l0
L4 1
V^:zEmNZinhBLYUB0emoZP0
!s100 g^b@=29XN<6[F]hQ6RhkP1
R3
32
Z16 !s110 1653336173
!i10b 1
Z17 !s108 1653336173.000000
R13
R14
!i113 1
R6
R7
Aregarch
R0
R1
DEx4 work 3 reg 0 22 ^:zEmNZinhBLYUB0emoZP0
!i122 5
l14
L13 11
VXFJQWfeES;XU^6cM7fi]]1
!s100 ;bVARFg[]@Wo8:K7HA?7Q1
R3
32
R16
!i10b 1
R17
R13
R14
!i113 1
R6
R7
