Model {
  Name			  "untitled"
  Version		  7.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.13"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  UserBdParams		  "PhysicalModelingChecksum;PhysicalModelingParameterChecksum;PhysicalModelingProducts"
  PhysicalModelingChecksum "3660909717"
  PhysicalModelingParameterChecksum "193499658"
  PhysicalModelingProducts "Simscape"
  Created		  "Tue Nov 06 08:43:23 2012"
  Creator		  "USUARIO"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "davito"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Nov 12 15:13:49 2012"
  RTWModifiedTimeStamp	  274634028
  ModelVersionFormat	  "1.%<AutoIncrement:13>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "1.4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	SSC.SimscapeCC {
	  $ObjectID		  13
	  Version		  "1.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "Name"
	    PropName		    "DisabledProps"
	  }
	  Name			  "Simscape"
	  EditingMode		  "Full"
	  ExplicitSolverDiagnosticOptions "warning"
	  InputDerivativeDiagnosticOptions "warning"
	  SimscapeLogType	  "none"
	  SimscapeLogName	  "simlog"
	  SimscapeLogLimitData	  on
	  SimscapeLogDataHistory  5000
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 0, 27, 914, 566 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
  }
  System {
    Name		    "untitled"
    Location		    [0, 75, 1366, 768]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    113
    Block {
      BlockType		      Reference
      Name		      "Capacitor"
      SID		      15
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [525, 500, 565, 540]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Capacitor"
      SourceType	      "Capacitor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "capacitor"
      SchemaVersion	      "1"
      c			      "10e-6"
      c_unit		      "F"
      v0		      "0"
      v0_unit		      "V"
      r			      "1e-6"
      r_unit		      "Ohm"
      g			      "0"
      g_unit		      "1/Ohm"
      i_Log		      "off"
      v_Log		      "off"
      vc_Log		      "off"
      LocalVarNames	      "|i|v|vc"
      LocalVarDescs	      "|i|v|Internal variable for voltage across capacitor term"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Capacitor1"
      SID		      26
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [385, 675, 425, 715]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Capacitor"
      SourceType	      "Capacitor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "capacitor"
      SchemaVersion	      "1"
      c			      "10e-6"
      c_unit		      "F"
      v0		      "0"
      v0_unit		      "V"
      r			      "1e-6"
      r_unit		      "Ohm"
      g			      "0"
      g_unit		      "1/Ohm"
      i_Log		      "off"
      v_Log		      "off"
      vc_Log		      "off"
      LocalVarNames	      "|i|v|vc"
      LocalVarDescs	      "|i|v|Internal variable for voltage across capacitor term"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Capacitor2"
      SID		      39
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1005, 470, 1045, 510]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Capacitor"
      SourceType	      "Capacitor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "capacitor"
      SchemaVersion	      "1"
      c			      "10.97e-06"
      c_unit		      "F"
      v0		      "0"
      v0_unit		      "V"
      r			      "1e-06"
      r_unit		      "Ohm"
      g			      "0"
      g_unit		      "1/Ohm"
      i_Log		      "off"
      v_Log		      "off"
      vc_Log		      "off"
      LocalVarNames	      "|i|v|vc"
      LocalVarDescs	      "|i|v|Internal variable for voltage across capacitor term"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Capacitor3"
      SID		      40
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [975, 605, 1015, 645]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Capacitor"
      SourceType	      "Capacitor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "capacitor"
      SchemaVersion	      "1"
      c			      "10.49e-06"
      c_unit		      "F"
      v0		      "0"
      v0_unit		      "V"
      r			      "1e-06"
      r_unit		      "Ohm"
      g			      "0"
      g_unit		      "1/Ohm"
      i_Log		      "off"
      v_Log		      "off"
      vc_Log		      "off"
      LocalVarNames	      "|i|v|vc"
      LocalVarDescs	      "|i|v|Internal variable for voltage across capacitor term"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference"
      SID		      16
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [335, 430, 375, 470]
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference1"
      SID		      29
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [375, 520, 415, 560]
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference2"
      SID		      30
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [385, 635, 425, 675]
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference3"
      SID		      31
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [625, 520, 665, 560]
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference4"
      SID		      37
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [230, 390, 270, 430]
      BlockRotation	      90
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Elecrical Reference5"
      SID		      73
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [130, 655, 170, 695]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Electrical Refence1"
      SID		      41
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [1010, 735, 1050, 775]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Electrical Reference2"
      SID		      42
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [1145, 710, 1185, 750]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Electrical Reference3"
      SID		      43
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [975, 650, 1015, 690]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Electrical Reference"
      SourceType	      "Electrical Reference"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "reference"
      SchemaVersion	      "1"
      i_Log		      "off"
      LocalVarNames	      "|i"
      LocalVarDescs	      "|i"
      LocalVarLogging	      "0"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      9
      Ports		      [2, 1]
      Position		      [470, 146, 475, 184]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      113
      Ports		      [2, 1]
      Position		      [1320, 716, 1325, 754]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp"
      SID		      13
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [535, 458, 575, 487]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp1"
      SID		      17
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [535, 553, 575, 582]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp2"
      SID		      18
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [535, 673, 575, 702]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp3"
      SID		      27
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [740, 548, 780, 577]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp4"
      SID		      32
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [265, 543, 305, 572]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Op-Amp5"
      SID		      44
      Ports		      [0, 0, 0, 0, 0, 2, 1]
      Position		      [1065, 552, 1105, 583]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Op-Amp"
      SourceType	      "Op-Amp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "op_amp"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      outI_Log		      "off"
      LocalVarNames	      "|i1|v1|outI"
      LocalVarDescs	      "|i1|v1|outI"
      LocalVarLogging	      "[0 0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "PS-Simulink\nConverter"
      SID		      45
      Ports		      [0, 1, 0, 0, 0, 1]
      Position		      [1180, 745, 1210, 775]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeUtilDlgSource"
      SourceBlock	      "nesl_utility/PS-Simulink\nConverter"
      SourceType	      "PS-Simulink\nConverter"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhysicalDomain	      "network_engine_domain"
      LeftPortType	      "input"
      RightPortType	      "output"
      SubClassName	      "ps_output"
      Unit		      "1"
      AffineConversion	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor"
      SID		      14
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [440, 466, 480, 494]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor1"
      SID		      19
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [535, 411, 575, 439]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "946.829"
      R_unit		      "Ohm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor10"
      SID		      34
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [180, 596, 220, 624]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor11"
      SID		      35
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [170, 536, 210, 564]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor12"
      SID		      36
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [236, 470, 264, 510]
      BlockRotation	      270
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor13"
      SID		      46
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [845, 551, 885, 579]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "10.04"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor14"
      SID		      47
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [935, 551, 975, 579]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "10.03"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor15"
      SID		      48
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1065, 611, 1105, 639]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "4.61"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor16"
      SID		      49
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1016, 675, 1044, 715]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "4.72"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor2"
      SID		      20
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [625, 461, 665, 489]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor3"
      SID		      21
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [435, 561, 475, 589]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "15239.9"
      R_unit		      "Ohm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor4"
      SID		      22
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [625, 556, 665, 584]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor5"
      SID		      23
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [625, 676, 665, 704]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor6"
      SID		      24
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [535, 626, 575, 654]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "6315.5"
      R_unit		      "Ohm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor7"
      SID		      25
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [450, 681, 490, 709]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor8"
      SID		      28
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [740, 596, 780, 624]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Reference
      Name		      "Resistor9"
      SID		      33
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [265, 596, 305, 624]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Elements/Resistor"
      SourceType	      "Resistor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "resistor"
      SchemaVersion	      "1"
      R			      "1"
      R_unit		      "kOhm"
      i_Log		      "off"
      v_Log		      "off"
      LocalVarNames	      "|i|v"
      LocalVarDescs	      "|i|v"
      LocalVarLogging	      "[0 0]"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      1
      Ports		      [1]
      Position		      [515, 149, 545, 181]
      Floating		      off
      Location		      [1, 76, 1367, 767]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      11
      Ports		      [1]
      Position		      [304, 15, 336, 45]
      BlockRotation	      270
      Floating		      off
      Location		      [1, 76, 1367, 767]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      SID		      74
      Ports		      [1]
      Position		      [1360, 719, 1390, 751]
      Floating		      off
      Location		      [1, 76, 1367, 767]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Solver\nConfiguration"
      SID		      71
      Ports		      [0, 0, 0, 0, 0, 0, 1]
      Position		      [80, 604, 125, 636]
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeUtilDlgSource"
      SourceBlock	      "nesl_utility/Solver\nConfiguration"
      SourceType	      "Solver\nConfiguration"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhysicalDomain	      "network_engine_domain"
      LeftPortType	      "input"
      RightPortType	      "generic"
      SubClassName	      "solver"
      Accelerate	      off
      Profile		      off
      ResidualTolerance	      "1e-9"
      MaxNonlinIter	      "12"
      MaxModeIter	      "2"
      DoFixedCost	      off
      UseLocalSampling	      off
      DoDC		      off
      LinearAlgebra	      "Sparse"
      LocalSolverSampleTime   ".001"
      LocalSolverChoice	      "NE_BACKWARD_EULER_ADVANCER"
      UseLocalSolver	      off
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      SID		      2
      Position		      [35, 120, 65, 150]
      Time		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step2"
      SID		      112
      Position		      [20, 480, 50, 510]
      Time		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      65
      Ports		      [1, 0, 0, 0, 0, 1, 1]
      Position		      [90, 480, 130, 540]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[170, 422, 538, 631]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  66
	  Position		  [25, 123, 55, 137]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Voltage\nSource1"
	  SID			  67
	  Ports			  [0, 0, 0, 0, 0, 1, 2]
	  Position		  [160, 65, 200, 105]
	  BlockRotation		  270
	  BlockMirror		  on
	  LibraryVersion	  "1.1"
	  DialogController	  "NetworkEngine.DynNeDlgSource"
	  SourceBlock		  "fl_lib/Electrical/Electrical Sources/Controlled Voltage\nSource"
	  SourceType		  "Controlled Voltage\nSource"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ClassName		  "controlled_voltage"
	  SchemaVersion		  "1"
	  i_Log			  "off"
	  v_Log			  "off"
	  LocalVarNames		  "|i|v"
	  LocalVarDescs		  "|i|v"
	  LocalVarLogging	  "[0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulink-PS\nConverter"
	  SID			  68
	  Ports			  [1, 0, 0, 0, 0, 0, 1]
	  Position		  [80, 114, 110, 146]
	  LibraryVersion	  "1.1"
	  DialogController	  "NetworkEngine.DynNeUtilDlgSource"
	  SourceBlock		  "nesl_utility/Simulink-PS\nConverter"
	  SourceType		  "Simulink-PS\nConverter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhysicalDomain	  "network_engine_domain"
	  LeftPortType		  "input"
	  RightPortType		  "output"
	  SubClassName		  "ps_input"
	  Unit			  "1"
	  AffineConversion	  off
	  InputFilterTimeConstant ".001"
	  UdotUserProvided	  "0"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn1"
	  SID			  69
	  Position		  [165, 25, 195, 40]
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn2"
	  SID			  70
	  Position		  [175, 130, 205, 145]
	  BlockRotation		  270
	  Port			  "2"
	  Side			  "Right"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Simulink-PS\nConverter"
	  SrcPort		  RConn1
	  Points		  [45, 0]
	  DstBlock		  "Controlled Voltage\nSource1"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn1"
	  SrcPort		  RConn1
	  DstBlock		  "Controlled Voltage\nSource1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Conn2"
	  SrcPort		  RConn1
	  DstBlock		  "Controlled Voltage\nSource1"
	  DstPort		  RConn2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Simulink-PS\nConverter"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      3
      Ports		      [2, 1]
      Position		      [90, 125, 110, 145]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+-"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      4
      Ports		      [3, 1]
      Position		      [285, 120, 305, 140]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+++"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn1"
      SID		      5
      Position		      [340, 99, 420, 161]
      Numerator		      "[200]"
      Denominator	      "[1 10 100]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn2"
      SID		      6
      Position		      [185, 62, 245, 98]
      Numerator		      "[0.946829]"
      Denominator	      "[1]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn3"
      SID		      7
      Position		      [185, 202, 245, 238]
      Numerator		      "[0.063155 0]"
      Denominator	      "[0.01 1]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn4"
      SID		      8
      Position		      [170, 117, 245, 173]
      Denominator	      "[0.152399 0]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn5"
      SID		      10
      Position		      [220, 264, 300, 326]
      Numerator		      "[200]"
      Denominator	      "[1 10 100]"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Sensor"
      SID		      51
      Ports		      [0, 0, 0, 0, 0, 1, 2]
      Position		      [1135, 650, 1175, 690]
      BlockRotation	      270
      BlockMirror	      on
      LibraryVersion	      "1.1"
      DialogController	      "NetworkEngine.DynNeDlgSource"
      SourceBlock	      "fl_lib/Electrical/Electrical Sensors/Voltage Sensor"
      SourceType	      "Voltage Sensor"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ClassName		      "voltage"
      SchemaVersion	      "1"
      i1_Log		      "off"
      v1_Log		      "off"
      LocalVarNames	      "|i1|v1"
      LocalVarDescs	      "|i1|v1"
      LocalVarLogging	      "[0 0]"
    }
    Line {
      SrcBlock		      "Transfer Fcn2"
      SrcPort		      1
      Points		      [24, 0]
      DstBlock		      "Sum1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transfer Fcn4"
      SrcPort		      1
      Points		      [10, 0; 0, -3]
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Transfer Fcn3"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Sum1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Transfer Fcn1"
      SrcPort		      1
      Points		      [15, 0; 0, 25]
      Branch {
	Points			[0, 100; -340, 0]
	DstBlock		"Sum"
	DstPort			2
      }
      Branch {
	DstBlock		"Mux"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Sum"
	DstPort			1
      }
      Branch {
	Points			[0, 160]
	DstBlock		"Transfer Fcn5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -10]
	Branch {
	  Points		  [0, -45]
	  DstBlock		  "Transfer Fcn2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 20]
	  DstBlock		  "Transfer Fcn4"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 85]
	DstBlock		"Transfer Fcn3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Transfer Fcn1"
	DstPort			1
      }
      Branch {
	DstBlock		"Scope2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Transfer Fcn5"
      SrcPort		      1
      Points		      [150, 0]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp"
      SrcPort		      LConn2
      Points		      [-20, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -55]
	DstBlock		"Resistor1"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp1"
      SrcPort		      LConn2
      Points		      [-5, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor3"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[-5, 0]
	DstBlock		"Capacitor"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp2"
      SrcPort		      LConn2
      Points		      [-10, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor7"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -55]
	DstBlock		"Resistor6"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp2"
      SrcPort		      RConn1
      Points		      [10, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor5"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Resistor6"
	SrcPort			RConn1
	Points			[10, 0; 0, 50]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp1"
      SrcPort		      RConn1
      Points		      [10, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor4"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Capacitor"
	SrcPort			RConn1
	Points			[20, 0; 0, 50]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Op-Amp"
      SrcPort		      RConn1
      Points		      [15, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor2"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Resistor1"
	SrcPort			RConn1
	Points			[15, 0; 0, 50]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Capacitor1"
      SrcPort		      RConn1
      DstBlock		      "Resistor7"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Resistor9"
      SrcPort		      RConn1
      Points		      [0, -35]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[15, 0; 10, 0]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Capacitor1"
	  SrcPort		  LConn1
	  Points		  [-25, 0; 0, -120]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "Resistor3"
	  DstPort		  LConn1
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  Points		  [0, -95]
	  DstBlock		  "Resistor"
	  DstPort		  LConn1
	}
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Op-Amp4"
	SrcPort			RConn1
	Points			[0, 15]
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [690, 570; 25, 0]
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Resistor5"
	SrcPort			RConn1
	Points			[10, 0; 0, -120]
      }
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"Resistor4"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Resistor2"
	SrcPort			RConn1
	Points			[10, 0; 0, 95]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Op-Amp3"
	DstPort			LConn2
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 40]
	DstBlock		"Resistor8"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Resistor8"
      SrcPort		      RConn1
      Points		      [10, 0; 0, -45]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Op-Amp3"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor13"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Elecrical Reference"
      SrcPort		      LConn1
      Points		      [125, 0; 0, 15]
      DstBlock		      "Op-Amp"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Elecrical Reference2"
      SrcPort		      LConn1
      Points		      [75, 0; 0, 25]
      DstBlock		      "Op-Amp2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Elecrical Reference1"
      SrcPort		      LConn1
      Points		      [0, 20]
      DstBlock		      "Op-Amp1"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Elecrical Reference3"
      SrcPort		      LConn1
      Points		      [40, 0; 0, 15]
      DstBlock		      "Op-Amp3"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Elecrical Reference4"
      SrcPort		      LConn1
      DstBlock		      "Resistor12"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Resistor11"
      SrcPort		      RConn1
      Points		      [20, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Op-Amp4"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[5, 0]
	DstBlock		"Resistor12"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Resistor9"
      SrcPort		      LConn1
      Points		      [-15, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Resistor10"
	DstPort			RConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -45]
	DstBlock		"Op-Amp4"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [905, 565; 0, -75; 85, 0]
      DstBlock		      "Capacitor2"
      DstPort		      LConn1
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Resistor14"
	SrcPort			LConn1
	Points			[-15, 0]
      }
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"Resistor13"
	DstPort			RConn1
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [1030, 625; 0, -50; 20, 0]
      DstBlock		      "Op-Amp5"
      DstPort		      LConn2
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Resistor16"
	SrcPort			LConn1
	Points			[0, -35]
      }
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"Resistor15"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [995, 565; 0, 25]
      DstBlock		      "Capacitor3"
      DstPort		      LConn1
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Resistor14"
	SrcPort			RConn1
	Points			[5, 0]
      }
      Branch {
	ConnectType		"SRC_SRC"
	Points			[55, 0]
	DstBlock		"Op-Amp5"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      Points		      [1130, 570; 25, 0]
      Branch {
	ConnectType		"SRC_SRC"
	Points			[5, 0]
	Branch {
	  ConnectType		  "DEST_SRC"
	  Points		  [0, 55]
	  DstBlock		  "Resistor15"
	  DstPort		  RConn1
	}
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Capacitor2"
	  SrcPort		  RConn1
	  Points		  [75, 0; 0, 80]
	}
      }
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Op-Amp5"
	SrcPort			RConn1
	Points			[10, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Voltage Sensor"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Labels			[2, 0]
	Points			[0, -185; -1080, 0; 0, 225]
	DstBlock		"Resistor10"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Electrical Reference3"
      SrcPort		      LConn1
      DstBlock		      "Capacitor3"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Electrical Refence1"
      SrcPort		      LConn1
      DstBlock		      "Resistor16"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage Sensor"
      SrcPort		      RConn2
      DstBlock		      "Electrical Reference2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage Sensor"
      SrcPort		      RConn1
      Points		      [0, 55]
      DstBlock		      "PS-Simulink\nConverter"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      Points		      [150, 620; 0, -110; -5, 0]
      DstBlock		      "Subsystem"
      DstPort		      RConn1
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"Elecrical Reference5"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Solver\nConfiguration"
	SrcPort			RConn1
	Points			[10, 0]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Subsystem"
      SrcPort		      LConn1
      Points		      [-5, 0; 0, 25]
      DstBlock		      "Resistor11"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "Step2"
      SrcPort		      1
      DstBlock		      "Subsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PS-Simulink\nConverter"
      SrcPort		      1
      Points		      [90, 0]
      DstBlock		      "Mux2"
      DstPort		      2
    }
  }
}
