{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734858089287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734858089287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 14:31:29 2024 " "Processing started: Sun Dec 22 14:31:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734858089287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858089287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858089287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734858089476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734858089476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm.v 1 1 " "Found 1 design units, including 1 entities, in source file esm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM " "Found entity 1: ESM" {  } { { "ESM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_ida.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_ida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IDA " "Found entity 1: ESM_core_IDA" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_iim.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_iim.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IIM " "Found entity 1: ESM_core_IIM" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core " "Found entity 1: ESM_core" {  } { { "ESM_core.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irt.v 1 1 " "Found 1 design units, including 1 entities, in source file irt.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRT " "Found entity 1: IRT" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prng.v 1 1 " "Found 1 design units, including 1 entities, in source file prng.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRNG " "Found entity 1: PRNG" {  } { { "PRNG.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/PRNG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Buffer " "Found entity 1: Instr_Buffer" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858095682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ESM " "Elaborating entity \"ESM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734858095713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Buffer Instr_Buffer:buffer " "Elaborating entity \"Instr_Buffer\" for hierarchy \"Instr_Buffer:buffer\"" {  } { { "ESM.v" "buffer" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095713 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Instr_Buffer.v(21) " "Verilog HDL Always Construct warning at Instr_Buffer.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734858095713 "|ESM|Instr_Buffer:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core ESM_core:core " "Elaborating entity \"ESM_core\" for hierarchy \"ESM_core:core\"" {  } { { "ESM.v" "core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IDA ESM_core:core\|ESM_core_IDA:IDA_core " "Elaborating entity \"ESM_core_IDA\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\"" {  } { { "ESM_core.v" "IDA_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ESM_core_IDA.v(17) " "Verilog HDL assignment warning at ESM_core_IDA.v(17): truncated value with size 32 to match size of target (5)" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ESM_core_IDA.v(18) " "Verilog HDL assignment warning at ESM_core_IDA.v(18): truncated value with size 32 to match size of target (5)" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ESM_core_IDA.v(25) " "Verilog HDL Always Construct warning at ESM_core_IDA.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ESM_core_IDA.v(38) " "Verilog HDL assignment warning at ESM_core_IDA.v(38): truncated value with size 32 to match size of target (4)" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRT ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt " "Elaborating entity \"IRT\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt\"" {  } { { "ESM_core_IDA.v" "irt" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095745 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i IRT.v(20) " "Verilog HDL Always Construct warning at IRT.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IRT:irt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IRT.v(47) " "Verilog HDL assignment warning at IRT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IRT:irt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IIM ESM_core:core\|ESM_core_IIM:IIM_core " "Elaborating entity \"ESM_core_IIM\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\"" {  } { { "ESM_core.v" "IIM_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ESM_core_IIM.v(26) " "Verilog HDL assignment warning at ESM_core_IIM.v(26): truncated value with size 32 to match size of target (4)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ESM_core_IIM.v(26) " "Verilog HDL Always Construct warning at ESM_core_IIM.v(26): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ESM_core_IIM.v(27) " "Verilog HDL Always Construct warning at ESM_core_IIM.v(27): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ESM_core_IIM.v(27) " "Verilog HDL assignment warning at ESM_core_IIM.v(27): truncated value with size 32 to match size of target (4)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ESM_core_IIM.v(22) " "Verilog HDL Always Construct warning at ESM_core_IIM.v(22): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ESM_core_IIM.v(41) " "Verilog HDL assignment warning at ESM_core_IIM.v(41): truncated value with size 32 to match size of target (4)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"count\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"count\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"count\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"count\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[15\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[15\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[15\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[15\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[15\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[15\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[15\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[15\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[14\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[14\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[14\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[14\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[14\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[14\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[14\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[14\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[13\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[13\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[13\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[13\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[13\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[13\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[13\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[13\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[12\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[12\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[12\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[12\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[12\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[12\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[12\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[12\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[11\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[11\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[11\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[11\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[11\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[11\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[11\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[11\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[10\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[10\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[10\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[10\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[10\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[10\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[10\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[10\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[9\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[9\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[9\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[9\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[9\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[9\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[9\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[9\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[8\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[8\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[8\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[8\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[8\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[8\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[8\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[8\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[7\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[7\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[7\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[7\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[7\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[7\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[7\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[7\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[6\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[6\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[6\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[6\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[6\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[6\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[6\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[6\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[5\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[5\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[5\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[5\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[5\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[5\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[5\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[5\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[4\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[4\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[4\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[4\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[4\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[4\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[4\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[4\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[3\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[3\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[3\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[3\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[3\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[3\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[3\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[3\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[2\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[2\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[2\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[2\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[2\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[2\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[2\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[2\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[1\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[1\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[1\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[1\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[1\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[1\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[1\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[1\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[0\]\[0\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[0\]\[0\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[0\]\[1\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[0\]\[1\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[0\]\[2\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[0\]\[2\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapping_table\[0\]\[3\] ESM_core_IIM.v(22) " "Inferred latch for \"mapping_table\[0\]\[3\]\" at ESM_core_IIM.v(22)" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRNG ESM_core:core\|ESM_core_IIM:IIM_core\|PRNG:random_num " "Elaborating entity \"PRNG\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|PRNG:random_num\"" {  } { { "ESM_core_IIM.v" "random_num" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858095761 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ESM_core:core\|ESM_core_IIM:IIM_core\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ESM_core:core\|ESM_core_IIM:IIM_core\|Mod0\"" {  } { { "ESM_core_IIM.v" "Mod0" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734858099139 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734858099139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ESM_core:core\|ESM_core_IIM:IIM_core\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ESM_core:core\|ESM_core_IIM:IIM_core\|lpm_divide:Mod0\"" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858099170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ESM_core:core\|ESM_core_IIM:IIM_core\|lpm_divide:Mod0 " "Instantiated megafunction \"ESM_core:core\|ESM_core_IIM:IIM_core\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734858099170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734858099170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734858099170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734858099170 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734858099170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858099186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858099186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858099201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858099201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858099217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858099217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858099264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858099264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734858099296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858099296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[2\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[1\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[0\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list\[15\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[3\] " "Latch ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal ESM_core:core\|ESM_core_IIM:IIM_core\|count\[0\]" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734858099563 ""}  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734858099563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PRNG.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/PRNG.v" 12 -1 0 } } { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 32 -1 0 } } { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734858099579 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1734858099579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734858100882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734858103051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734858103051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4442 " "Implemented 4442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734858103255 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734858103255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4374 " "Implemented 4374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734858103255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734858103255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734858103271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 14:31:43 2024 " "Processing ended: Sun Dec 22 14:31:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734858103271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734858103271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734858103271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734858103271 ""}
