{"vcs1":{"timestamp_begin":1730204574.562658804, "rt":1.91, "ut":0.72, "st":0.30}}
{"vcselab":{"timestamp_begin":1730204576.562460645, "rt":1.47, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1730204578.110058717, "rt":0.41, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730204573.730189448}
{"VCS_COMP_START_TIME": 1730204573.730189448}
{"VCS_COMP_END_TIME": 1730204580.689660651}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333660}}
{"stitch_vcselab": {"peak_mem": 231584}}
