<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Nexys3V6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Enable190.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Hstack.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Nexys3v6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Nexys3v6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Nexys3v6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Nexys3v6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Nexys3v6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Nexys3v6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys3v6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Nexys3v6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Nexys3v6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Nexys3v6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Nexys3v6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Nexys3v6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Nexys3v6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nexys3v6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Nexys3v6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Nexys3v6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Nexys3v6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Nexys3v6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Nexys3v6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Nexys3v6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Nexys3v6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Nexys3v6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Nexys3v6.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys3v6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexys3v6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexys3v6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexys3v6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Nexys3v6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys3v6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys3v6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Nexys3v6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Nexys3v6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys3v6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Nexys3v6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Nexys3v6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Nexys3v6_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexys3v6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="afficheur.vhf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/addsub.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/addsub.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/addsub.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/addsub.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/addsub.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/addsub.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/addsub.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/incdec.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/incdec.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/incdec.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/incdec.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/incdec.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/incdec.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/incdec.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/multiply.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/multiply.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/multiply.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/multiply.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/multiply.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/multiply.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/multiply.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/my_ram.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/my_ram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/my_ram.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/my_ram.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/my_ram.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/my_ram.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/my_ram.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/timer.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/timer.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/timer.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/timer.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/timer.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="masterbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="masterbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="masterbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="mux4x4.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netring.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netring_master.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="pulse.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="regfile.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reset_mem.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="shiftanodes.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478263498" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478263498">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1478264086" xil_pn:in_ck="8076828451033015723" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478264086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BaudClk_adept.vhd"/>
      <outfile xil_pn:name="Funit_lib.vhd"/>
      <outfile xil_pn:name="Hcontrolunit.vhd"/>
      <outfile xil_pn:name="Hmaster.vhd"/>
      <outfile xil_pn:name="Hsalve.vhd"/>
      <outfile xil_pn:name="IPBufO.vhd"/>
      <outfile xil_pn:name="IPTic.vhd"/>
      <outfile xil_pn:name="IPWait.vhd"/>
      <outfile xil_pn:name="IP_Actif.vhd"/>
      <outfile xil_pn:name="IP_Com.vhd"/>
      <outfile xil_pn:name="IP_Led.vhd"/>
      <outfile xil_pn:name="IP_MEcom.vhd"/>
      <outfile xil_pn:name="IP_Put.vhd"/>
      <outfile xil_pn:name="IP_Snum.vhd"/>
      <outfile xil_pn:name="IP_datastack.vhd"/>
      <outfile xil_pn:name="IP_ram.vhd"/>
      <outfile xil_pn:name="IP_regfile.vhd"/>
      <outfile xil_pn:name="IP_switch.vhd"/>
      <outfile xil_pn:name="IPcode.vhd"/>
      <outfile xil_pn:name="IPget.vhd"/>
      <outfile xil_pn:name="IPidentity.vhd"/>
      <outfile xil_pn:name="IPmul16.vhd"/>
      <outfile xil_pn:name="IPsleep.vhd"/>
      <outfile xil_pn:name="IPstack.vhd"/>
      <outfile xil_pn:name="IPwaitBT1.vhd"/>
      <outfile xil_pn:name="Master_tb.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="Mux2x32.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="Nexys3v6.vhd"/>
      <outfile xil_pn:name="QD.vhd"/>
      <outfile xil_pn:name="QDE_1.vhd"/>
      <outfile xil_pn:name="Ram8.vhd"/>
      <outfile xil_pn:name="add_gen.vhd"/>
      <outfile xil_pn:name="arbitre2.vhd"/>
      <outfile xil_pn:name="constant32.vhd"/>
      <outfile xil_pn:name="debounce4.vhd"/>
      <outfile xil_pn:name="dstack.vhd"/>
      <outfile xil_pn:name="homade_opcodes.vhd"/>
      <outfile xil_pn:name="mem_bank_1bit.vhd"/>
      <outfile xil_pn:name="mysr8ce.vhd"/>
      <outfile xil_pn:name="next_count.vhd"/>
      <outfile xil_pn:name="predicat.vhd"/>
      <outfile xil_pn:name="qde.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="reg1c.vhd"/>
      <outfile xil_pn:name="regc.vhd"/>
      <outfile xil_pn:name="returnstack.vhd"/>
      <outfile xil_pn:name="select_in0_save.vhd"/>
      <outfile xil_pn:name="select_out.vhd"/>
      <outfile xil_pn:name="slavedual_prom.vhd"/>
      <outfile xil_pn:name="testmaster.vhd"/>
      <outfile xil_pn:name="uart_dispatch.vhd"/>
      <outfile xil_pn:name="uart_driverV2.vhd"/>
      <outfile xil_pn:name="uart_rx.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478263498" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5698173894760605726" xil_pn:start_ts="1478263498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478263499" xil_pn:in_ck="-3506431301572811977" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6391852737105539168" xil_pn:start_ts="1478263498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hstack.vhf"/>
      <outfile xil_pn:name="netring.vhf"/>
      <outfile xil_pn:name="netring_master.vhf"/>
      <outfile xil_pn:name="pulse.vhf"/>
      <outfile xil_pn:name="regfile.vhf"/>
      <outfile xil_pn:name="reset_mem.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1478263500" xil_pn:in_ck="7499737330313959746" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8096919221819199994" xil_pn:start_ts="1478263499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/addsub.ngc"/>
      <outfile xil_pn:name="ipcore_dir/addsub.vhd"/>
      <outfile xil_pn:name="ipcore_dir/incdec.ngc"/>
      <outfile xil_pn:name="ipcore_dir/incdec.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiply.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiply.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/timer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478264086" xil_pn:in_ck="-4635486578105556336" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478264086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BaudClk_adept.vhd"/>
      <outfile xil_pn:name="Funit_lib.vhd"/>
      <outfile xil_pn:name="Hcontrolunit.vhd"/>
      <outfile xil_pn:name="Hmaster.vhd"/>
      <outfile xil_pn:name="Hsalve.vhd"/>
      <outfile xil_pn:name="Hstack.vhf"/>
      <outfile xil_pn:name="IPBufO.vhd"/>
      <outfile xil_pn:name="IPTic.vhd"/>
      <outfile xil_pn:name="IPWait.vhd"/>
      <outfile xil_pn:name="IP_Actif.vhd"/>
      <outfile xil_pn:name="IP_Com.vhd"/>
      <outfile xil_pn:name="IP_Led.vhd"/>
      <outfile xil_pn:name="IP_MEcom.vhd"/>
      <outfile xil_pn:name="IP_Put.vhd"/>
      <outfile xil_pn:name="IP_Snum.vhd"/>
      <outfile xil_pn:name="IP_datastack.vhd"/>
      <outfile xil_pn:name="IP_ram.vhd"/>
      <outfile xil_pn:name="IP_regfile.vhd"/>
      <outfile xil_pn:name="IP_switch.vhd"/>
      <outfile xil_pn:name="IPcode.vhd"/>
      <outfile xil_pn:name="IPget.vhd"/>
      <outfile xil_pn:name="IPidentity.vhd"/>
      <outfile xil_pn:name="IPmul16.vhd"/>
      <outfile xil_pn:name="IPsleep.vhd"/>
      <outfile xil_pn:name="IPstack.vhd"/>
      <outfile xil_pn:name="IPwaitBT1.vhd"/>
      <outfile xil_pn:name="Master_tb.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="Mux2x32.vhd"/>
      <outfile xil_pn:name="Mux4.vhd"/>
      <outfile xil_pn:name="Nexys3v6.vhd"/>
      <outfile xil_pn:name="QD.vhd"/>
      <outfile xil_pn:name="QDE_1.vhd"/>
      <outfile xil_pn:name="Ram8.vhd"/>
      <outfile xil_pn:name="add_gen.vhd"/>
      <outfile xil_pn:name="arbitre2.vhd"/>
      <outfile xil_pn:name="constant32.vhd"/>
      <outfile xil_pn:name="debounce4.vhd"/>
      <outfile xil_pn:name="dstack.vhd"/>
      <outfile xil_pn:name="homade_opcodes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/addsub.vhd"/>
      <outfile xil_pn:name="ipcore_dir/incdec.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiply.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/timer.vhd"/>
      <outfile xil_pn:name="mem_bank_1bit.vhd"/>
      <outfile xil_pn:name="mysr8ce.vhd"/>
      <outfile xil_pn:name="netring.vhf"/>
      <outfile xil_pn:name="netring_master.vhf"/>
      <outfile xil_pn:name="next_count.vhd"/>
      <outfile xil_pn:name="predicat.vhd"/>
      <outfile xil_pn:name="pulse.vhf"/>
      <outfile xil_pn:name="qde.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="reg1c.vhd"/>
      <outfile xil_pn:name="regc.vhd"/>
      <outfile xil_pn:name="regfile.vhf"/>
      <outfile xil_pn:name="reset_mem.vhf"/>
      <outfile xil_pn:name="returnstack.vhd"/>
      <outfile xil_pn:name="select_in0_save.vhd"/>
      <outfile xil_pn:name="select_out.vhd"/>
      <outfile xil_pn:name="slavedual_prom.vhd"/>
      <outfile xil_pn:name="testmaster.vhd"/>
      <outfile xil_pn:name="uart_dispatch.vhd"/>
      <outfile xil_pn:name="uart_driverV2.vhd"/>
      <outfile xil_pn:name="uart_rx.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478264090" xil_pn:in_ck="-4635486578105556336" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7625244108457399844" xil_pn:start_ts="1478264086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="masterbench_beh.prj"/>
      <outfile xil_pn:name="masterbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478264090" xil_pn:in_ck="-1707340635825563717" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6792499724350326225" xil_pn:start_ts="1478264090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="masterbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1478261827" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478261827">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261828" xil_pn:in_ck="-3506431301572811977" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5210583560164600791" xil_pn:start_ts="1478261827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Enable190.vhf"/>
      <outfile xil_pn:name="Hstack.vhf"/>
      <outfile xil_pn:name="afficheur.vhf"/>
      <outfile xil_pn:name="mux4x4.vhf"/>
      <outfile xil_pn:name="netring.vhf"/>
      <outfile xil_pn:name="netring_master.vhf"/>
      <outfile xil_pn:name="pulse.vhf"/>
      <outfile xil_pn:name="regfile.vhf"/>
      <outfile xil_pn:name="reset_mem.vhf"/>
      <outfile xil_pn:name="shiftanodes.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1478261829" xil_pn:in_ck="7499737330313959746" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8096919221819199994" xil_pn:start_ts="1478261828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/addsub.ngc"/>
      <outfile xil_pn:name="ipcore_dir/addsub.vhd"/>
      <outfile xil_pn:name="ipcore_dir/incdec.ngc"/>
      <outfile xil_pn:name="ipcore_dir/incdec.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiply.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiply.vhd"/>
      <outfile xil_pn:name="ipcore_dir/my_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/timer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478261829" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478261829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261829" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8134425672798251353" xil_pn:start_ts="1478261829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261829" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1478261829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261829" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="399714063697466512" xil_pn:start_ts="1478261829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261848" xil_pn:in_ck="-7266222317157676729" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3119328040031784863" xil_pn:start_ts="1478261829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexys3v6.lso"/>
      <outfile xil_pn:name="Nexys3v6.ngc"/>
      <outfile xil_pn:name="Nexys3v6.ngr"/>
      <outfile xil_pn:name="Nexys3v6.prj"/>
      <outfile xil_pn:name="Nexys3v6.stx"/>
      <outfile xil_pn:name="Nexys3v6.syr"/>
      <outfile xil_pn:name="Nexys3v6.xst"/>
      <outfile xil_pn:name="Nexys3v6_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478261848" xil_pn:in_ck="3767418097412214" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4184078888157145234" xil_pn:start_ts="1478261848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478261854" xil_pn:in_ck="-7662254951360346140" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8466373465020329071" xil_pn:start_ts="1478261848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexys3v6.bld"/>
      <outfile xil_pn:name="Nexys3v6.ngd"/>
      <outfile xil_pn:name="Nexys3v6_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478261875" xil_pn:in_ck="-124128335255163757" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1478261854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexys3v6.pcf"/>
      <outfile xil_pn:name="Nexys3v6_map.map"/>
      <outfile xil_pn:name="Nexys3v6_map.mrp"/>
      <outfile xil_pn:name="Nexys3v6_map.ncd"/>
      <outfile xil_pn:name="Nexys3v6_map.ngm"/>
      <outfile xil_pn:name="Nexys3v6_map.xrpt"/>
      <outfile xil_pn:name="Nexys3v6_summary.xml"/>
      <outfile xil_pn:name="Nexys3v6_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478261901" xil_pn:in_ck="-1381763850042536660" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1478261875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexys3v6.ncd"/>
      <outfile xil_pn:name="Nexys3v6.pad"/>
      <outfile xil_pn:name="Nexys3v6.par"/>
      <outfile xil_pn:name="Nexys3v6.ptwx"/>
      <outfile xil_pn:name="Nexys3v6.unroutes"/>
      <outfile xil_pn:name="Nexys3v6.xpi"/>
      <outfile xil_pn:name="Nexys3v6_pad.csv"/>
      <outfile xil_pn:name="Nexys3v6_pad.txt"/>
      <outfile xil_pn:name="Nexys3v6_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478261914" xil_pn:in_ck="4102718310823043737" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="294979196767144184" xil_pn:start_ts="1478261901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexys3v6.bgn"/>
      <outfile xil_pn:name="Nexys3v6.bit"/>
      <outfile xil_pn:name="Nexys3v6.drc"/>
      <outfile xil_pn:name="Nexys3v6.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478261901" xil_pn:in_ck="-124128335255163889" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1478261894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexys3v6.twr"/>
      <outfile xil_pn:name="Nexys3v6.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
