// Seed: 2445515026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    input wire id_0,
    input tri id_1,
    input tri _id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input supply1 id_6
);
  logic [id_2 : 1] id_8;
  nand primCall (id_4, id_1, id_6, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6
);
  integer id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
