timestamp 1733185569
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use pg_gen_optimized_unrouted pg_gen_optimized_unrouted_0 1 0 4 0 1 1
use cla_gen_cmos_unrouted cla_gen_cmos_unrouted_0 1 0 261 0 1 -85
use sum_gen_optimized_unrouted sum_gen_optimized_unrouted_0 1 0 711 0 1 1
node "S2" 5 1093.36 756 33 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1164 592 25 20
node "S1" 2 140.17 808 33 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 352 184 0 0 0 0 25 20
node "m3_476_n169#" 2 211.848 476 -169 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 50 40
node "m3_584_n130#" 5 308.304 584 -130 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 988 502 0 0 0 0 50 40
node "m3_405_n169#" 4 271.81 405 -169 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 704 360 0 0 0 0 50 40
node "m3_538_n80#" 6 308.333 538 -80 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1168 592 0 0 0 0 50 40
node "m3_331_n169#" 5 325.493 331 -169 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 964 490 0 0 0 0 50 40
node "S3" 4 199.238 806 167 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 720 368 0 0 0 0 25 20
node "m3_595_331#" 9 502.133 595 331 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1764 890 0 0 0 0 50 40
node "B0" 3 1390.54 168 -68 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 504 260 0 0 0 0 0 0 0 0
node "B1" 3 1583.4 80 -68 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 608 312 0 0 0 0 0 0 0 0
node "B2" 5 2485.05 -69 -53 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 900 458 0 0 0 0 0 0 0 0
node "B3" 2 926.208 -69 35 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0
node "m2_32_39#" 0 42.3756 32 39 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 8 0 0 0 0 0 0 0 0
node "C0" 27 13571.9 203 -226 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5316 2666 0 0 0 0 0 0 125 100
node "m1_494_n253#" 1 197.537 494 -253 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232 124 0 0 0 0 0 0 0 0 0 0
node "m1_464_n235#" 1 151.79 464 -235 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176 96 0 0 0 0 0 0 0 0 0 0
node "m1_303_n235#" 3 521.029 303 -235 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 628 322 0 0 0 0 0 0 0 0 0 0
node "m1_223_n286#" 2 321.706 223 -286 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384 200 0 0 0 0 0 0 0 0 0 0
node "m1_678_n206#" 2 315.911 678 -206 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 372 198 0 0 0 0 0 0 0 0 0 0
node "m1_781_n167#" 6 366.792 781 -167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 1148 582 0 0 0 0 50 40
node "m1_751_n167#" 6 2900.13 751 -167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 36 1013 516 0 0 0 0 0 0 50 40
node "C4" 4 1961.89 721 -179 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 664 340 0 0 0 0 0 0 25 20
node "m1_690_n167#" 0 34.1568 690 -167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "m1_708_n101#" 1 207.34 708 -101 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 244 130 0 0 0 0 0 0 0 0 0 0
node "m1_779_1#" 1 99.5088 779 1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 64 0 0 0 0 0 0 0 0 0 0
node "m1_730_1#" 1 158.326 730 1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 184 100 0 0 0 0 0 0 0 0 0 0
node "m1_361_n111#" 3 488.353 361 -111 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 588 302 0 0 0 0 0 0 0 0 0 0
node "m1_571_n98#" 3 491.621 571 -98 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 592 304 0 0 0 0 0 0 0 0 0 0
node "m1_526_n48#" 2 256.354 526 -48 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 304 160 0 0 0 0 0 0 0 0 0 0
node "m1_553_n25#" 1 184.466 553 -25 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216 116 0 0 0 0 0 0 0 0 0 0
node "m1_519_n44#" 1 240.016 519 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284 150 0 0 0 0 0 0 0 0 0 0
node "m1_234_n100#" 10 1662.16 234 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2020 1022 0 0 0 0 0 0 0 0 0 0
node "m1_23_0#" 4 733.423 23 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 888 452 0 0 0 0 0 0 0 0 0 0
node "m1_597_33#" 5 3023.16 597 33 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1028 522 0 0 0 0 0 0 50 40
node "m1_535_9#" 6 3134.19 535 9 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 64 1100 558 0 0 0 0 0 0 50 40
node "m1_457_6#" 7 1591.92 457 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124 70 0 0 0 0 0 0 1340 678 50 40
node "m1_363_13#" 9 4790.61 363 13 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 56 1704 860 0 0 0 0 0 0 50 40
node "m1_237_32#" 22 5812.19 237 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1560 788 428 222 1808 912 732 374 125 100
node "m1_175_32#" 30 5581.48 175 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1572 794 2272 1160 2052 1034 0 0 175 140
node "m1_51_32#" 21 4537.04 51 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 32 1404 710 2540 1278 0 0 0 0 125 100
node "m1_33_33#" 0 9.2796 33 33 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0
node "A0" 5 2922.91 221 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1018 518 0 0 0 0 0 0 61 44
node "A1" 6 3221.51 159 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1142 580 0 0 0 0 0 0 61 44
node "A2" 7 3652.68 97 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1298 658 0 0 0 0 0 0 61 44
node "A3" 4 2193.6 35 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 756 386 0 0 0 0 0 0 61 44
node "m1_55_103#" 3 507.959 55 103 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612 314 0 0 0 0 0 0 0 0 0 0
node "m1_10_103#" 1 148.523 10 103 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172 94 0 0 0 0 0 0 0 0 0 0
node "S0" 5 973.117 754 162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 404 210 0 0 0 0 0 0 564 290 25 20
node "m1_780_201#" 1 109.312 780 201 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124 70 0 0 0 0 0 0 0 0 0 0
node "m1_730_201#" 1 158.326 730 201 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 184 100 0 0 0 0 0 0 0 0 0 0
node "m1_241_103#" 18 2947.28 241 103 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3424 1720 0 0 212 114 0 0 0 0 50 40
node "m1_113_32#" 27 7622.91 113 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428 238 2364 1190 632 324 1908 962 0 0 175 140
node "m1_252_169#" 16 3895.64 252 169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 684 350 736 376 0 0 1784 900 125 100
node "m1_197_155#" 3 1349.19 197 155 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 40 477 246 0 0 0 0 0 0 0 0
node "m1_135_154#" 3 1338.14 135 154 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 40 473 244 0 0 0 0 0 0 0 0
node "m1_73_154#" 3 1338.14 73 154 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 40 473 244 0 0 0 0 0 0 0 0
node "m1_11_154#" 3 1338.14 11 154 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 40 473 244 0 0 0 0 0 0 0 0
node "m1_191_169#" 13 3933 191 169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1348 682 1208 612 0 0 0 0 100 80
node "m1_129_169#" 16 837.449 129 169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 3060 1538 0 0 0 0 75 60
node "m1_67_169#" 18 4364.04 67 169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0 0 0 4343 2078 50 40
node "m1_487_173#" 4 2241.81 487 173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 752 384 0 0 0 0 0 0 50 40
node "m1_425_173#" 5 2547 425 173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 36 888 452 0 0 0 0 0 0 50 40
node "m1_347_173#" 6 2990.53 347 173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 220 118 1000 508 0 0 0 0 0 0 50 40
node "m1_583_265#" 5 798.775 583 265 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 968 492 0 0 0 0 0 0 0 0 0 0
node "m1_565_331#" 0 30.8892 565 331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0 0 0 0 0 0 0 0 0
node "m1_23_227#" 8 1249.7 23 227 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1520 768 0 0 0 0 0 0 0 0 0 0
node "m1_553_363#" 1 92.9736 553 363 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0 0 0 0 0 0 0 0 0
node "m1_271_272#" 10 1609.14 271 272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1960 988 0 0 0 0 0 0 0 0 0 0
node "m1_579_367#" 0 17.8188 579 367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0 0 0 0 0 0 0
cap "m1_425_173#" "m1_487_173#" 62.64
cap "A2" "m1_67_169#" 40.0464
cap "m1_129_169#" "m1_67_169#" 52.344
cap "A0" "m1_67_169#" 40.0464
cap "m1_597_33#" "m3_538_n80#" 74.0448
cap "m1_425_173#" "m1_271_272#" 170.87
cap "m1_234_n100#" "C0" 170.87
cap "m1_347_173#" "m1_271_272#" 170.87
cap "A0" "m1_191_169#" 74.0448
cap "m1_535_9#" "m1_526_n48#" 85.4352
cap "m1_457_6#" "m1_234_n100#" 32.5872
cap "m1_241_103#" "m1_129_169#" 53.6544
cap "m1_779_1#" "m1_730_1#" 54.984
cap "m1_535_9#" "m1_252_169#" 40.0464
cap "m3_331_n169#" "m1_363_13#" 74.0448
cap "m1_237_32#" "m1_129_169#" 82.8144
cap "m1_234_n100#" "m1_175_32#" 85.4352
cap "A3" "m1_10_103#" 140.419
cap "m1_175_32#" "m1_67_169#" 82.8144
cap "m1_51_32#" "S0" 256.795
cap "m1_241_103#" "C0" 2421.89
cap "m1_457_6#" "m1_191_169#" 40.0464
cap "m1_51_32#" "m1_197_155#" 74.0448
cap "m1_51_32#" "m1_73_154#" 74.0448
cap "m3_584_n130#" "m1_571_n98#" 363.544
cap "m1_237_32#" "C0" 145.901
cap "m3_584_n130#" "C0" 74.0448
cap "m1_425_173#" "m1_67_169#" 40.0464
cap "m1_113_32#" "m1_67_169#" 82.8144
cap "m1_51_32#" "m3_595_331#" 74.0448
cap "m1_347_173#" "m1_67_169#" 32.5872
cap "m1_191_169#" "m1_175_32#" 287.384
cap "m1_583_265#" "m3_595_331#" 53.6544
cap "m1_487_173#" "m1_67_169#" 40.0464
cap "S0" "S1" 52.344
cap "A1" "m1_129_169#" 74.0448
cap "A1" "A2" 23.49
cap "m1_241_103#" "m1_175_32#" 142.183
cap "C4" "m3_584_n130#" 74.0448
cap "m1_535_9#" "m1_363_13#" 177.48
cap "m3_538_n80#" "m1_67_169#" 52.344
cap "m1_23_227#" "m1_271_272#" 41.238
cap "m1_237_32#" "m1_175_32#" 799.815
cap "m1_425_173#" "m1_191_169#" 74.0448
cap "S0" "m3_595_331#" 53.6544
cap "m1_51_32#" "m1_535_9#" 53.6544
cap "m1_191_169#" "m1_113_32#" 53.6544
cap "m1_347_173#" "m1_191_169#" 53.6544
cap "m1_67_169#" "m1_271_272#" 97.7616
cap "m1_363_13#" "m3_476_n169#" 74.0448
cap "A1" "m1_55_103#" 140.419
cap "m1_241_103#" "m1_113_32#" 173.964
cap "m1_237_32#" "m1_113_32#" 80.508
cap "m1_241_103#" "m3_538_n80#" 22.275
cap "m1_241_103#" "S2" 52.344
cap "m1_457_6#" "m1_526_n48#" 32.5872
cap "m1_751_n167#" "m1_175_32#" 53.6544
cap "m3_538_n80#" "m3_584_n130#" 53.1514
cap "m1_457_6#" "m1_252_169#" 111.78
cap "m1_23_227#" "m1_67_169#" 97.7616
cap "m1_252_169#" "m1_175_32#" 1006.5
cap "m1_51_32#" "m1_129_169#" 74.0448
cap "m1_583_265#" "S3" 53.6544
cap "m1_234_n100#" "m1_191_169#" 74.1564
cap "m1_363_13#" "m1_571_n98#" 85.4352
cap "m1_535_9#" "m3_476_n169#" 74.0448
cap "m1_252_169#" "m1_113_32#" 797.494
cap "m1_347_173#" "m1_252_169#" 85.4352
cap "m1_363_13#" "C0" 5.96571
cap "m3_538_n80#" "m1_526_n48#" 53.6544
cap "m1_241_103#" "m1_67_169#" 69.3612
cap "m1_51_32#" "C0" 74.0448
cap "m1_708_n101#" "m1_241_103#" 54.984
cap "m1_234_n100#" "m1_237_32#" 85.4352
cap "m3_538_n80#" "m1_252_169#" 52.344
cap "m1_730_1#" "m1_751_n167#" 85.4352
cap "m1_237_32#" "m1_67_169#" 93.798
cap "m1_457_6#" "m1_51_32#" 53.6544
cap "m1_51_32#" "m1_135_154#" 74.0448
cap "B2" "B1" 6.96
cap "m1_241_103#" "m1_191_169#" 583.661
cap "m1_55_103#" "m1_197_155#" 85.4352
cap "m1_55_103#" "m1_73_154#" 85.4352
cap "m1_55_103#" "m1_10_103#" 82.476
cap "m1_781_n167#" "S0" 52.344
cap "m1_51_32#" "m1_175_32#" 210.514
cap "m1_11_154#" "m1_10_103#" 85.4352
cap "m1_237_32#" "m1_191_169#" 53.6544
cap "m3_331_n169#" "m1_175_32#" 6.36
cap "m1_241_103#" "m1_237_32#" 94.0736
cap "m1_781_n167#" "m3_595_331#" 49.05
cap "m1_708_n101#" "m1_751_n167#" 85.4352
cap "m1_51_32#" "m1_113_32#" 657.868
cap "A1" "m1_23_227#" 85.4352
cap "A1" "m1_67_169#" 40.0464
cap "B2" "m1_23_0#" 85.4352
cap "m1_535_9#" "m1_519_n44#" 85.4352
cap "m1_197_155#" "m1_175_32#" 74.0448
cap "m1_535_9#" "m1_571_n98#" 85.4352
cap "m1_234_n100#" "m1_252_169#" 32.5872
cap "m1_690_n167#" "C0" 65.2752
cap "m1_361_n111#" "m1_234_n100#" 54.984
cap "m1_51_32#" "S2" 40.0464
cap "m1_457_6#" "m1_535_9#" 80.0928
cap "m1_197_155#" "m1_113_32#" 74.0448
cap "m1_252_169#" "m1_191_169#" 136.542
cap "S0" "S2" 317.841
cap "m1_23_0#" "B1" 268.184
cap "m1_241_103#" "m1_252_169#" 53.6544
cap "A0" "m1_129_169#" 74.0448
cap "S2" "m3_595_331#" 52.344
cap "m1_237_32#" "m1_252_169#" 82.8144
cap "m1_234_n100#" "m1_363_13#" 85.4352
cap "m1_55_103#" "A2" 140.419
cap "m3_538_n80#" "m1_690_n167#" 19.8936
cap "m1_535_9#" "m3_538_n80#" 74.0448
cap "m1_51_32#" "m1_67_169#" 45.198
cap "m1_234_n100#" "m3_331_n169#" 107.309
cap "S2" "m1_730_201#" 32.5872
cap "C0" "m1_571_n98#" 85.4352
cap "m1_51_32#" "m1_191_169#" 74.0448
cap "m1_780_201#" "m1_730_201#" 41.238
cap "m1_175_32#" "m1_129_169#" 82.8144
cap "m1_464_n235#" "m1_303_n235#" 41.238
cap "m1_252_169#" "m1_526_n48#" 32.5872
cap "m1_51_32#" "m1_241_103#" 170.87
cap "m1_363_13#" "m3_584_n130#" 74.0448
cap "m1_55_103#" "m1_135_154#" 85.4352
cap "m1_51_32#" "m1_237_32#" 74.0448
cap "m1_425_173#" "m1_129_169#" 74.0448
cap "m1_129_169#" "m1_113_32#" 82.8144
cap "m1_347_173#" "m1_129_169#" 53.6544
cap "m1_361_n111#" "m1_252_169#" 20.7072
cap "m1_175_32#" "C0" 181.354
cap "m1_241_103#" "S0" 53.6544
cap "m1_487_173#" "m1_129_169#" 74.0448
cap "m1_197_155#" "m1_191_169#" 13.746
cap "m1_519_n44#" "m1_553_n25#" 41.238
cap "S2" "S3" 52.344
cap "m1_129_169#" "m1_271_272#" 160.963
cap "m1_780_201#" "S3" 53.6544
cap "m1_113_32#" "C0" 114.269
cap "m1_781_n167#" "m1_779_1#" 53.6544
cap "m1_361_n111#" "m3_405_n169#" 53.6544
cap "m1_237_32#" "m3_595_331#" 82.8144
cap "m1_464_n235#" "m1_494_n253#" 41.238
cap "m1_457_6#" "m1_113_32#" 85.4352
cap "m1_23_0#" "B0" 85.4352
cap "m3_538_n80#" "C0" 973.004
cap "m1_252_169#" "m1_363_13#" 414.947
cap "m1_113_32#" "m1_135_154#" 74.0448
cap "m1_457_6#" "m3_538_n80#" 52.344
cap "m1_51_32#" "m1_252_169#" 52.344
cap "m1_175_32#" "m1_113_32#" 1029.02
cap "m1_361_n111#" "m1_363_13#" 85.4352
cap "m1_347_173#" "m1_175_32#" 33.7608
cap "m3_538_n80#" "C4" 53.6544
cap "m1_535_9#" "m3_584_n130#" 74.0448
cap "m3_331_n169#" "m1_252_169#" 52.344
cap "m3_405_n169#" "m1_363_13#" 74.0448
cap "m1_425_173#" "m1_347_173#" 180.09
cap "m1_347_173#" "m1_113_32#" 85.4352
cap "m1_23_227#" "m1_129_169#" 107.309
cap "A0" "m1_23_227#" 85.4352
cap "A2" "m1_23_227#" 85.4352
subcap "C0" -13485.9
subcap "m1_303_n235#" -305.017
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 5.48
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/w_n6_n6#" 238.003
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" 32.9904
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" 28.6236
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" 71.6832
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/IN" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" 32.9904
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" 86.8032
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" 347.213
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" "C0" 86.8032
cap "C0" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 5.48
cap "C0" "cla_gen_cmos_unrouted_0/nand_cmos_2/Y" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" "C0" 66.3336
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/w_0_0#" "C0" -24.8688
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/w_0_0#" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" 38.1648
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" "C0" 309.366
cap "C0" "cla_gen_cmos_unrouted_0/nand_cmos_2/B" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_2/Y" 32.9904
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/IN" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" 32.9904
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/w_0_0#" "C0" 221.112
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" 6.9054
cap "C0" "cla_gen_cmos_unrouted_0/nand_cmos_2/Y" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/A" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/w_0_0#" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" -6.3822
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" "C0" 173.606
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" "C0" 102.578
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" "C0" 71.6832
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 32.9904
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 72.7017
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 8.2476
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 98.9712
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "C0" 154.778
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/B" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "C0" 17.6868
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/A" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" "C0" 173.606
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" 98.9712
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" 25.2474
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/IN" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" "C0" 229.352
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "C0" 0.2124
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" "C0" 176.89
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" 2.8431
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" "C0" 86.8032
cap "C0" "cla_gen_cmos_unrouted_0/nor_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" "C0" 86.8032
cap "C0" "cla_gen_cmos_unrouted_0/nor_cmos_0/A" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" 24.7428
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" 6.9054
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "C0" 19.3536
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "C0" 172.238
cap "C0" "cla_gen_cmos_unrouted_0/nor_cmos_0/a_7_0#" 173.606
subcap "C4" -1977.92
cap "C0" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "C0" 86.8032
cap "C0" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "C0" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" 32.9904
cap "C0" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" 32.9904
cap "C0" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" 5.48
cap "C0" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" 213.034
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" "C0" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" "cla_gen_cmos_unrouted_0/inv_cmos_12/gnd" 32.9904
subcap "m3_331_n169#" -231.697
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 47.2668
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 85.9824
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 54.2004
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/a_23_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 644.34
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 285.577
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 24.441
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" 391.761
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 27.4
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/a_7_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 743.152
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 47.2668
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 4.864
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 85.4352
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 47.2668
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 343.763
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 76.74
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/a_23_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 173.606
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 132.192
cap "cla_gen_cmos_unrouted_0/inv_cmos_7/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" 47.2668
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" 3.352
subcap "m3_405_n169#" -88.0944
subcap "m3_331_n169#" -324.103
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/A" "m1_363_13#" 37.464
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/B" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 21.92
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd" "m1_363_13#" 135.76
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" 7.10543e-15
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/w_0_0#" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 88
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_2/a_7_n61#" 123.714
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/w_0_0#" "cla_gen_cmos_unrouted_0/nand_cmos_2/A" 8.469
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/B" "m1_363_13#" 5.48
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/a_7_n61#" "m1_363_13#" 552.399
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/IN" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 95.9584
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/A" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 21.92
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/A" "cla_gen_cmos_unrouted_0/inv_cmos_7/w_0_0#" -9.83
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/a_7_n61#" "cla_gen_cmos_unrouted_0/nand_cmos_2/B" 94.1508
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 41.7
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/A" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_8/IN" 226.809
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/A" "cla_gen_cmos_unrouted_0/inv_cmos_7/w_0_0#" -0.587
cap "cla_gen_cmos_unrouted_0/nand_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/IN" "m1_363_13#" 92.2832
cap "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" "cla_gen_cmos_unrouted_0/nand_cmos_3/A" 37.0192
subcap "m3_476_n169#" -96.0432
subcap "m3_538_n80#" -357.451
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/A" "m1_363_13#" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" 3.352
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" 11.0556
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_3/a_7_n61#" 123.714
cap "m1_363_13#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/B" "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" 256.96
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" 3.352
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" "m1_363_13#" 86.8032
cap "m1_363_13#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" 154.778
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/B" "cla_gen_cmos_unrouted_0/nand_cmos_3/w_n6_n6#" 85.9824
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/a_7_n61#" "m1_363_13#" 173.606
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 54.5364
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/B" "m1_363_13#" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 15.379
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" -1.42109e-14
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "m1_363_13#" 5.48
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m1_363_13#" 17.6868
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" 226.809
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_23_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 3.352
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" "m1_363_13#" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" 54.5364
cap "m1_363_13#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" 10.444
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/Y" "m1_363_13#" 92.2832
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 81.8172
cap "cla_gen_cmos_unrouted_0/nand_cmos_3/gnd" "m1_363_13#" 55.746
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" 3.352
subcap "m3_584_n130#" -51.552
subcap "m3_538_n80#" -374.053
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 110.556
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/B" "cla_gen_cmos_unrouted_0/m1_375_n82#" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" "cla_gen_cmos_unrouted_0/m1_375_n82#" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/a_7_0#" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 302.76
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" 32.9904
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 63.5616
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" 90.1552
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_cmos_0/gnd" 32.5872
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" -7.10543e-15
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" "cla_gen_cmos_unrouted_0/m1_375_n82#" 63.5616
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 83.8404
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 85.4352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" 19.3536
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" 53.6544
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_cmos_0/A" 2.397
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/a_7_0#" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/m1_375_n82#" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 279.207
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 265.334
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/A" "cla_gen_cmos_unrouted_0/m1_375_n82#" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 171.09
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" 0.2124
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_cmos_0/A" -0.7182
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" 127.579
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/gnd" 41.238
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 63.5616
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" "cla_gen_cmos_unrouted_0/m1_375_n82#" 7.10543e-15
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" 176.89
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" "cla_gen_cmos_unrouted_0/m1_375_n82#" 86.1192
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_cmos_0/A" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/m1_375_n82#" 86.8032
cap "cla_gen_cmos_unrouted_0/nor_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_cmos_0/A" 10.905
subcap "C4" -1742.55
subcap "m1_708_n101#" -166.021
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "m3_584_n130#" -30.357
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" -47.376
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "m3_584_n130#" 221.498
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/OUT" "m3_584_n130#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" 295.047
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/w_0_0#" "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" 24.354
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" "cla_gen_cmos_unrouted_0/inv_cmos_10/gnd" 41.3454
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" "m3_584_n130#" 3.352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 103.588
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "m3_584_n130#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" 103.095
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "m3_584_n130#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_10/OUT" 32.9904
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" 3.352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "C0" 20.16
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" 783.657
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" "m3_584_n130#" 3.352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" "m3_584_n130#" 3.352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" 446.287
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/OUT" "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" 85.7248
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/w_0_0#" "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" 2.6358
cap "cla_gen_cmos_unrouted_0/inv_cmos_10/gnd" "m3_584_n130#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" 15.03
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" 17.556
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "m3_584_n130#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" 175.85
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 196.594
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" "m3_584_n130#" 3.352
subcap "m1_781_n167#" -181.555
subcap "m1_751_n167#" -2387.89
cap "C4" "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" "C4" 19.226
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/gnd" "C4" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" 32.9904
cap "C4" "cla_gen_cmos_unrouted_0/inv_cmos_13/OUT" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_13/IN" "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" 85.9558
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_12/w_0_0#" 12.7002
cap "cla_gen_cmos_unrouted_0/inv_cmos_13/IN" "C4" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" "cla_gen_cmos_unrouted_0/inv_cmos_13/IN" 3.352
cap "cla_gen_cmos_unrouted_0/inv_cmos_13/gnd" "C4" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_13/IN" "cla_gen_cmos_unrouted_0/inv_cmos_12/gnd" 54.5364
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" "cla_gen_cmos_unrouted_0/inv_cmos_12/w_0_0#" 330.734
cap "cla_gen_cmos_unrouted_0/inv_cmos_12/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_13/w_0_0#" 6.9054
subcap "B2" -938.495
subcap "m1_23_0#" -669.858
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/OUT" 32.9904
subcap "B1" -427.641
subcap "m1_23_0#" -367.151
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_1/a_26_9#" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_1/Y" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_0/a_26_9#" 32.9904
subcap "B0" -219.881
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_2/a_26_9#" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_55_n121#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" 32.9904
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 3.352
cap "C0" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_55_n121#" 1014.22
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_23_n121#" 65.9808
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_39_n121#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" 65.9808
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 3.352
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_7_n121#" 109.073
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" 54.5364
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_39_n121#" 1014.22
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_23_n121#" 75.312
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_39_n121#" 24.0156
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_7_n121#" 65.9808
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 3.352
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_23_n121#" 1014.22
subcap "m1_363_13#" -3714.06
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" "m1_252_169#" 296.294
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_23_n101#" "m1_51_32#" 82.7664
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" "m1_51_32#" 82.7664
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 65.9808
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_23_n101#" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 65.9808
cap "m1_363_13#" "cla_gen_cmos_unrouted_0/inv_cmos_0/OUT" 10.3095
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "m3_331_n169#" 2.888
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 41.3832
cap "m3_331_n169#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 33.1896
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_55_n121#" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 32.9904
cap "m1_252_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 259.2
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 2.14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_51_32#" 0.838
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_55_n121#" "m3_331_n169#" 29.9496
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_7_n101#" 82.7664
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 837.131
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_7_n101#" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" 65.9808
subcap "m3_538_n80#" -144.856
subcap "m1_535_9#" -3143.45
subcap "m1_457_6#" -1054.89
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" 8.2476
cap "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" "m1_535_9#" 20.619
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" "m1_51_32#" 41.3832
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "m1_457_6#" 10.96
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "m1_457_6#" 21.92
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" "m1_457_6#" 41.238
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_51_32#" -1.25
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_23_n81#" "m1_51_32#" 65.886
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" "m1_252_169#" 7.28
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m1_252_169#" 24.2932
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" 391.761
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_7_n81#" "m1_51_32#" 82.7664
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "m1_252_169#" 76.0822
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" "m1_51_32#" 41.3832
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" 5.48
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/IN" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" 433.038
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" "m1_457_6#" 21.92
cap "cla_gen_cmos_unrouted_0/inv_cmos_2/IN" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m1_457_6#" 64.3652
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_7_n81#" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" 41.238
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "m1_51_32#" 41.3832
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" 74.8404
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "m1_457_6#" 111.058
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" 630.941
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_23_n81#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" 575.054
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "m1_252_169#" 10.96
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "m1_252_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "m1_51_32#" 2.14
cap "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" "m1_51_32#" 41.3832
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "m1_51_32#" 124.15
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" 22.606
subcap "m3_538_n80#" -159.641
subcap "m1_526_n48#" -25.8783
subcap "m1_535_9#" -2051.34
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m1_252_169#" -37.7496
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "m1_457_6#" 71.17
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_3/gnd" 24.7428
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "m1_457_6#" 97.8412
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" 53.6544
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" "m1_457_6#" 37.0192
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" 3.352
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m1_457_6#" -17.9496
cap "m1_535_9#" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" 20.619
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "m1_457_6#" 21.92
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" 7.46
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_0/Y" 226.809
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" -31.239
cap "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" 54.5364
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_0/a_7_n61#" 123.714
subcap "m1_730_1#" -121.642
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 204.96
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" 54.5364
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 11.989
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 397.17
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" 3.352
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" "m3_538_n80#" 3.352
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" -30.357
cap "m1_241_103#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 100.2
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" "m3_538_n80#" 3.352
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" 54.5364
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" "m1_597_33#" 1097.91
cap "m1_597_33#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 537.39
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 54.5364
cap "m3_538_n80#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 3.352
cap "m1_241_103#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" 687.3
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" "m3_538_n80#" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" "m3_538_n80#" 20.7756
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_1/a_26_9#" 32.9904
cap "m1_781_n167#" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 37.0008
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_0/a_26_9#" 32.9904
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/OUT" 32.9904
cap "m1_751_n167#" "sum_gen_optimized_unrouted_0/xor_optimized_0/A" 6.496
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 32.9904
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 32.9904
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_1/Y" 32.9904
cap "m1_751_n167#" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 53.4136
subcap "A3" -2122.3
subcap "m1_10_103#" -99.4002
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/vdd" 6.9054
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/Y" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" 10.08
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_0/B" 287.317
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_0/B" 39.7719
subcap "m1_51_32#" -4383.99
subcap "A2" -3526.12
subcap "A3" -2067.04
subcap "m1_55_103#" -456.323
subcap "m1_113_32#" -7493.26
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/Y" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" 10.08
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/A" "pg_gen_optimized_unrouted_0/xor_optimized_0/B" 54.984
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/Y" "pg_gen_optimized_unrouted_0/xor_optimized_1/A" 20.16
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_0/OUT" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/Y" "pg_gen_optimized_unrouted_0/xor_optimized_2/B" 23.5646
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" 70.56
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_1/B" 39.7719
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 24.354
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_1/A" 30.4092
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/w_0_0#" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" 30.4092
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 15.059
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/A" "pg_gen_optimized_unrouted_0/xor_optimized_1/B" 54.984
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_1/A" 70.56
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_1/B" 308.197
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" 32.9904
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/w_0_0#" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 17.4486
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_1/A" 84.1056
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_1/Y" 10.956
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/B" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 81.453
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" 84.1056
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 9.698
cap "pg_gen_optimized_unrouted_0/xor_optimized_1/A" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" 3.352
cap "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" "pg_gen_optimized_unrouted_0/xor_optimized_1/Y" 54.5364
subcap "m1_237_32#" -5807.09
subcap "m1_175_32#" -5450.94
subcap "A0" -2799.25
subcap "A1" -3094.95
cap "m1_113_32#" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 109.073
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "m1_113_32#" 3.352
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/B" "m1_51_32#" 57.8884
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 210.979
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 308.197
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "pg_gen_optimized_unrouted_0/xor_optimized_2/B" 54.984
cap "m1_113_32#" "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 5.222
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 24.354
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "m1_51_32#" 3.352
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/OUT" 54.3054
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 84.1056
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "m1_113_32#" 21.2292
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" 81.222
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/w_0_0#" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" -9.018
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "pg_gen_optimized_unrouted_0/xor_optimized_3/A" 20.16
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/OUT" "m1_51_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "m1_113_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" 7.972
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 41.3454
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" 3.352
cap "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 32.9904
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" 39.7719
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "m1_51_32#" 57.8884
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/B" "m1_113_32#" 57.8884
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/B" "pg_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" 308.197
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" "m1_51_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" 20.16
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 7.07
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "m1_51_32#" 9.698
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" 30.4092
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/B" "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" 39.7719
cap "m1_51_32#" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 109.073
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 6.9054
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "m1_51_32#" 3.352
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "m1_113_32#" 3.352
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "pg_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" 84.1056
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" 20.9982
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 70.56
cap "m1_51_32#" "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 5.222
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" 30.4092
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "m1_51_32#" 21.2292
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/OUT" "m1_113_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "m1_113_32#" 57.8884
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "m1_51_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" "m1_113_32#" 54.5364
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "pg_gen_optimized_unrouted_0/xor_optimized_3/B" 54.984
cap "pg_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "m1_113_32#" 9.698
subcap "m1_237_32#" -5401.44
subcap "m1_241_103#" -2597.65
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_7_n121#" 122.94
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 66.7251
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" 54.984
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 711.244
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" 356.216
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" 90.2304
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 35.9772
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_39_n121#" 167.331
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" 44.2224
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 38.8656
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 371.8
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 29.39
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" -6.8518
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" -7.5398
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" 2.504
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_23_n121#" 165.426
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 2.397
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 121.919
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 7.392
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 202.18
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_55_n121#" 125.211
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" 54.5364
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/a_7_n121#" 13.746
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 711.244
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 55.4319
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" 45.1152
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 116.863
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 725.158
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 218.146
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 293.541
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" 356.216
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 17.4486
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" 2.397
cap "pg_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 2.397
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" 33.1668
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" 13.71
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" -6.8518
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" 6.704
subcap "m1_363_13#" -4653.47
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 27.7344
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" 442.406
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" 19.5699
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" 2.14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "m1_113_32#" 2.84
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "m1_175_32#" 10.0028
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" 90.2304
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 3.463
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 57.8884
cap "cla_gen_cmos_unrouted_0/inv_cmos_5/IN" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 0.464
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" 196.164
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" "m1_175_32#" 13.0394
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "m1_113_32#" 58.2984
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" 1.13687e-13
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" 356.216
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_23_n101#" 56.8464
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_7_n101#" 206.075
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/OUT" "m1_175_32#" 8.9994
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_0/OUT" 85.9558
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 2.362
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "m1_175_32#" 12.527
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "m1_113_32#" 11.882
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 2.984
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 5.381
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/gnd" 28.4232
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" 447.656
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" 1.42109e-14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 2.14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "m1_175_32#" 2.84
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_113_32#" 1.72
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 27.7344
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" 711.244
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" -7.10543e-15
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "m1_113_32#" 11.4368
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 109.073
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "m1_175_32#" 24.582
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 20.642
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 3.352
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_39_n101#" 56.8464
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_23_n101#" 196.164
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/Y" "m1_113_32#" 13.7564
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 52.688
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "m1_175_32#" 24.048
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 2.753
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" 16.905
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/a_7_n101#" 56.8464
cap "cla_gen_cmos_unrouted_0/inv_cmos_0/OUT" "m1_113_32#" 9.7164
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" 0.838
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" 5.48
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_175_32#" 1.72
cap "cla_gen_cmos_unrouted_0/nand_5_cmos_0/w_n6_n6#" "m1_113_32#" 5.891
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" 33.1668
subcap "m1_535_9#" -3116.57
subcap "m1_457_6#" -1468.2
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" 7.62
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_2/gnd" 41.3832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 1.13687e-13
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_175_32#" -0.98
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "m1_113_32#" 13.7564
cap "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" "m1_175_32#" 8.9994
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 20.485
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 7.10543e-15
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" 43.5232
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" -1.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/w_n6_n6#" 387.536
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "m1_175_32#" 9.762
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/w_n6_n6#" "m1_113_32#" 15.538
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_7_n81#" 82.7664
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/gnd" 86.8032
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" "m1_113_32#" 9.7164
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" "m1_175_32#" 25.4934
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" -1.13687e-13
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" 41.3832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" 72.8026
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 1.42109e-14
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" 2.14
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_23_n81#" 125.211
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "m1_175_32#" 13.0394
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" 92.2832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_23_n81#" 65.886
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/a_7_n81#" 120.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 112.708
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "m1_113_32#" -0.98
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/w_n6_n6#" "m1_175_32#" 28.81
cap "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" "m1_175_32#" 8.9994
cap "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" "m1_113_32#" 9.7164
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" 48.582
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" 57.42
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" -1.25
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_0/w_n6_n6#" "m1_113_32#" 5.891
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" 41.3832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/gnd" 41.3832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" 711.244
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" "m1_113_32#" 27.6444
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" 33.1668
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/Y" 43.5232
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "m1_113_32#" 4.04
subcap "m1_597_33#" -2823.39
subcap "m1_535_9#" -2977.22
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "m1_175_32#" 18.3548
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/IN" "m1_175_32#" 16.494
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "cla_gen_cmos_unrouted_0/inv_cmos_3/w_0_0#" 20.642
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" -4.203
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" 9.7164
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" -7.92
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 2.984
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 9.14
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" 172.238
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" 38.8656
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "cla_gen_cmos_unrouted_0/inv_cmos_3/IN" 442.406
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/inv_cmos_2/w_0_0#" 2.235
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/inv_cmos_3/w_0_0#" 14.624
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/IN" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" -3.41061e-13
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 110.556
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "m1_175_32#" 4.04
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" 8.9994
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "m1_113_32#" 18.3548
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "m1_175_32#" 4.04
cap "cla_gen_cmos_unrouted_0/inv_cmos_3/IN" "m1_113_32#" 17.928
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_3/w_0_0#" 352.265
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" -7.452
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" 22.0074
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" 5.48
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "m1_113_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 44.2224
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/inv_cmos_3/w_0_0#" 24.578
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 9.14
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" 86.8032
cap "m1_113_32#" "cla_gen_cmos_unrouted_0/inv_cmos_2/w_0_0#" 2.235
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" 0.180429
cap "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" 27.7344
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" -1.77636e-15
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "C0" 85.9652
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 308.855
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" 4.04
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" 19.4328
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 4.04
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 171.58
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 19.4328
cap "m1_597_33#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" 280.286
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" "m1_175_32#" 19.4328
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" "m1_597_33#" 173.606
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" -6.374
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 13.203
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" 9.7164
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" 4.04
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 4.04
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" "m1_175_32#" 4.04
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 86.172
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 549.84
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 4.04
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_55_0#" 19.4328
cap "m1_597_33#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" 5.48
cap "C0" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/w_0_0#" 72.0153
cap "m1_175_32#" "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" 9.7164
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" "m1_175_32#" 4.04
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 4.04
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "m1_175_32#" -6.374
cap "m1_175_32#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 13.203
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "m1_175_32#" 9.7164
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_39_0#" 19.4328
cap "m1_597_33#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_7_0#" "m1_597_33#" -47.376
cap "m1_597_33#" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/w_n6_n6#" 126.062
cap "cla_gen_cmos_unrouted_0/nor_5_cmos_0/a_23_0#" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" 19.4328
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/w_0_0#" 6.9054
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/w_0_0#" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" 11.34
subcap "S2" -876.713
subcap "S1" -11.5068
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/Y" 37.0192
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 10.585
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/B" "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/OUT" 19.4328
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" 3.78
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 54.984
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 117.823
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_0/A" 54.984
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/IN" "sum_gen_optimized_unrouted_0/xor_optimized_1/B" 4.04
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/A" "sum_gen_optimized_unrouted_0/xor_optimized_1/A" -1.42109e-14
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/B" "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" -3.249
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/A" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 884.676
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 52.1288
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 152.62
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" 37.0192
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_0/A" 29.3565
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 132.39
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 75.304
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 16.56
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/A" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" 78.688
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/A" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 544.709
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" 11.7823
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/OUT" 17.2192
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 52.1288
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/B" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 52.1288
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/A" "sum_gen_optimized_unrouted_0/xor_optimized_1/B" 74.0448
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/A" "sum_gen_optimized_unrouted_0/xor_optimized_0/B" 6.96
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/B" 58.9392
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/IN" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" 4.724
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_1/A" 71.27
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_1/Y" 21.773
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/w_26_37#" 60.98
cap "sum_gen_optimized_unrouted_0/xor_optimized_1/B" "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" 59.6692
cap "sum_gen_optimized_unrouted_0/xor_optimized_0/A" "sum_gen_optimized_unrouted_0/xor_optimized_1/B" 2.02
cap "S0" "sum_gen_optimized_unrouted_0/xor_optimized_1/A" 21.92
subcap "m1_11_154#" -908.332
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_0/w_n6_n6#" -7.10543e-15
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/nand_cmos_0/Y" 277.2
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/A" "pg_gen_optimized_unrouted_0/nand_cmos_0/w_n6_n6#" 283.67
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/nand_cmos_0/A" 5.48
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/A" "pg_gen_optimized_unrouted_0/nand_cmos_0/vdd" 109.968
subcap "m1_135_154#" -1400.43
subcap "m1_73_154#" -908.332
subcap "m1_129_169#" -738.641
subcap "m1_67_169#" -4089.66
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" -1.42109e-14
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/inv_cmos_0/IN" 362.635
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/Y" "pg_gen_optimized_unrouted_0/inv_cmos_1/gnd" 92.7855
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 483.84
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/w_0_0#" "pg_gen_optimized_unrouted_0/inv_cmos_0/OUT" 11.34
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 11.7823
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/IN" "pg_gen_optimized_unrouted_0/inv_cmos_0/gnd" 92.7855
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_1/B" 64.5624
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_1/A" 283.67
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/inv_cmos_0/w_0_0#" 64.5624
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/B" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 483.84
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/A" "pg_gen_optimized_unrouted_0/nand_cmos_1/B" 5.48
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/m1_132_168#" 4.71291
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/A" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 109.968
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/OUT" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" 11.7823
cap "pg_gen_optimized_unrouted_0/inv_cmos_0/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_1/A" 31.4194
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/B" "pg_gen_optimized_unrouted_0/nand_cmos_1/Y" 639.835
subcap "m1_197_155#" -915.331
subcap "m1_135_154#" -908.332
subcap "m1_191_169#" -3779.96
subcap "m1_129_169#" -906.646
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" 483.84
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "pg_gen_optimized_unrouted_0/inv_cmos_3/gnd" 30.9285
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_2/B" 483.84
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/gnd" 48.4218
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" 3.352
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 287.402
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" "pg_gen_optimized_unrouted_0/inv_cmos_2/gnd" 92.7855
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_2/a_7_n61#" 96.8436
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" 639.835
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/A" "pg_gen_optimized_unrouted_0/nand_cmos_2/B" 5.48
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/B" "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" 639.835
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 96.222
cap "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 21.0254
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" 48.4218
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/B" 2.746
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_2/B" 2.746
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" 11.7823
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_2/B" 64.5624
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/A" "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" 109.968
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" 21.2292
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 2.746
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/a_7_n61#" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" 109.073
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" 18.1194
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_2/A" 45.9477
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" 48.4218
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" -1.42109e-14
cap "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/a_7_n61#" 96.8436
cap "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" "pg_gen_optimized_unrouted_0/nand_cmos_3/gnd" 54.5364
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_3/B" 64.5624
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/w_n6_n6#" "pg_gen_optimized_unrouted_0/nand_cmos_2/A" 283.67
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 5.48
subcap "m1_252_169#" -3206.31
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" 25.7737
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "m1_191_169#" 109.073
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 798.047
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" 379.3
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 5.48
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 5.48
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" "m1_191_169#" 54.5364
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "pg_gen_optimized_unrouted_0/inv_cmos_3/gnd" 92.7855
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 821.742
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" 460.309
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 5.48
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/gnd" "m1_191_169#" 53.6544
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "m1_191_169#" 3.352
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 5.48
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 451.921
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" 94.5336
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 745.551
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 86.2732
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_129_169#" 96.8436
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "m1_129_169#" -13.8966
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 163.665
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" 94.5336
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 106.236
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_129_169#" 96.8436
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 173.606
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 163.665
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" 84.381
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 31.4388
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "m1_129_169#" 96.8436
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 173.606
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 163.665
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 701.046
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 74.9944
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" 2.282
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_191_169#" 54.5364
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 173.606
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 11.7823
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_191_169#" 109.073
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" 2.84217e-14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "m1_129_169#" 2.746
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "m1_191_169#" -9.9638
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 21.3417
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 5.48
cap "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" 2.282
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_191_169#" 109.073
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" 367.272
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/w_n6_n6#" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" -1.42109e-14
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" 5.48
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 5.48
subcap "m1_425_173#" -2094.02
subcap "m1_347_173#" -2797.31
cap "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT" "m1_237_32#" 3.0936
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" 25.7738
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "m1_191_169#" 109.073
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "m1_191_169#" 53.9904
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "m1_237_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_237_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" -26.1
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 8.832
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "m1_237_32#" 16.573
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" 109.073
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT" 392.981
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/inv_cmos_5/gnd" "m1_191_169#" 53.9904
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" "m1_237_32#" 12.0121
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 10.96
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" 162.784
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 34.3068
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 5.48
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" "cla_gen_cmos_unrouted_0/inv_cmos_5/gnd" 51.5475
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 7.762
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT" 101.521
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 118.223
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 2.282
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 3.87
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" 1.42109e-14
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 258.189
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" 4.54747e-13
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" "m1_129_169#" 96.8436
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "m1_191_169#" 33.1896
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT" "m1_191_169#" 33.1896
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 5.48
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 22.418
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 174.936
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 490.437
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "m1_129_169#" 96.8436
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "m1_191_169#" 3.352
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_191_169#" 2.888
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/w_n6_n6#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 686.678
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 173.606
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 811.869
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 34.3068
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" 86.8032
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "m1_237_32#" 1.31
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" "m1_191_169#" 57.4244
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/w_n6_n6#" "m1_237_32#" 2.235
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" "m1_237_32#" 36.2364
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 68.5212
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" 34.3068
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "m1_237_32#" 9.7164
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" "m1_191_169#" 109.073
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd" "m1_191_169#" 54.5364
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "m1_237_32#" 1.31
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "m1_129_169#" 2.746
subcap "m1_487_173#" -1711.04
subcap "m1_425_173#" -2564.28
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" "m1_237_32#" 19.4328
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" "m1_237_32#" 17.366
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "m1_129_169#" 13.644
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" 2.27374e-13
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_cmos_1/B" 3.352
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd" "m1_237_32#" 38.8656
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" "m1_237_32#" 17.928
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" 53.5302
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "m1_237_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "m1_129_169#" 2.746
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" 54.5364
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "m1_237_32#" 10.968
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" "cla_gen_cmos_unrouted_0/nand_cmos_1/B" 136.379
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" "m1_129_169#" 96.8436
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "m1_237_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "m1_237_32#" 4.04
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" 323.05
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/inv_cmos_6/OUT" "m1_237_32#" 9.7164
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "cla_gen_cmos_unrouted_0/m1_160_258#" 15.7097
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" "cla_gen_cmos_unrouted_0/inv_cmos_6/gnd" 51.5475
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" 711.244
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" "m1_237_32#" 9.7164
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" "m1_129_169#" 48.4218
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_1/w_n6_n6#" -8.52651e-14
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "m1_237_32#" 4.04
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" 468.674
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" 48.4218
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 6.805
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 36.702
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" 5.48
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" 19.4328
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 4.04
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 2.746
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" 86.4306
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" 4.04
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" 2.746
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" "m1_51_32#" 86.8032
cap "m1_51_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 251.047
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" 4.1716
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" 669.06
cap "m1_237_32#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" 9.7164
subcap "m1_730_201#" -101.602
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "m1_51_32#" 86.8032
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "m3_595_331#" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/w_0_0#" "m1_51_32#" 66.3336
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/w_0_0#" "m3_595_331#" 4.476
subcap "S3" -77.9442
subcap "S0" -740.683
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/B" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 63.576
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 86.8032
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/Y" "sum_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" 5.219
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "S2" 86.94
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/A" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 3.352
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" -2.079
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" 15.5976
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/OUT" 65.9808
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/IN" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 5.48
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 18.737
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/OUT" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "S2" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 44.9208
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/w_26_37#" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 5.381
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" 65.9808
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/B" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 86.8032
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/OUT" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 161.947
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/B" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 57.8884
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_3/Y" 32.9904
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/A" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" 5.48
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/IN" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 3.352
cap "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_3/B" -3.384
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/Y" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" 54.5364
cap "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" 32.9904
subcap "m1_23_227#" -1188.4
cap "pg_gen_optimized_unrouted_0/nand_cmos_0/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_0/a_7_n61#" 41.238
subcap "m1_23_227#" -860.776
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_1/Y" 37.0192
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_0/a_7_n61#" 82.476
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_0/Y" 134.024
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_1/Y" 134.024
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_1/B" 21.92
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/A" "m1_67_169#" 21.92
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_1/a_7_n61#" 78.6788
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "m1_67_169#" 37.0192
cap "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_1/a_7_n61#" 123.714
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/B" "m1_67_169#" 21.92
cap "m1_129_169#" "pg_gen_optimized_unrouted_0/nand_cmos_2/A" 1.534
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "m1_129_169#" 68.6892
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_2/a_7_n61#" 78.6788
cap "m1_129_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 1.534
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "m1_129_169#" 10.9758
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" "m1_67_169#" 37.0192
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "m1_67_169#" 21.92
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" 51.5475
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_2/A" 21.92
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "m1_67_169#" 74.0384
cap "m1_129_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/a_7_n61#" 68.6892
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/B" "m1_129_169#" 1.534
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/A" 21.92
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "m1_67_169#" 16.7656
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_3/a_7_n61#" 123.714
cap "m1_129_169#" "pg_gen_optimized_unrouted_0/nand_cmos_2/a_7_n61#" 68.6892
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" "m1_129_169#" 34.3446
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "m1_129_169#" 1.534
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_2/a_7_n61#" 123.714
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/a_7_n61#" 78.6788
cap "pg_gen_optimized_unrouted_0/nand_cmos_2/Y" "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" 134.024
subcap "m1_271_272#" -973.315
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_129_169#" 34.3446
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 34.3446
cap "m1_67_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" -24.1164
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 21.92
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "m1_67_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_67_169#" 37.0192
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" 1.534
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_67_169#" 37.0192
cap "m1_129_169#" "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" -20.8302
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 306.192
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" 32.9904
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" 1.534
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "m1_67_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 32.9904
cap "pg_gen_optimized_unrouted_0/nand_cmos_3/Y" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 113.405
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" "m1_67_169#" 37.0192
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" 21.92
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_7_n101#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_39_n101#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_4_cmos_1/a_23_n101#" "m1_67_169#" 37.0192
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 21.92
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "m1_67_169#" 37.0192
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "m1_67_169#" 21.92
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "m1_129_169#" 1.534
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" 34.3446
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/Y" 273.202
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" 32.9904
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" 1.534
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "m1_67_169#" 37.0192
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" 32.9904
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/Y" 373.204
cap "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "m1_67_169#" 21.92
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_7_n81#" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/a_23_n81#" 32.9904
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" 21.92
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/vdd" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" 123.714
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" "m1_67_169#" 74.0384
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 52.8
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" 37.0192
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "m1_129_169#" 1.534
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "m1_67_169#" 21.92
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" 1.534
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" 175.262
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/vdd" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/Y" "m1_67_169#" 37.0192
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/a_7_n61#" "m1_129_169#" 68.6892
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "m1_67_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "m1_67_169#" 21.92
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" 11.94
cap "m1_129_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" 34.3446
cap "m1_67_169#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" 37.0192
cap "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "m1_67_169#" 37.0192
subcap "m1_583_265#" -486.937
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" "m1_129_169#" 709.544
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" "m1_67_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" "m1_67_169#" 17.2192
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" "m1_129_169#" 23.9316
cap "cla_gen_cmos_unrouted_0/inv_cmos_11/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_11/OUT" 32.9904
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" 1.42109e-14
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/inv_cmos_11/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_11/w_0_0#" 17.4486
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "m1_129_169#" 36.17
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "m1_67_169#" 29.77
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" "m1_129_169#" 1.534
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" "m1_67_169#" 21.92
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" "m1_129_169#" 34.3446
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" "m1_67_169#" 37.0192
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 5.48
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_23_0#" 52.1288
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/gnd" -1.42109e-14
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 268.412
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" 5.48
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 5.48
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 52.1288
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" 52.1288
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_7_0#" 52.1288
subcap "m3_595_331#" -383.784
cap "cla_gen_cmos_unrouted_0/inv_cmos_11/w_0_0#" "cla_gen_cmos_unrouted_0/inv_cmos_11/OUT" 15.12
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" "cla_gen_cmos_unrouted_0/inv_cmos_11/gnd" 32.9904
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/a_39_0#" 23.3604
cap "cla_gen_cmos_unrouted_0/nor_4_cmos_0/w_n6_n6#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" 5.08
merge "cla_gen_cmos_unrouted_0/nor_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" -207.335 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -78 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_9/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_9/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_3/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_8/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_2/vdd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_2/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_7/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_7/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_2/vdd" "m1_223_n286#"
merge "m1_223_n286#" "m1_303_n235#"
merge "m1_303_n235#" "m1_464_n235#"
merge "m1_464_n235#" "m1_494_n253#"
merge "cla_gen_cmos_unrouted_0/nand_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/gnd" -15.2028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 -24 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_2/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_2/gnd" "m1_519_n44#"
merge "m1_519_n44#" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_0/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_0/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_9/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_9/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_8/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_3/gnd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_3/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_2/gnd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_2/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_7/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_7/gnd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/gnd" "m1_234_n100#"
merge "m1_234_n100#" "m1_361_n111#"
merge "m1_361_n111#" "cla_gen_cmos_unrouted_0/nor_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nor_cmos_0/gnd" "m1_526_n48#"
merge "m1_526_n48#" "cla_gen_cmos_unrouted_0/inv_cmos_13/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_13/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_12/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_12/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_10/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_10/gnd" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/gnd" "m1_571_n98#"
merge "m1_571_n98#" "m1_678_n206#"
merge "m1_678_n206#" "cla_gen_cmos_unrouted_0/inv_cmos_3/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_3/gnd" "m1_553_n25#"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" -4015.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -304 -200 209 0 -1660 -830 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/B" "sum_gen_optimized_unrouted_0/xor_optimized_1/B"
merge "sum_gen_optimized_unrouted_0/xor_optimized_1/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/C" "pg_gen_optimized_unrouted_0/xor_optimized_2/Y"
merge "pg_gen_optimized_unrouted_0/xor_optimized_2/Y" "cla_gen_cmos_unrouted_0/nand_cmos_2/A"
merge "cla_gen_cmos_unrouted_0/nand_cmos_2/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_2/A" "m1_175_32#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_11/gnd" "m1_579_367#" -24.048 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0 0 0 0 0 0 0
merge "m1_579_367#" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/gnd"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/gnd" "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_1/gnd" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_3/gnd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_3/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_2/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_1/gnd" "pg_gen_optimized_unrouted_0/nand_cmos_0/gnd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_0/gnd" "pg_gen_optimized_unrouted_0/inv_cmos_3/gnd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_3/gnd" "pg_gen_optimized_unrouted_0/inv_cmos_2/gnd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_2/gnd" "pg_gen_optimized_unrouted_0/inv_cmos_1/gnd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_1/gnd" "pg_gen_optimized_unrouted_0/inv_cmos_0/gnd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_0/gnd" "m1_23_227#"
merge "m1_23_227#" "cla_gen_cmos_unrouted_0/inv_cmos_6/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_6/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_5/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_5/gnd" "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_4/gnd" "m1_271_272#"
merge "m1_271_272#" "m1_553_363#"
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" -113.927 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -424 -222 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_7/OUT" "m3_331_n169#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" -2441.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -409 -206 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_12/OUT" "m1_751_n167#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_2/Y" "S0" -23.6136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_11/vdd" "m1_583_265#" -2052.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -902 -1504 0 0 0 0 0 0 0 0 0 0
merge "m1_583_265#" "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/vdd"
merge "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd"
merge "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd"
merge "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_3/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_2/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_2/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_1/vdd" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_6/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_6/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_0/vdd" "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd"
merge "cla_gen_cmos_unrouted_0/nand_cmos_1/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_5/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_5/vdd" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/vdd"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_1/vdd" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/vdd"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_4/vdd" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/vdd"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_3/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_13/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_13/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_12/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_12/vdd" "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd"
merge "cla_gen_cmos_unrouted_0/inv_cmos_10/vdd" "m1_241_103#"
merge "m1_241_103#" "m1_708_n101#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_10/IN" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" -19.2996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/Y" "m1_690_n167#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_3/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" -176.042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375 -230 0 0 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/nand_cmos_2/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_1/vdd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_1/vdd" "pg_gen_optimized_unrouted_0/nand_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/nand_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/inv_cmos_0/vdd" "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/vdd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/vdd" "m1_10_103#"
merge "m1_10_103#" "m1_55_103#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_3/B" "cla_gen_cmos_unrouted_0/nand_cmos_0/A" -3530.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 -876 -446 -400 -200 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nand_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/A" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/A" "pg_gen_optimized_unrouted_0/xor_optimized_0/Y"
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/Y" "m1_51_32#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_10/OUT" "C4" -758.344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 -8 -260 -142 0 0 0 0 0 0 25 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" -14.7684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -16 0 0 0 0 0 0 0 0 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" "m1_730_201#"
merge "m1_730_201#" "m1_780_201#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_11/OUT" "sum_gen_optimized_unrouted_0/xor_optimized_3/A" -392.183 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1240 -620 0 0 0 0 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_3/A" "m3_595_331#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_1/Y" "S1" -46.518 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" -18.036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18 0 0 0 0 0 0 0 0 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" "m1_730_1#"
merge "m1_730_1#" "m1_779_1#"
merge "cla_gen_cmos_unrouted_0/nand_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" -4798.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 -400 -200 -1200 -600 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_1/A" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/A" "sum_gen_optimized_unrouted_0/xor_optimized_0/B"
merge "sum_gen_optimized_unrouted_0/xor_optimized_0/B" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/B" "pg_gen_optimized_unrouted_0/xor_optimized_1/Y"
merge "pg_gen_optimized_unrouted_0/xor_optimized_1/Y" "m1_113_32#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_0/Y" "S2" -838.536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -728 -376 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_3/Y" "S3" -81.6354 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -272 -148 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/nand_cmos_0/A" "pg_gen_optimized_unrouted_0/xor_optimized_0/B" -819.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -14 -30 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/B" "m1_11_154#"
merge "m1_11_154#" "m2_32_39#"
merge "m2_32_39#" "B3"
merge "cla_gen_cmos_unrouted_0/inv_cmos_11/IN" "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" -16.032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/Y" "m1_565_331#"
merge "sum_gen_optimized_unrouted_0/xor_optimized_1/A" "cla_gen_cmos_unrouted_0/inv_cmos_13/OUT" -219.359 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -400 -200 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_13/OUT" "m1_781_n167#"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_1/C" "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" -2535.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 0 0 0 0 0 -1228 -610 0 0
merge "pg_gen_optimized_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_0/D" "cla_gen_cmos_unrouted_0/nor_cmos_0/B"
merge "cla_gen_cmos_unrouted_0/nor_cmos_0/B" "cla_gen_cmos_unrouted_0/nand_cmos_2/B"
merge "cla_gen_cmos_unrouted_0/nand_cmos_2/B" "m1_252_169#"
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/OUT" "m1_33_33#" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_0/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" -540.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/A" "m1_363_13#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_2/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" -1222.58 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -8 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/C" "cla_gen_cmos_unrouted_0/m1_375_n82#"
merge "cla_gen_cmos_unrouted_0/m1_375_n82#" "m1_535_9#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_1/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" -921.424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 -284 -226 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/B" "m1_457_6#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_3/A" "pg_gen_optimized_unrouted_0/xor_optimized_3/B" -745.294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 -16 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_3/B" "m1_197_155#"
merge "m1_197_155#" "B0"
merge "pg_gen_optimized_unrouted_0/nand_cmos_3/B" "pg_gen_optimized_unrouted_0/xor_optimized_3/A" -2235.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -472 -240 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_3/A" "A0"
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/B" "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" -62.0568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_8/OUT" "m3_405_n169#"
merge "cla_gen_cmos_unrouted_0/nor_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" -89.1579 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_9/OUT" "m3_476_n169#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_3/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" -2815.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -576 -288 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/D" "m1_597_33#"
merge "pg_gen_optimized_unrouted_0/xor_optimized_3/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" -61.1664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -56 0 0 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_2/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_1/inv_cmos_0/gnd" "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd"
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/inv_cmos_0/gnd" "m1_23_0#"
merge "pg_gen_optimized_unrouted_0/inv_cmos_0/OUT" "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" -3944.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 -2053 -1826 0 0
merge "cla_gen_cmos_unrouted_0/nor_5_cmos_0/E" "m1_67_169#"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/D" "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" -618.879 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -8 0 0 -2182 -1153 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/inv_cmos_1/OUT" "cla_gen_cmos_unrouted_0/nand_cmos_0/B"
merge "cla_gen_cmos_unrouted_0/nand_cmos_0/B" "m1_129_169#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_1/A" "pg_gen_optimized_unrouted_0/xor_optimized_1/B" -749.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -4 -18 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_1/B" "m1_73_154#"
merge "m1_73_154#" "B2"
merge "sum_gen_optimized_unrouted_0/xor_optimized_2/B" "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" -4552.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -8 -400 -200 -278 -154 -1200 -600 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/C" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/D"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/D" "pg_gen_optimized_unrouted_0/xor_optimized_3/Y"
merge "pg_gen_optimized_unrouted_0/xor_optimized_3/Y" "cla_gen_cmos_unrouted_0/nand_cmos_3/A"
merge "cla_gen_cmos_unrouted_0/nand_cmos_3/A" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_2/B" "m1_237_32#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_2/A" "pg_gen_optimized_unrouted_0/m1_132_168#" -738.295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -16 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/m1_132_168#" "pg_gen_optimized_unrouted_0/xor_optimized_2/B"
merge "pg_gen_optimized_unrouted_0/xor_optimized_2/B" "m1_135_154#"
merge "m1_135_154#" "B1"
merge "cla_gen_cmos_unrouted_0/nand_4_cmos_1/D" "sum_gen_optimized_unrouted_0/xor_optimized_2/A" -7333.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1239 -1027 0 0 0 0 0 0 0 0
merge "sum_gen_optimized_unrouted_0/xor_optimized_2/A" "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E"
merge "cla_gen_cmos_unrouted_0/nand_5_cmos_0/E" "cla_gen_cmos_unrouted_0/nand_cmos_3/B"
merge "cla_gen_cmos_unrouted_0/nand_cmos_3/B" "cla_gen_cmos_unrouted_0/m1_176_n77#"
merge "cla_gen_cmos_unrouted_0/m1_176_n77#" "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_2/C" "C0"
merge "cla_gen_cmos_unrouted_0/inv_cmos_13/IN" "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" -142.277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 -200 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_cmos_0/Y" "m3_584_n130#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_1/B" "pg_gen_optimized_unrouted_0/xor_optimized_1/A" -2942.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -744 -376 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_1/A" "A2"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/C" "cla_gen_cmos_unrouted_0/inv_cmos_6/OUT" -1588.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -343 -200 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/inv_cmos_6/OUT" "m1_487_173#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_2/B" "pg_gen_optimized_unrouted_0/xor_optimized_2/A" -2475.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -216 -302 0 0 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/xor_optimized_2/A" "A1"
merge "cla_gen_cmos_unrouted_0/nand_cmos_1/B" "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" -2906.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 -800 -400 0 0 0 0 0 0
merge "pg_gen_optimized_unrouted_0/inv_cmos_2/OUT" "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C"
merge "cla_gen_cmos_unrouted_0/nand_3_cmos_0/C" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C"
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/C" "m1_191_169#"
merge "cla_gen_cmos_unrouted_0/inv_cmos_12/IN" "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" -119.807 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -288 -144 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/nor_3_cmos_0/Y" "m3_538_n80#"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/A" "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" -1046.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -40 -344 -176 0 0 0 0 0 0 -25 -20
merge "cla_gen_cmos_unrouted_0/inv_cmos_4/OUT" "m1_347_173#"
merge "pg_gen_optimized_unrouted_0/nand_cmos_0/B" "pg_gen_optimized_unrouted_0/xor_optimized_0/A" -908.583 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -8 0 -18 0 0 0 0 0 0 0 -5
merge "pg_gen_optimized_unrouted_0/xor_optimized_0/A" "A3"
merge "cla_gen_cmos_unrouted_0/nor_4_cmos_0/B" "cla_gen_cmos_unrouted_0/m1_160_258#" -1089.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -8 -200 -200 0 0 0 0 0 0 0 0
merge "cla_gen_cmos_unrouted_0/m1_160_258#" "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT"
merge "cla_gen_cmos_unrouted_0/inv_cmos_5/OUT" "m1_425_173#"
