NDSummary.OnToolTipsLoaded("File9:uvm_sqr_ifs.svh",{1356:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1356\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_sqr_if_base#<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T1=uvm_object, T2=T1)</span></div></div></div><div class=\"TTSummary\">This class defines an interface for sequence drivers to communicate with sequencers. The driver requires the interface via a port, and the sequencer implements it and provides it via an export.</div></div>",1358:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1358\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"7\" data-NarrowColumnCount=\"6\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/7\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">virtual function void</span> item_done(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">T2&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">t</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"2/5/3/6\" style=\"grid-area:1/6/2/7\"><span class=\"SHKeyword\">null</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/7/2/8\" data-NarrowGridArea=\"3/1/4/7\" style=\"grid-area:1/7/2/8\">)</div></div></div></div><div class=\"TTSummary\">Indicates that the request is completed to the sequencer.&nbsp; Any &lt;uvm_sequence_base::wait_for_item_done&gt; calls made by a sequence for this item will return.</div></div>",1359:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1359\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">virtual function bit</span> has_do_available()</div></div><div class=\"TTSummary\">Indicates whether a sequence item is available for immediate processing.&nbsp; Implementations should return 1 if an item is available, 0 otherwise.</div></div>"});