# do g07_lab3.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g07_stack52
# 
# Top level modules:
# 	g07_stack52
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g07_stack52_vlg_sample_tst
# -- Compiling module g07_stack52_vlg_check_tst
# -- Compiling module g07_stack52_vlg_vec_tst
# 
# Top level modules:
# 	g07_stack52_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.g07_stack52_vlg_vec_tst 
# Loading work.g07_stack52_vlg_vec_tst
# Loading work.g07_stack52
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.g07_stack52_vlg_sample_tst
# Loading work.g07_stack52_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from g07_lab3_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from g07_lab3_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /g07_stack52_vlg_vec_tst File: g07_lab3.vt
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Gareth  Hostname: GARETHPETERS  ProcessID: 2544
# 
#           Attempting to use alternate WLF file "./wlftxk34w2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxk34w2
# 
# Simulation passed !
# ** Note: $finish    : g07_lab3.vt(417)
#    Time: 2 us  Iteration: 0  Instance: /g07_stack52_vlg_vec_tst/tb_out
