###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID ylva.fransg.eit.lth.se)
#  Generated on:      Fri May 24 17:22:37 2024
#  Design:            pulpino_top_rtl_w_pads
#  Command:           report_ccopt_clock_trees -filename ./clktree_ccopt.rpt 
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                        199      1932.840       1.139
Inverters                        0         0.000       0.000
Integrated Clock Gates           0         0.000       0.000
Non-Integrated Clock Gates      31        80.600       0.030
Clock Logic                      5     11346.840       0.014
All                            235     13360.280       1.183
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     19761.733
Leaf     101377.240
Total    121138.973
--------------------


Clock DAG capacitances:
=======================

-----------------------------------
Type     Gate      Wire      Total
-----------------------------------
Top       0.000     0.000     0.000
Trunk     5.272     2.895     8.168
Leaf     14.641    16.576    31.217
Total    19.914    19.471    39.385
-----------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
13453    14.673     0.001       0.001      0.001    0.025
---------------------------------------------------------


Clock DAG net violations:
=========================

-------------------------------------------------------------------------
Type          Units    Count    Average    Std. Dev.    Top 10 violations
-------------------------------------------------------------------------
Transition    ns         1       0.000       0.000      [0.000]
-------------------------------------------------------------------------


Clock DAG transition distribution:
==================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                             Violations
                                                                         Under Target                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       70      0.090       0.053      0.000    0.192    {10 < 0.040ns, 30 < 0.080ns, 13 < 0.120ns, 5 < 0.160ns, 12 < 0.200ns}          -
Leaf        0.200      168      0.156       0.038      0.070    0.200    {2 < 0.080ns, 40 < 0.120ns, 30 < 0.160ns, 95 < 0.200ns}                  {1 < 0.240ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------
Name                Type      Inst     Inst Area 
                              Count    (um^2)
-------------------------------------------------
HS65_LL_CNBFX124    buffer     17        300.560
HS65_LL_CNBFX103    buffer     16        241.280
HS65_LL_CNBFX82     buffer     41        490.360
HS65_LL_CNBFX62     buffer     16        149.760
HS65_LL_CNBFX58     buffer     11        102.960
HS65_LL_CNBFX55     buffer     10         88.400
HS65_LL_CNBFX52     buffer     14        123.760
HS65_LL_CNBFX48     buffer     15        117.000
HS65_LL_CNBFX45     buffer      9         70.200
HS65_LL_CNBFX41     buffer      5         31.200
HS65_LL_CNBFX38     buffer      4         24.960
HS65_LL_CNBFX34     buffer     11         62.920
HS65_LL_CNBFX31     buffer      9         51.480
HS65_LL_CNBFX27     buffer      2         10.400
HS65_LL_CNBFX24     buffer      3         15.600
HS65_LL_CNBFX21     buffer      2          7.280
HS65_LL_CNBFX17     buffer      2          7.280
HS65_LL_CNBFX14     buffer      6         18.720
HS65_LL_CNBFX10     buffer      6         18.720
HS65_LL_AND2X4      nicg       31         80.600
HS65_LL_XOR2X35     logic       1         11.440
HS65_LL_XOR2X27     logic       1         10.400
CPAD_S_74x50u_IN    logic       3      11325.000
-------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire    Gate    Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap     cap     
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)    (pF)    
                                                                                                                                                  (Ohms)                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           12651        0        0       31          33          0       31      186      0        1         0          31      100    938.68   10577.6     5612.160   17.846  16.322  clk
clk_jtag        243        0        0        0           0          0        0        5      0        2         0           4      100    694.88    8067.88    3840.000    0.573   1.644  jtag_clk
clk_spi         495        0        0        0           0          0        0        8      0        2         0           6      100    915.6    10495.5     3908.120    1.052   1.947  spi_clk
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3 clock trees contain a total of 3 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
3 clock trees contain a total of 3 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Summary across all clock trees :
================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire    Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap     cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)    (pF)
                                                                                                                                                          (Ohms)                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  13389        0        0       31          33          0       31      199      0        5         0          31       3.8      100    79.8929  938.680   1057.759    13360.280  19.471  19.914
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.001   163.511   938.680  164.831
Source-sink manhattan distance (um)   0.000   150.519   914.545  158.698
Source-sink resistance (Ohm)          0.001   206.502  1057.759  184.689
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 2                 0               0             0             0
clk_jtag            2                 0               0             0            61
clk_spi             2                 0               0             0             0
---------------------------------------------------------------------------------------
Total               6                 0               0             0            61
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 6 clock tree pins with max capacitance violations.
Found a total of 6 max capacitance violations.
Total violation amount 3.713pF.

Max capacitance violation summary across all clock trees - Top 6 violations:
============================================================================

Target and measured capacitances (in pF):

--------------------------------------------------------------------------------------------------
Half corner    Violation  Capacitance  Capacitance  Target                     Pin
               amount     target       achieved     source                     
--------------------------------------------------------------------------------------------------
SS:setup.late    1.244       0.140        1.384     library_or_sdc_constraint  jtag_clk_pad/COREIO
SS:setup.late    1.242       0.140        1.382     library_or_sdc_constraint  clkpad/COREIO
SS:setup.late    1.227       0.140        1.367     library_or_sdc_constraint  spi_clk_pad/COREIO
SS:setup.late    0.000       0.000        0.000     clock_root_forced          jtag_clk
SS:setup.late    0.000       0.000        0.000     clock_root_forced          clk
SS:setup.late    0.000       0.000        0.000     clock_root_forced          spi_clk
--------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 61 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Half corner    Violation  Slew    Slew      Dont   Ideal  Target          Pin
               amount     target  achieved  touch  net?   source          
                                            net?                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/CP
SS:setup.late    0.000    0.200    0.200    N      N      auto extracted  pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/CP
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 31
Minimum clock gating depth :  1
Maximum clock gating depth :  1
Clock gate area (um^2)     : 80.600

Clock Tree Buffering Structure (Logical):

# Buffers             :  186
# Inverters           :    0
  Total               :  186
Minimum depth         :    4
Maximum depth         :   10
Buffering area (um^2) : 1756.560

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     31        838        0        0       31          32          0
  1       0      11813        0        0        0           1          0
---------------------------------------------------------------------------
Total    31      12651        0        0       31          33          0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.049          0.054         0.064          0.063      ignored             -      ignored             -
FF:hold.late       0.053          0.054         0.067          0.066      ignored             -      ignored             -
SS:setup.early     0.187          0.186         0.188          0.168      ignored             -      ignored             -
SS:setup.late      0.199          0.186         0.192          0.173      auto extracted   0.200     auto extracted   0.200
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_jtag
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  5
# Inverters           :  0
  Total               :  5
Minimum depth         :  4
Maximum depth         :  4
Buffering area (um^2) : 54.600

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        243         0        0       0           0           0
---------------------------------------------------------------------------
Total    0        243         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.079          0.085         0.046          0.046      ignored             -      ignored             -
FF:hold.late       0.085          0.085         0.051          0.051      ignored             -      ignored             -
SS:setup.early     0.188          0.193         0.169          0.155      ignored             -      ignored             -
SS:setup.late      0.200          0.194         0.186          0.170      auto extracted  *0.200     auto extracted   0.200
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_spi
==============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   8
# Inverters           :   0
  Total               :   8
Minimum depth         :   5
Maximum depth         :   5
Buffering area (um^2) : 121.680

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        495         0        0       0           0           0
---------------------------------------------------------------------------
Total    0        495         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.077          0.082         0.070          0.070      ignored             -      ignored             -
FF:hold.late       0.082          0.082         0.078          0.077      ignored             -      ignored             -
SS:setup.early     0.188          0.190         0.169          0.164      ignored             -      ignored             -
SS:setup.late      0.199          0.191         0.186          0.180      auto extracted   0.200     auto extracted   0.200
-------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

