
*** Running vivado
    with args -log AES_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_TOP.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AES_TOP.tcl -notrace
Command: synth_design -top AES_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 325.055 ; gain = 88.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AES_TOP' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/AES_TOP.v:4]
INFO: [Synth 8-638] synthesizing module 'aescipher' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:7]
INFO: [Synth 8-638] synthesizing module 'rounds' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'KeyGeneration' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:30]
WARNING: [Synth 8-567] referenced signal 'decrypt' should be on the sensitivity list [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:11]
INFO: [Synth 8-256] done synthesizing module 'KeyGeneration' (1#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:3]
INFO: [Synth 8-638] synthesizing module 'subbytes' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/sbox.v:23]
WARNING: [Synth 8-567] referenced signal 'decrypt' should be on the sensitivity list [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/sbox.v:32]
INFO: [Synth 8-256] done synthesizing module 'sbox' (2#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (3#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-638] synthesizing module 'shiftrow' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-256] done synthesizing module 'shiftrow' (4#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-638] synthesizing module 'inv_mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1844]
INFO: [Synth 8-638] synthesizing module 'inv_word_mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1800]
INFO: [Synth 8-638] synthesizing module 'inv_byte_mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1756]
INFO: [Synth 8-638] synthesizing module 'MULE' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1669]
INFO: [Synth 8-638] synthesizing module 'xtimes' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1632]
INFO: [Synth 8-256] done synthesizing module 'xtimes' (5#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1632]
INFO: [Synth 8-256] done synthesizing module 'MULE' (6#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1669]
INFO: [Synth 8-638] synthesizing module 'MULB' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1687]
INFO: [Synth 8-256] done synthesizing module 'MULB' (7#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1687]
INFO: [Synth 8-638] synthesizing module 'MULD' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1705]
INFO: [Synth 8-256] done synthesizing module 'MULD' (8#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1705]
INFO: [Synth 8-638] synthesizing module 'MUL9' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1723]
INFO: [Synth 8-256] done synthesizing module 'MUL9' (9#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1723]
INFO: [Synth 8-256] done synthesizing module 'inv_byte_mix_columns' (10#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1756]
INFO: [Synth 8-256] done synthesizing module 'inv_word_mix_columns' (11#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1800]
INFO: [Synth 8-256] done synthesizing module 'inv_mix_columns' (12#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1844]
INFO: [Synth 8-638] synthesizing module 'mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1825]
INFO: [Synth 8-638] synthesizing module 'word_mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1775]
INFO: [Synth 8-638] synthesizing module 'byte_mix_columns' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1740]
INFO: [Synth 8-638] synthesizing module 'MUL3' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1653]
INFO: [Synth 8-256] done synthesizing module 'MUL3' (13#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1653]
INFO: [Synth 8-256] done synthesizing module 'byte_mix_columns' (14#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1740]
INFO: [Synth 8-256] done synthesizing module 'word_mix_columns' (15#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1775]
INFO: [Synth 8-256] done synthesizing module 'mix_columns' (16#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/mixcolumn.v:1825]
WARNING: [Synth 8-5788] Register rndout_reg in module rounds is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounds.v:37]
WARNING: [Synth 8-5788] Register invMixColIn_reg in module rounds is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounds.v:21]
INFO: [Synth 8-256] done synthesizing module 'rounds' (17#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'rounndlast' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounndlast.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounndlast' (18#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/rounndlast.v:3]
WARNING: [Synth 8-5788] Register r0_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:24]
WARNING: [Synth 8-5788] Register r1_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:25]
WARNING: [Synth 8-5788] Register r2_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:26]
WARNING: [Synth 8-5788] Register r3_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:27]
WARNING: [Synth 8-5788] Register r4_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:28]
WARNING: [Synth 8-5788] Register r5_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:29]
WARNING: [Synth 8-5788] Register r6_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:30]
WARNING: [Synth 8-5788] Register r7_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:31]
WARNING: [Synth 8-5788] Register r8_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:32]
WARNING: [Synth 8-5788] Register r9_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:33]
WARNING: [Synth 8-5788] Register r10_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:34]
WARNING: [Synth 8-5788] Register r11_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:35]
WARNING: [Synth 8-5788] Register r12_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:36]
WARNING: [Synth 8-5788] Register r13_reg_reg in module aescipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3848] Net ready_o in module/entity aescipher does not have driver. [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:9]
WARNING: [Synth 8-3848] Net keyout13 in module/entity aescipher does not have driver. [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:20]
INFO: [Synth 8-256] done synthesizing module 'aescipher' (19#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:7]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:21]
	Parameter bit_time bound to: 868 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ledout_reg was removed.  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:74]
WARNING: [Synth 8-5788] Register tx_buff_reg[19] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[18] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[17] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[16] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (20#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:21]
WARNING: [Synth 8-3848] Net finalDone in module/entity AES_TOP does not have driver. [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/AES_TOP.v:14]
INFO: [Synth 8-256] done synthesizing module 'AES_TOP' (21#1) [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/AES_TOP.v:4]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[127]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[126]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[125]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[124]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[123]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[122]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[121]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[120]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[119]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[118]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[117]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[116]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[115]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[114]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[113]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[112]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[111]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[110]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[109]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[108]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[107]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[106]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[105]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[104]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[103]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[102]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[101]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[100]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[99]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[98]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[97]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[96]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[95]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[94]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[93]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[92]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[91]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[90]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[89]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[88]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[87]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[86]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[85]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[84]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[83]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[82]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[81]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[80]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[79]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[78]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[77]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[76]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[75]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[74]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[73]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[72]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[71]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[70]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[69]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[68]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[67]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[66]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[65]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[64]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[63]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[62]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[61]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[60]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[59]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[58]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[57]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[56]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[55]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[54]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[53]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[52]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[51]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[50]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[49]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[48]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[47]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[46]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[45]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[44]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[43]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[42]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[41]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[40]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[39]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[38]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[37]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[36]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[35]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[34]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[33]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[32]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[31]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[30]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[29]
WARNING: [Synth 8-3331] design KeyGeneration has unconnected port key[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 375.035 ; gain = 138.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[127] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[126] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[125] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[124] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[123] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[122] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[121] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[120] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[119] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[118] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[117] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[116] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[115] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[114] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[113] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[112] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[111] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[110] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[109] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[108] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[107] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[106] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[105] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[104] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[103] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[102] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[101] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[100] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[99] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[98] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[97] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[96] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[95] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[94] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[93] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[92] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[91] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[90] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[89] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[88] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[87] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[86] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[85] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[84] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[83] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[82] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[81] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[80] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[79] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[78] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[77] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[76] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[75] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[74] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[73] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[72] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[71] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[70] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[69] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[68] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[67] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[66] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[65] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[64] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[63] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[62] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[61] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[60] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[59] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[58] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[57] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[56] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[55] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[54] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[53] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[52] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[51] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[50] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[49] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[48] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[47] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[46] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[45] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[44] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[43] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[42] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[41] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[40] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[39] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[38] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[37] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[36] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[35] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[34] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[33] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[32] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[31] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[30] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[29] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
WARNING: [Synth 8-3295] tying undriven pin r14:keylastin[28] to constant 0 [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/aescipher.v:37]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 375.035 ; gain = 138.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AES_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AES_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 797.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 797.398 ; gain = 561.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 797.398 ; gain = 561.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 797.398 ; gain = 561.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'keyout_reg' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/KeyGeneration.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/sbox.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 797.398 ; gain = 561.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |          13|      7565|
|2     |aescipher__GC0 |           1|      5585|
|3     |uart_tx        |           1|      3262|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 29    
	   3 Input      8 Bit         XORs := 624   
	   2 Input      8 Bit         XORs := 416   
	   4 Input      8 Bit         XORs := 416   
	   2 Input      4 Bit         XORs := 2912  
+---Registers : 
	              128 Bit    Registers := 79    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  30 Input    128 Bit        Muxes := 14    
	   2 Input    128 Bit        Muxes := 40    
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 419   
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KeyGeneration__1 
Detailed RTL Component Info : 
+---Muxes : 
	  30 Input    128 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module sbox__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module shiftrow__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module xtimes__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__7 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__6 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__5 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__11 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__10 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__9 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__15 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__14 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__13 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__12 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns__3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULE 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULB 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MULD 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xtimes__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module inv_byte_mix_columns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__7 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__6 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__5 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__11 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__10 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__9 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__15 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__14 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__13 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__12 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns__3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module xtimes__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module xtimes__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUL3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module byte_mix_columns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
Module rounds 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
Module KeyGeneration 
Detailed RTL Component Info : 
+---Muxes : 
	  30 Input    128 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module sbox__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module shiftrow 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module rounndlast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module aescipher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 14    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/uart_tx.v:48]
INFO: [Synth 8-3886] merging instance 'rounds:/t0/keyout_reg[21]' (LD) to 'rounds:/t0/keyout_reg[110]'
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q0/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q1/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q2/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q3/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q4/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q5/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q6/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q7/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q8/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q9/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q10/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[4]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[3]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[2]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[1]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q11/c_reg[0]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q12/c_reg[7]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q12/c_reg[6]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q12/c_reg[5]) is unused and will be removed from module rounds.
WARNING: [Synth 8-3332] Sequential element (t1/q12/c_reg[4]) is unused and will be removed from module rounds.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[0]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[2] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[3]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[4]' (LD) to 'u1i_0/r14/t0/keyout_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[5]' (LD) to 'u1i_0/r14/t0/keyout_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[11] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[12]' (LD) to 'u1i_0/r14/t0/keyout_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[13] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[14]' (LD) to 'u1i_0/r14/t0/keyout_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[15]' (LD) to 'u1i_0/r14/t0/keyout_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[16]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[17] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[18]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[20] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[21]' (LD) to 'u1i_0/r14/t0/keyout_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[22]' (LD) to 'u1i_0/r14/t0/keyout_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[24]' (LD) to 'u1i_0/r14/t0/keyout_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[28] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[29]' (LD) to 'u1i_0/r14/t0/keyout_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[30]' (LD) to 'u1i_0/r14/t0/keyout_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[32]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[33]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[34]' (LD) to 'u1i_0/r14/t0/keyout_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[35] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[36]' (LD) to 'u1i_0/r14/t0/keyout_reg[37]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[37]' (LD) to 'u1i_0/r14/t0/keyout_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[42] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[43]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[45] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[46]' (LD) to 'u1i_0/r14/t0/keyout_reg[47]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[47]' (LD) to 'u1i_0/r14/t0/keyout_reg[49]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[48]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[49]' (LD) to 'u1i_0/r14/t0/keyout_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[51] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[52]' (LD) to 'u1i_0/r14/t0/keyout_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[55] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[56]' (LD) to 'u1i_0/r14/t0/keyout_reg[57]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[57]' (LD) to 'u1i_0/r14/t0/keyout_reg[58]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[58]' (LD) to 'u1i_0/r14/t0/keyout_reg[60]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[59]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[60]' (LD) to 'u1i_0/r14/t0/keyout_reg[61]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[61]' (LD) to 'u1i_0/r14/t0/keyout_reg[67]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[64] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[65]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[66]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[67]' (LD) to 'u1i_0/r14/t0/keyout_reg[69]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[68] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[69]' (LD) to 'u1i_0/r14/t0/keyout_reg[70]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[70]' (LD) to 'u1i_0/r14/t0/keyout_reg[71]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[71]' (LD) to 'u1i_0/r14/t0/keyout_reg[72]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[72]' (LD) to 'u1i_0/r14/t0/keyout_reg[75]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[73]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[74]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[75]' (LD) to 'u1i_0/r14/t0/keyout_reg[76]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[76]' (LD) to 'u1i_0/r14/t0/keyout_reg[77]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[77]' (LD) to 'u1i_0/r14/t0/keyout_reg[78]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[78]' (LD) to 'u1i_0/r14/t0/keyout_reg[83]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[81] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[82]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[83]' (LD) to 'u1i_0/r14/t0/keyout_reg[88]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[87] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[88]' (LD) to 'u1i_0/r14/t0/keyout_reg[89]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[89]' (LD) to 'u1i_0/r14/t0/keyout_reg[91]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r14/t0/keyout_reg[90] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[91]' (LD) to 'u1i_0/r14/t0/keyout_reg[92]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[92]' (LD) to 'u1i_0/r14/t0/keyout_reg[93]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[93]' (LD) to 'u1i_0/r14/t0/keyout_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[94] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[95]' (LD) to 'u1i_0/r14/t0/keyout_reg[98]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[96]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[97]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[98]' (LD) to 'u1i_0/r14/t0/keyout_reg[99]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[99]' (LD) to 'u1i_0/r14/t0/keyout_reg[102]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[101] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[102]' (LD) to 'u1i_0/r14/t0/keyout_reg[103]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[103]' (LD) to 'u1i_0/r14/t0/keyout_reg[104]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[104]' (LD) to 'u1i_0/r14/t0/keyout_reg[107]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[105]' (LD) to 'u1i_0/r14/t0/keyout_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[106] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[107]' (LD) to 'u1i_0/r14/t0/keyout_reg[108]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[108]' (LD) to 'u1i_0/r14/t0/keyout_reg[109]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[109]' (LD) to 'u1i_0/r14/t0/keyout_reg[110]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[110]' (LD) to 'u1i_0/r14/t0/keyout_reg[114]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[113] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[114]' (LD) to 'u1i_0/r14/t0/keyout_reg[115]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[115]' (LD) to 'u1i_0/r14/t0/keyout_reg[116]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[116]' (LD) to 'u1i_0/r14/t0/keyout_reg[117]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[117]' (LD) to 'u1i_0/r14/t0/keyout_reg[118]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[118]' (LD) to 'u1i_0/r14/t0/keyout_reg[119]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[119]' (LD) to 'u1i_0/r14/t0/keyout_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[121] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r14/t0/keyout_reg[122]' (LD) to 'u1i_0/r14/t0/keyout_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r14/t0/keyout_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T1/\tx_buff_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T1/\tx_buff_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T1/\tx_buff_reg[17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T1/\tx_buff_reg[16][7] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[0]' (FDE) to 'u1i_0/r0_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[3]' (FDE) to 'u1i_0/r0_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[4]' (FDE) to 'u1i_0/r0_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[5]' (FDE) to 'u1i_0/r0_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[12]' (FDE) to 'u1i_0/r0_reg_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[14]' (FDE) to 'u1i_0/r0_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[15]' (FDE) to 'u1i_0/r0_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[16]' (FDE) to 'u1i_0/r0_reg_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[18]' (FDE) to 'u1i_0/r0_reg_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[21]' (FDE) to 'u1i_0/r0_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[22]' (FDE) to 'u1i_0/r0_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[23] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[24]' (FDE) to 'u1i_0/r0_reg_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[28] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[29]' (FDE) to 'u1i_0/r0_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[30]' (FDE) to 'u1i_0/r0_reg_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[32]' (FDE) to 'u1i_0/r0_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[33]' (FDE) to 'u1i_0/r0_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[34]' (FDE) to 'u1i_0/r0_reg_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[35] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[36]' (FDE) to 'u1i_0/r0_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[37]' (FDE) to 'u1i_0/r0_reg_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[42] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[43]' (FDE) to 'u1i_0/r0_reg_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[45] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[46]' (FDE) to 'u1i_0/r0_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[47]' (FDE) to 'u1i_0/r0_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[48]' (FDE) to 'u1i_0/r0_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[49]' (FDE) to 'u1i_0/r0_reg_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[51] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[52]' (FDE) to 'u1i_0/r0_reg_reg[69]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[55] )
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[56]' (FDE) to 'u1i_0/r0_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[57]' (FDE) to 'u1i_0/r0_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'u1i_0/r0_reg_reg[58]' (FDE) to 'u1i_0/r0_reg_reg[59]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1i_0/\r0_reg_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1i_0/\r0_reg_reg[86] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 954.785 ; gain = 718.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sbox        | c            | 256x8         | LUT            | 
|sbox        | c            | 256x8         | LUT            | 
|rounds      | t1/q0/c      | 256x8         | LUT            | 
|rounds      | t1/q0/c      | 256x8         | LUT            | 
|rounds      | t1/q1/c      | 256x8         | LUT            | 
|rounds      | t1/q1/c      | 256x8         | LUT            | 
|rounds      | t1/q2/c      | 256x8         | LUT            | 
|rounds      | t1/q2/c      | 256x8         | LUT            | 
|rounds      | t1/q3/c      | 256x8         | LUT            | 
|rounds      | t1/q3/c      | 256x8         | LUT            | 
|rounds      | t1/q4/c      | 256x8         | LUT            | 
|rounds      | t1/q4/c      | 256x8         | LUT            | 
|rounds      | t1/q5/c      | 256x8         | LUT            | 
|rounds      | t1/q5/c      | 256x8         | LUT            | 
|rounds      | t1/q6/c      | 256x8         | LUT            | 
|rounds      | t1/q6/c      | 256x8         | LUT            | 
|rounds      | t1/q7/c      | 256x8         | LUT            | 
|rounds      | t1/q7/c      | 256x8         | LUT            | 
|rounds      | t1/q8/c      | 256x8         | LUT            | 
|rounds      | t1/q8/c      | 256x8         | LUT            | 
|rounds      | t1/q9/c      | 256x8         | LUT            | 
|rounds      | t1/q9/c      | 256x8         | LUT            | 
|rounds      | t1/q10/c     | 256x8         | LUT            | 
|rounds      | t1/q10/c     | 256x8         | LUT            | 
|rounds      | t1/q11/c     | 256x8         | LUT            | 
|rounds      | t1/q11/c     | 256x8         | LUT            | 
|rounds      | t1/q12/c     | 256x8         | LUT            | 
|rounds      | t1/q12/c     | 256x8         | LUT            | 
|rounds      | t1/q13/c     | 256x8         | LUT            | 
|rounds      | t1/q13/c     | 256x8         | LUT            | 
|rounds      | t1/q14/c     | 256x8         | LUT            | 
|rounds      | t1/q14/c     | 256x8         | LUT            | 
|rounds      | t1/q16/c     | 256x8         | LUT            | 
|rounds      | t1/q16/c     | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q0/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q0/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q1/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q1/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q2/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q2/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q3/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q3/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q4/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q4/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q5/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q5/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q6/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q6/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q7/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q7/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q8/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q8/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q9/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q9/c  | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q10/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q10/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q11/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q11/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q12/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q12/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q13/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q13/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q14/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q14/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q16/c | 256x8         | LUT            | 
|AES_TOP     | r14/t1/q16/c | 256x8         | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |           1|      4937|
|2     |aescipher__GC0 |           1|      4003|
|3     |uart_tx        |           1|      1118|
|4     |rounds__1      |           1|      5450|
|5     |rounds__2      |           1|      5440|
|6     |rounds__3      |           1|      5456|
|7     |rounds__4      |           1|      5454|
|8     |rounds__5      |           1|      5452|
|9     |rounds__6      |           1|      5911|
|10    |rounds__7      |           1|      5442|
|11    |rounds__8      |           1|      5438|
|12    |rounds__9      |           1|      5462|
|13    |rounds__10     |           1|      5454|
|14    |rounds__11     |           1|      5443|
|15    |rounds__12     |           1|      5456|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 1110.191 ; gain = 873.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 1110.488 ; gain = 874.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |rounds         |           1|      4937|
|2     |aescipher__GC0 |           1|      4003|
|3     |uart_tx        |           1|      1118|
|4     |rounds__1      |           1|      5450|
|5     |rounds__2      |           1|      5440|
|6     |rounds__3      |           1|      5456|
|7     |rounds__4      |           1|      5454|
|8     |rounds__5      |           1|      5452|
|9     |rounds__6      |           1|      5911|
|10    |rounds__7      |           1|      5442|
|11    |rounds__8      |           1|      5438|
|12    |rounds__9      |           1|      5462|
|13    |rounds__10     |           1|      5454|
|14    |rounds__11     |           1|      5443|
|15    |rounds__12     |           1|      5456|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:57 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:04 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:08 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |    16|
|4     |LUT2   |  1591|
|5     |LUT3   |  2709|
|6     |LUT4   |   851|
|7     |LUT5   |  2619|
|8     |LUT6   | 19945|
|9     |MUXF7  |  6874|
|10    |FDCE   |  5247|
|11    |FDPE   |     3|
|12    |FDRE   |  5030|
|13    |IBUF   |     5|
|14    |OBUF   |     1|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             | 44896|
|2     |  T1        |uart_tx      |   506|
|3     |  u1        |aescipher    | 44382|
|4     |    r1      |rounds       |  3157|
|5     |      t1    |subbytes_231 |   507|
|6     |        q0  |sbox_232     |    32|
|7     |        q1  |sbox_233     |    32|
|8     |        q10 |sbox_234     |    32|
|9     |        q11 |sbox_235     |    32|
|10    |        q12 |sbox_236     |    32|
|11    |        q13 |sbox_237     |    32|
|12    |        q14 |sbox_238     |    32|
|13    |        q16 |sbox_239     |    27|
|14    |        q2  |sbox_240     |    32|
|15    |        q3  |sbox_241     |    32|
|16    |        q4  |sbox_242     |    32|
|17    |        q5  |sbox_243     |    32|
|18    |        q6  |sbox_244     |    32|
|19    |        q7  |sbox_245     |    32|
|20    |        q8  |sbox_246     |    32|
|21    |        q9  |sbox_247     |    32|
|22    |    r10     |rounds_0     |  3157|
|23    |      t1    |subbytes_214 |   505|
|24    |        q0  |sbox_215     |    32|
|25    |        q1  |sbox_216     |    32|
|26    |        q10 |sbox_217     |    32|
|27    |        q11 |sbox_218     |    32|
|28    |        q12 |sbox_219     |    32|
|29    |        q13 |sbox_220     |    32|
|30    |        q14 |sbox_221     |    32|
|31    |        q16 |sbox_222     |    25|
|32    |        q2  |sbox_223     |    32|
|33    |        q3  |sbox_224     |    32|
|34    |        q4  |sbox_225     |    32|
|35    |        q5  |sbox_226     |    32|
|36    |        q6  |sbox_227     |    32|
|37    |        q7  |sbox_228     |    32|
|38    |        q8  |sbox_229     |    32|
|39    |        q9  |sbox_230     |    32|
|40    |    r11     |rounds_1     |  3160|
|41    |      t1    |subbytes_197 |   517|
|42    |        q0  |sbox_198     |    32|
|43    |        q1  |sbox_199     |    32|
|44    |        q10 |sbox_200     |    32|
|45    |        q11 |sbox_201     |    32|
|46    |        q12 |sbox_202     |    32|
|47    |        q13 |sbox_203     |    32|
|48    |        q14 |sbox_204     |    32|
|49    |        q16 |sbox_205     |    37|
|50    |        q2  |sbox_206     |    32|
|51    |        q3  |sbox_207     |    32|
|52    |        q4  |sbox_208     |    32|
|53    |        q5  |sbox_209     |    32|
|54    |        q6  |sbox_210     |    32|
|55    |        q7  |sbox_211     |    32|
|56    |        q8  |sbox_212     |    32|
|57    |        q9  |sbox_213     |    32|
|58    |    r12     |rounds_2     |  3160|
|59    |      t1    |subbytes_180 |   516|
|60    |        q0  |sbox_181     |    32|
|61    |        q1  |sbox_182     |    32|
|62    |        q10 |sbox_183     |    32|
|63    |        q11 |sbox_184     |    32|
|64    |        q12 |sbox_185     |    32|
|65    |        q13 |sbox_186     |    32|
|66    |        q14 |sbox_187     |    32|
|67    |        q16 |sbox_188     |    36|
|68    |        q2  |sbox_189     |    32|
|69    |        q3  |sbox_190     |    32|
|70    |        q4  |sbox_191     |    32|
|71    |        q5  |sbox_192     |    32|
|72    |        q6  |sbox_193     |    32|
|73    |        q7  |sbox_194     |    32|
|74    |        q8  |sbox_195     |    32|
|75    |        q9  |sbox_196     |    32|
|76    |    r13     |rounds_3     |  3159|
|77    |      t1    |subbytes_163 |   511|
|78    |        q0  |sbox_164     |    32|
|79    |        q1  |sbox_165     |    32|
|80    |        q10 |sbox_166     |    32|
|81    |        q11 |sbox_167     |    32|
|82    |        q12 |sbox_168     |    32|
|83    |        q13 |sbox_169     |    32|
|84    |        q14 |sbox_170     |    32|
|85    |        q16 |sbox_171     |    31|
|86    |        q2  |sbox_172     |    32|
|87    |        q3  |sbox_173     |    32|
|88    |        q4  |sbox_174     |    32|
|89    |        q5  |sbox_175     |    32|
|90    |        q6  |sbox_176     |    32|
|91    |        q7  |sbox_177     |    32|
|92    |        q8  |sbox_178     |    32|
|93    |        q9  |sbox_179     |    32|
|94    |    r14     |rounndlast   |   450|
|95    |      t1    |subbytes_146 |   405|
|96    |        q0  |sbox_147     |    38|
|97    |        q1  |sbox_148     |    16|
|98    |        q10 |sbox_149     |    34|
|99    |        q11 |sbox_150     |    16|
|100   |        q12 |sbox_151     |    35|
|101   |        q13 |sbox_152     |    16|
|102   |        q14 |sbox_153     |    33|
|103   |        q16 |sbox_154     |    16|
|104   |        q2  |sbox_155     |    36|
|105   |        q3  |sbox_156     |    16|
|106   |        q4  |sbox_157     |    33|
|107   |        q5  |sbox_158     |    16|
|108   |        q6  |sbox_159     |    34|
|109   |        q7  |sbox_160     |    16|
|110   |        q8  |sbox_161     |    34|
|111   |        q9  |sbox_162     |    16|
|112   |      t2    |shiftrow     |    20|
|113   |    r2      |rounds_4     |  3160|
|114   |      t1    |subbytes_129 |   514|
|115   |        q0  |sbox_130     |    32|
|116   |        q1  |sbox_131     |    32|
|117   |        q10 |sbox_132     |    32|
|118   |        q11 |sbox_133     |    32|
|119   |        q12 |sbox_134     |    32|
|120   |        q13 |sbox_135     |    32|
|121   |        q14 |sbox_136     |    32|
|122   |        q16 |sbox_137     |    34|
|123   |        q2  |sbox_138     |    32|
|124   |        q3  |sbox_139     |    32|
|125   |        q4  |sbox_140     |    32|
|126   |        q5  |sbox_141     |    32|
|127   |        q6  |sbox_142     |    32|
|128   |        q7  |sbox_143     |    32|
|129   |        q8  |sbox_144     |    32|
|130   |        q9  |sbox_145     |    32|
|131   |    r3      |rounds_5     |  3160|
|132   |      t1    |subbytes_112 |   512|
|133   |        q0  |sbox_113     |    32|
|134   |        q1  |sbox_114     |    32|
|135   |        q10 |sbox_115     |    32|
|136   |        q11 |sbox_116     |    32|
|137   |        q12 |sbox_117     |    32|
|138   |        q13 |sbox_118     |    32|
|139   |        q14 |sbox_119     |    32|
|140   |        q16 |sbox_120     |    32|
|141   |        q2  |sbox_121     |    32|
|142   |        q3  |sbox_122     |    32|
|143   |        q4  |sbox_123     |    32|
|144   |        q5  |sbox_124     |    32|
|145   |        q6  |sbox_125     |    32|
|146   |        q7  |sbox_126     |    32|
|147   |        q8  |sbox_127     |    32|
|148   |        q9  |sbox_128     |    32|
|149   |    r4      |rounds_6     |  3157|
|150   |      t1    |subbytes_95  |   507|
|151   |        q0  |sbox_96      |    32|
|152   |        q1  |sbox_97      |    32|
|153   |        q10 |sbox_98      |    32|
|154   |        q11 |sbox_99      |    32|
|155   |        q12 |sbox_100     |    32|
|156   |        q13 |sbox_101     |    32|
|157   |        q14 |sbox_102     |    32|
|158   |        q16 |sbox_103     |    27|
|159   |        q2  |sbox_104     |    32|
|160   |        q3  |sbox_105     |    32|
|161   |        q4  |sbox_106     |    32|
|162   |        q5  |sbox_107     |    32|
|163   |        q6  |sbox_108     |    32|
|164   |        q7  |sbox_109     |    32|
|165   |        q8  |sbox_110     |    32|
|166   |        q9  |sbox_111     |    32|
|167   |    r5      |rounds_7     |  3160|
|168   |      t1    |subbytes_78  |   514|
|169   |        q0  |sbox_79      |    32|
|170   |        q1  |sbox_80      |    32|
|171   |        q10 |sbox_81      |    32|
|172   |        q11 |sbox_82      |    32|
|173   |        q12 |sbox_83      |    32|
|174   |        q13 |sbox_84      |    32|
|175   |        q14 |sbox_85      |    32|
|176   |        q16 |sbox_86      |    34|
|177   |        q2  |sbox_87      |    32|
|178   |        q3  |sbox_88      |    32|
|179   |        q4  |sbox_89      |    32|
|180   |        q5  |sbox_90      |    32|
|181   |        q6  |sbox_91      |    32|
|182   |        q7  |sbox_92      |    32|
|183   |        q8  |sbox_93      |    32|
|184   |        q9  |sbox_94      |    32|
|185   |    r6      |rounds_8     |  3158|
|186   |      t1    |subbytes_61  |   510|
|187   |        q0  |sbox_62      |    32|
|188   |        q1  |sbox_63      |    32|
|189   |        q10 |sbox_64      |    32|
|190   |        q11 |sbox_65      |    32|
|191   |        q12 |sbox_66      |    32|
|192   |        q13 |sbox_67      |    32|
|193   |        q14 |sbox_68      |    32|
|194   |        q16 |sbox_69      |    30|
|195   |        q2  |sbox_70      |    32|
|196   |        q3  |sbox_71      |    32|
|197   |        q4  |sbox_72      |    32|
|198   |        q5  |sbox_73      |    32|
|199   |        q6  |sbox_74      |    32|
|200   |        q7  |sbox_75      |    32|
|201   |        q8  |sbox_76      |    32|
|202   |        q9  |sbox_77      |    32|
|203   |    r7      |rounds_9     |  3265|
|204   |      t1    |subbytes_44  |   624|
|205   |        q0  |sbox_45      |    40|
|206   |        q1  |sbox_46      |    40|
|207   |        q10 |sbox_47      |    40|
|208   |        q11 |sbox_48      |    40|
|209   |        q12 |sbox_49      |    40|
|210   |        q13 |sbox_50      |    40|
|211   |        q14 |sbox_51      |    40|
|212   |        q16 |sbox_52      |    24|
|213   |        q2  |sbox_53      |    40|
|214   |        q3  |sbox_54      |    40|
|215   |        q4  |sbox_55      |    40|
|216   |        q5  |sbox_56      |    40|
|217   |        q6  |sbox_57      |    40|
|218   |        q7  |sbox_58      |    40|
|219   |        q8  |sbox_59      |    40|
|220   |        q9  |sbox_60      |    40|
|221   |    r8      |rounds_10    |  3158|
|222   |      t1    |subbytes_27  |   509|
|223   |        q0  |sbox_28      |    32|
|224   |        q1  |sbox_29      |    32|
|225   |        q10 |sbox_30      |    32|
|226   |        q11 |sbox_31      |    32|
|227   |        q12 |sbox_32      |    32|
|228   |        q13 |sbox_33      |    32|
|229   |        q14 |sbox_34      |    32|
|230   |        q16 |sbox_35      |    29|
|231   |        q2  |sbox_36      |    32|
|232   |        q3  |sbox_37      |    32|
|233   |        q4  |sbox_38      |    32|
|234   |        q5  |sbox_39      |    32|
|235   |        q6  |sbox_40      |    32|
|236   |        q7  |sbox_41      |    32|
|237   |        q8  |sbox_42      |    32|
|238   |        q9  |sbox_43      |    32|
|239   |    r9      |rounds_11    |  3160|
|240   |      t1    |subbytes     |   516|
|241   |        q0  |sbox         |    32|
|242   |        q1  |sbox_12      |    32|
|243   |        q10 |sbox_13      |    32|
|244   |        q11 |sbox_14      |    32|
|245   |        q12 |sbox_15      |    32|
|246   |        q13 |sbox_16      |    32|
|247   |        q14 |sbox_17      |    32|
|248   |        q16 |sbox_18      |    36|
|249   |        q2  |sbox_19      |    32|
|250   |        q3  |sbox_20      |    32|
|251   |        q4  |sbox_21      |    32|
|252   |        q5  |sbox_22      |    32|
|253   |        q6  |sbox_23      |    32|
|254   |        q7  |sbox_24      |    32|
|255   |        q8  |sbox_25      |    32|
|256   |        q9  |sbox_26      |    32|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1132.828 ; gain = 896.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1306 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:06 . Memory (MB): peak = 1132.828 ; gain = 474.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1132.828 ; gain = 896.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

300 Infos, 332 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1132.828 ; gain = 898.602
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.runs/synth_1/AES_TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1132.828 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1132.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep  9 23:51:36 2018...
