module wideexpr_00337(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (-((ctrl[2]?(ctrl[1]?$signed(u0):(ctrl[2]?3'sb111:4'sb0101)):s3)))+(1'sb1);
  assign y1 = {($signed({4{(6'sb101001)+(s4)}}))<<(5'sb11100),s0,s1,((ctrl[5]?(ctrl[1]?s0:4'sb1010):(2'sb11)<<<($signed(1'sb0))))>>({3{(ctrl[3]?s2:(ctrl[7]?s2:s5))}})};
  assign y2 = (ctrl[4]?(5'sb11000)^($signed($signed($signed(2'sb11)))):(ctrl[4]?+(u0):6'sb000011));
  assign y3 = $signed(((s7)<=($signed(s4)))>>({1{(ctrl[7]?((s5)<<(3'sb101))>=($signed(6'sb010010)):s7)}}));
  assign y4 = 4'sb1001;
  assign y5 = 4'sb0011;
  assign y6 = (($signed(({2{(~|(s1))-($unsigned(1'b0))}})<<({{{3{s0}},{s5},(4'sb1001)+(s0)},$signed({1{s3}})})))<<<($signed(-(-({s5,~(s3)})))))^~(($signed(^({(ctrl[2]?3'sb110:(ctrl[2]?s7:5'sb11000)),$signed(s7),((ctrl[7]?u5:2'sb10))==(4'sb0000),1'b0})))>>>(1'sb1));
  assign y7 = (ctrl[7]?($signed(($signed(6'sb100111))>>>((2'sb00)>(s3))))^(1'sb1):s5);
endmodule
