Fully working 5-stage pipelined processor with an L1 instruction cache and data cache implemented for faster performance.
