#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Haena Song
    tagline: Master Student of CSDL
    avatar: haena.JPG  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: hnsong@postech.ac.kr
    website: csdl.postech.ac.kr

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Advanced
        
    interests:
      - item: HW/SW co-design for Deep Learning
        link:

#    interests:
#      - item: Climbing
#        link:

#      - item: Snowboarding
#        link:

#      - item: Cooking
#        link:

career-profile:
    title: Career Profile
    summary: |
      Haena Song is currently Master Student in the Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Korea. 
      She is working with Professor Seokhyeong Kang in CAD & SOC Design Lab (CSDL).
education:
    - degree: MSc in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH), Pohang, Korea
      time: Feb.2021 - Present
      details: |
        Describe your study here lorem ipsum dolor sit amet, consectetuer
        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa. Cum
        sociis natoque penatibus et magnis dis parturient montes, nascetur
        ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu,
        pretium quis, sem.
          - Bullet point
          - Bullet point
    - degree: BSc in Electronics & Electrical Engineering
      university: Chung-Ang University (CAU), Seoul, Korea
      time: Mar.2016 - Feb.2021
      details: |
        Describe your study here lorem ipsum dolor sit amet, consectetuer
        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa. Cum
        sociis natoque penatibus et magnis dis parturient montes, nascetur
        ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu,
        pretium quis, sem.
          - Bullet point
          - Bullet point
          
experiences:
    - role: Graduate Student
      time: Feb.2021 - Present
      company: CAD & SoC Design Lab (CSDL) in POSTECH
      details: |
         - Advisor: Prof.Seokhyeong Kang
         
    - role: Undergraduate Student Researcher Intern 
      time: July.2019 - Sep.2019
      company: MECAS in Chung-Ang University
      details: |
         - Advisor: Prof.Donghyun Baek
         
projects:
    title: Projects
    intro: >
    
    assignments:
      - title: Development of FPGA-based Automatic Targeting Recognition with Object Detection model
        tagline: LIG Nex1, POSTECH, et al. Jun.2021 - Present

      - title:  Quad Serial Peripheral Interface (QSPI) RTL Design and Verification
        tagline: ABOV Semiconductor, POSTECT, et al. Mar.2021 - Jun.2021
        
      - title: Safety Walking System using Semantic Segmentation for Visual Disability
        tagline: National Research Foundation of Koera (NRF), Chung-Ang University, Jun.2020 - Feb.2021


publications:
    title: Publications
    intro: |
  
    papers:
      - title:
        link:
        authors: 
        conference: 

domestic:
    title: Domestic
    papers:
      - title: Weights Compression using Pruned Block Circulant Matrices for Embedded System
        authors: <strong>Haena Song</strong> and Seokhyeong Kang
        conference: The 29th Korean Conference on Semiconductors (KCS), 2022

awards:
    title: Awards
    papers:
      - title: 2020 LINC+ Capstone Design Award
        authors: Excellence prize & Popularity prize
        conference: Organized by Ministry of Korea, National Research Foundation of Koera (NRF) and Chung-Ang Unviersity
      
teaching:
    title: Teaching Assistance (TA)
    papers:
      - title: "K-Mooc: System Semiconductor Design, Mar.2022 - Jun.2022"
      - title: "Teaching of Undergraduate Research Intern, Jan.2021 - Feb.2022"
      - title: "Engineering Electromagnetics, Sep.2021 - Dec.2021"

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux
        level: 70%

      - name: Python / Pytorch
        level: 85%
      
      - name: C-Language 
        level: 85%

      - name: Virtuoso
        level: 50%

      - name: Verilog
        level: 70%

      - name: Xilinx-High-Level Synthesis
        level: 90%
      
      - name: Xilinx-Vivado
        level: 70%



footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
