.include "macros.inc"
.section .text, "ax"  # 0x80005560 - 0x80221F60
.global alloc__6SystemFUl
alloc__6SystemFUl:
/* 80047004 00043F64  7C 08 02 A6 */	mflr r0
/* 80047008 00043F68  90 01 00 04 */	stw r0, 4(r1)
/* 8004700C 00043F6C  54 60 07 BF */	clrlwi. r0, r3, 0x1e
/* 80047010 00043F70  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80047014 00043F74  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80047018 00043F78  3B E3 00 00 */	addi r31, r3, 0
/* 8004701C 00043F7C  38 60 00 00 */	li r3, 0
/* 80047020 00043F80  41 82 00 0C */	beq .L_8004702C
/* 80047024 00043F84  38 1F 00 03 */	addi r0, r31, 3
/* 80047028 00043F88  54 1F 00 3A */	rlwinm r31, r0, 0, 0, 0x1d
.L_8004702C:
/* 8004702C 00043F8C  80 8D 2D EC */	lwz r4, gsys@sda21(r13)
/* 80047030 00043F90  80 04 01 94 */	lwz r0, 0x194(r4)
/* 80047034 00043F94  2C 00 00 00 */	cmpwi r0, 0
/* 80047038 00043F98  41 80 01 1C */	blt .L_80047154
/* 8004703C 00043F9C  1C 60 00 28 */	mulli r3, r0, 0x28
/* 80047040 00043FA0  38 63 00 54 */	addi r3, r3, 0x54
/* 80047044 00043FA4  7C 64 1A 14 */	add r3, r4, r3
/* 80047048 00043FA8  38 9F 00 00 */	addi r4, r31, 0
/* 8004704C 00043FAC  4B FD D7 55 */	bl push__8AyuStackFi
/* 80047050 00043FB0  28 03 00 00 */	cmplwi r3, 0
/* 80047054 00043FB4  28 1F 00 00 */	cmplwi r31, 0
/* 80047058 00043FB8  41 82 00 14 */	beq .L_8004706C
/* 8004705C 00043FBC  80 8D 2D EC */	lwz r4, gsys@sda21(r13)
/* 80047060 00043FC0  80 04 01 98 */	lwz r0, 0x198(r4)
/* 80047064 00043FC4  2C 00 00 00 */	cmpwi r0, 0
/* 80047068 00043FC8  41 82 00 30 */	beq .L_80047098
.L_8004706C:
/* 8004706C 00043FCC  80 8D 2D EC */	lwz r4, gsys@sda21(r13)
/* 80047070 00043FD0  38 00 00 01 */	li r0, 1
/* 80047074 00043FD4  38 A4 00 1C */	addi r5, r4, 0x1c
/* 80047078 00043FD8  80 84 00 1C */	lwz r4, 0x1c(r4)
/* 8004707C 00043FDC  90 05 00 00 */	stw r0, 0(r5)
/* 80047080 00043FE0  7C 84 00 D0 */	neg r4, r4
/* 80047084 00043FE4  30 04 FF FF */	addic r0, r4, -1
/* 80047088 00043FE8  7C 00 21 10 */	subfe r0, r0, r4
/* 8004708C 00043FEC  80 8D 2D EC */	lwz r4, gsys@sda21(r13)
/* 80047090 00043FF0  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 80047094 00043FF4  90 04 00 1C */	stw r0, 0x1c(r4)
.L_80047098:
/* 80047098 00043FF8  80 8D 2D EC */	lwz r4, gsys@sda21(r13)
/* 8004709C 00043FFC  80 84 01 9C */	lwz r4, 0x19c(r4)
/* 800470A0 00044000  48 00 00 14 */	b .L_800470B4
.L_800470A4:
/* 800470A4 00044004  80 04 00 14 */	lwz r0, 0x14(r4)
/* 800470A8 00044008  7C 00 FA 14 */	add r0, r0, r31
/* 800470AC 0004400C  90 04 00 14 */	stw r0, 0x14(r4)
/* 800470B0 00044010  80 84 00 08 */	lwz r4, 8(r4)
.L_800470B4:
/* 800470B4 00044014  28 04 00 00 */	cmplwi r4, 0
/* 800470B8 00044018  40 82 FF EC */	bne .L_800470A4
/* 800470BC 0004401C  54 60 07 BF */	clrlwi. r0, r3, 0x1e
/* 800470C0 00044020  57 E5 F0 BF */	rlwinm. r5, r31, 0x1e, 2, 0x1f
/* 800470C4 00044024  38 C0 00 00 */	li r6, 0
/* 800470C8 00044028  40 81 00 8C */	ble .L_80047154
/* 800470CC 0004402C  2C 05 00 08 */	cmpwi r5, 8
/* 800470D0 00044030  38 85 FF F8 */	addi r4, r5, -8
/* 800470D4 00044034  40 81 00 74 */	ble .L_80047148
/* 800470D8 00044038  38 04 00 07 */	addi r0, r4, 7
/* 800470DC 0004403C  54 00 E8 FE */	srwi r0, r0, 3
/* 800470E0 00044040  2C 04 00 00 */	cmpwi r4, 0
/* 800470E4 00044044  7C 09 03 A6 */	mtctr r0
/* 800470E8 00044048  38 83 00 00 */	addi r4, r3, 0
/* 800470EC 0004404C  38 00 00 00 */	li r0, 0
/* 800470F0 00044050  40 81 00 58 */	ble .L_80047148
.L_800470F4:
/* 800470F4 00044054  90 04 00 00 */	stw r0, 0(r4)
/* 800470F8 00044058  38 C6 00 08 */	addi r6, r6, 8
/* 800470FC 0004405C  90 04 00 04 */	stw r0, 4(r4)
/* 80047100 00044060  90 04 00 08 */	stw r0, 8(r4)
/* 80047104 00044064  90 04 00 0C */	stw r0, 0xc(r4)
/* 80047108 00044068  90 04 00 10 */	stw r0, 0x10(r4)
/* 8004710C 0004406C  90 04 00 14 */	stw r0, 0x14(r4)
/* 80047110 00044070  90 04 00 18 */	stw r0, 0x18(r4)
/* 80047114 00044074  90 04 00 1C */	stw r0, 0x1c(r4)
/* 80047118 00044078  38 84 00 20 */	addi r4, r4, 0x20
/* 8004711C 0004407C  42 00 FF D8 */	bdnz .L_800470F4
/* 80047120 00044080  48 00 00 28 */	b .L_80047148
.L_80047124:
/* 80047124 00044084  7C 06 28 50 */	subf r0, r6, r5
/* 80047128 00044088  7C 06 28 00 */	cmpw r6, r5
/* 8004712C 0004408C  7C 09 03 A6 */	mtctr r0
/* 80047130 00044090  38 00 00 00 */	li r0, 0
/* 80047134 00044094  40 80 00 20 */	bge .L_80047154
.L_80047138:
/* 80047138 00044098  90 04 00 00 */	stw r0, 0(r4)
/* 8004713C 0004409C  38 84 00 04 */	addi r4, r4, 4
/* 80047140 000440A0  42 00 FF F8 */	bdnz .L_80047138
/* 80047144 000440A4  48 00 00 10 */	b .L_80047154
.L_80047148:
/* 80047148 000440A8  54 C0 10 3A */	slwi r0, r6, 2
/* 8004714C 000440AC  7C 83 02 14 */	add r4, r3, r0
/* 80047150 000440B0  4B FF FF D4 */	b .L_80047124
.L_80047154:
/* 80047154 000440B4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80047158 000440B8  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8004715C 000440BC  38 21 00 18 */	addi r1, r1, 0x18
/* 80047160 000440C0  7C 08 03 A6 */	mtlr r0
/* 80047164 000440C4  4E 80 00 20 */	blr 

.global __nwa__FUli
__nwa__FUli:
/* 80047168 000440C8  7C 08 02 A6 */	mflr r0
/* 8004716C 000440CC  90 01 00 04 */	stw r0, 4(r1)
/* 80047170 000440D0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80047174 000440D4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80047178 000440D8  3B E4 00 00 */	addi r31, r4, 0
/* 8004717C 000440DC  7C 63 FA 14 */	add r3, r3, r31
/* 80047180 000440E0  4B FF FE 85 */	bl alloc__6SystemFUl
/* 80047184 000440E4  38 1F FF FF */	addi r0, r31, -1
/* 80047188 000440E8  7C 7F 1A 14 */	add r3, r31, r3
/* 8004718C 000440EC  7C 04 00 F8 */	nor r4, r0, r0
/* 80047190 000440F0  38 03 FF FF */	addi r0, r3, -1
/* 80047194 000440F4  7C 83 00 38 */	and r3, r4, r0
/* 80047198 000440F8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8004719C 000440FC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800471A0 00044100  38 21 00 20 */	addi r1, r1, 0x20
/* 800471A4 00044104  7C 08 03 A6 */	mtlr r0
/* 800471A8 00044108  4E 80 00 20 */	blr 

.global __dl__FPv
__dl__FPv:
/* 800471AC 0004410C  4E 80 00 20 */	blr 

.global __dla__FPv
__dla__FPv:
/* 800471B0 00044110  4E 80 00 20 */	blr 
