# Loading project final_exam_asm_testbench
# Compile of micro.vo was successful.
# Compile of final_exam_asm_testing.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of micro.vo was successful.
# Compile of final_exam_asm_testing.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.final_exam_asm_testing -L altera_ver -L altera_mf_ver -L cycloneive_ver
# vsim work.final_exam_asm_testing -L altera_ver -L altera_mf_ver -L cycloneive_ver 
# Start time: 13:16:19 on Dec 13,2018
# Loading work.final_exam_asm_testing
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(22): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1 File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(22): [TFMPC] - Missing connection for port 'i_pins'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v
add wave -position insertpoint  \
sim:/final_exam_asm_testing/clk \
sim:/final_exam_asm_testing/reset \
sim:/final_exam_asm_testing/register_enables \
sim:/final_exam_asm_testing/pm_address \
sim:/final_exam_asm_testing/pm_data \
sim:/final_exam_asm_testing/pc \
sim:/final_exam_asm_testing/ir \
sim:/final_exam_asm_testing/from_PS \
sim:/final_exam_asm_testing/from_ID \
sim:/final_exam_asm_testing/from_CU \
sim:/final_exam_asm_testing/x0 \
sim:/final_exam_asm_testing/x1 \
sim:/final_exam_asm_testing/y0 \
sim:/final_exam_asm_testing/y1 \
sim:/final_exam_asm_testing/r \
sim:/final_exam_asm_testing/m \
sim:/final_exam_asm_testing/i \
sim:/final_exam_asm_testing/o_reg \
sim:/final_exam_asm_testing/zero_flag \
sim:/final_exam_asm_testing/NOPC8 \
sim:/final_exam_asm_testing/NOPCF \
sim:/final_exam_asm_testing/NOPD8 \
sim:/final_exam_asm_testing/NOPDF
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(17)
#    Time: 30 us  Iteration: 0  Instance: /final_exam_asm_testing
# Break in Module final_exam_asm_testing at /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v line 17
# Compile of micro.vo was successful.
# Compile of final_exam_asm_testing.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing
# End time: 13:18:41 on Dec 13,2018, Elapsed time: 0:02:22
# Errors: 0, Warnings: 2
# vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing 
# Start time: 13:18:41 on Dec 13,2018
# Loading work.final_exam_asm_testing
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(25): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1 File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(25): [TFMPC] - Missing connection for port 'i_pins'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v
add wave -position insertpoint  \
sim:/final_exam_asm_testing/clk \
sim:/final_exam_asm_testing/reset \
sim:/final_exam_asm_testing/register_enables \
sim:/final_exam_asm_testing/pm_address \
sim:/final_exam_asm_testing/pm_data \
sim:/final_exam_asm_testing/pc \
sim:/final_exam_asm_testing/ir \
sim:/final_exam_asm_testing/from_PS \
sim:/final_exam_asm_testing/from_ID \
sim:/final_exam_asm_testing/from_CU \
sim:/final_exam_asm_testing/x0 \
sim:/final_exam_asm_testing/x1 \
sim:/final_exam_asm_testing/y0 \
sim:/final_exam_asm_testing/y1 \
sim:/final_exam_asm_testing/r \
sim:/final_exam_asm_testing/m \
sim:/final_exam_asm_testing/i \
sim:/final_exam_asm_testing/o_reg \
sim:/final_exam_asm_testing/zero_flag \
sim:/final_exam_asm_testing/NOPC8 \
sim:/final_exam_asm_testing/NOPCF \
sim:/final_exam_asm_testing/NOPD8 \
sim:/final_exam_asm_testing/NOPDF
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(17)
#    Time: 30 us  Iteration: 0  Instance: /final_exam_asm_testing
# Break in Module final_exam_asm_testing at /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v line 17
# Compile of micro.vo was successful.
# Compile of final_exam_asm_testing.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of micro.vo was successful.
# Compile of final_exam_asm_testing.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing
# End time: 13:24:51 on Dec 13,2018, Elapsed time: 0:06:10
# Errors: 1, Warnings: 2
# vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing 
# Start time: 13:24:51 on Dec 13,2018
# Loading work.final_exam_asm_testing
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v
add wave -position insertpoint  \
sim:/final_exam_asm_testing/clk \
sim:/final_exam_asm_testing/reset \
sim:/final_exam_asm_testing/i_pins \
sim:/final_exam_asm_testing/register_enables \
sim:/final_exam_asm_testing/pm_address \
sim:/final_exam_asm_testing/pm_data \
sim:/final_exam_asm_testing/pc \
sim:/final_exam_asm_testing/ir \
sim:/final_exam_asm_testing/from_PS \
sim:/final_exam_asm_testing/from_ID \
sim:/final_exam_asm_testing/from_CU \
sim:/final_exam_asm_testing/x0 \
sim:/final_exam_asm_testing/x1 \
sim:/final_exam_asm_testing/y0 \
sim:/final_exam_asm_testing/y1 \
sim:/final_exam_asm_testing/r \
sim:/final_exam_asm_testing/m \
sim:/final_exam_asm_testing/i \
sim:/final_exam_asm_testing/o_reg \
sim:/final_exam_asm_testing/zero_flag \
sim:/final_exam_asm_testing/NOPC8 \
sim:/final_exam_asm_testing/NOPCF \
sim:/final_exam_asm_testing/NOPD8 \
sim:/final_exam_asm_testing/NOPDF
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(18)
#    Time: 30 us  Iteration: 0  Instance: /final_exam_asm_testing
# Break in Module final_exam_asm_testing at /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v line 18
# WARNING: No extended dataflow license exists
vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing
# End time: 13:27:19 on Dec 13,2018, Elapsed time: 0:02:28
# Errors: 1, Warnings: 1
# vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing 
# Start time: 13:27:19 on Dec 13,2018
# Loading work.final_exam_asm_testing
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v
add wave -position insertpoint  \
sim:/final_exam_asm_testing/clk \
sim:/final_exam_asm_testing/reset \
sim:/final_exam_asm_testing/i_pins \
sim:/final_exam_asm_testing/register_enables \
sim:/final_exam_asm_testing/pm_address \
sim:/final_exam_asm_testing/pm_data \
sim:/final_exam_asm_testing/pc \
sim:/final_exam_asm_testing/ir \
sim:/final_exam_asm_testing/from_PS \
sim:/final_exam_asm_testing/from_ID \
sim:/final_exam_asm_testing/from_CU \
sim:/final_exam_asm_testing/x0 \
sim:/final_exam_asm_testing/x1 \
sim:/final_exam_asm_testing/y0 \
sim:/final_exam_asm_testing/y1 \
sim:/final_exam_asm_testing/r \
sim:/final_exam_asm_testing/m \
sim:/final_exam_asm_testing/i \
sim:/final_exam_asm_testing/o_reg \
sim:/final_exam_asm_testing/zero_flag \
sim:/final_exam_asm_testing/NOPC8 \
sim:/final_exam_asm_testing/NOPCF \
sim:/final_exam_asm_testing/NOPD8 \
sim:/final_exam_asm_testing/NOPDF
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(18)
#    Time: 30 us  Iteration: 0  Instance: /final_exam_asm_testing
# Break in Module final_exam_asm_testing at /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v line 18
run -all
# Break key hit
# Simulation stop requested.
vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing
# End time: 13:27:45 on Dec 13,2018, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
# vsim -L altera_ver -L altera_mf_ver -L cycloneive_ver work.final_exam_asm_testing 
# Start time: 13:27:45 on Dec 13,2018
# Loading work.final_exam_asm_testing
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_asm_testing File: /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v
add wave -position insertpoint  \
sim:/final_exam_asm_testing/clk \
sim:/final_exam_asm_testing/reset \
sim:/final_exam_asm_testing/i_pins \
sim:/final_exam_asm_testing/register_enables \
sim:/final_exam_asm_testing/pm_address \
sim:/final_exam_asm_testing/pm_data \
sim:/final_exam_asm_testing/pc \
sim:/final_exam_asm_testing/ir \
sim:/final_exam_asm_testing/from_PS \
sim:/final_exam_asm_testing/from_ID \
sim:/final_exam_asm_testing/from_CU \
sim:/final_exam_asm_testing/x0 \
sim:/final_exam_asm_testing/x1 \
sim:/final_exam_asm_testing/y0 \
sim:/final_exam_asm_testing/y1 \
sim:/final_exam_asm_testing/r \
sim:/final_exam_asm_testing/m \
sim:/final_exam_asm_testing/i \
sim:/final_exam_asm_testing/o_reg \
sim:/final_exam_asm_testing/zero_flag \
sim:/final_exam_asm_testing/NOPC8 \
sim:/final_exam_asm_testing/NOPCF \
sim:/final_exam_asm_testing/NOPD8 \
sim:/final_exam_asm_testing/NOPDF
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_asm_testing/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v(18)
#    Time: 30 us  Iteration: 0  Instance: /final_exam_asm_testing
# Break in Module final_exam_asm_testing at /home/tck290/engr-ece/CME341/final_micro_asm_testing/simulation/modelsim/final_exam_asm_testing.v line 18
# End time: 13:28:08 on Dec 13,2018, Elapsed time: 0:00:23
# Errors: 1, Warnings: 0
