ble_pack PWMInstance7.periodCounter_RNIG0CG_16_LC_2_7_6 { PWMInstance7.periodCounter_RNIG0CG[16] }
ble_pack PWMInstance7.periodCounter_RNI7VP12_1_LC_2_7_7 { PWMInstance7.periodCounter_RNI7VP12[1] }
clb_pack LT_2_7 { PWMInstance7.periodCounter_RNIG0CG_16_LC_2_7_6, PWMInstance7.periodCounter_RNI7VP12_1_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack PWMInstance7.periodCounter_0_LC_2_8_0 { PWMInstance7.periodCounter_RNO[0], PWMInstance7.periodCounter[0], PWMInstance7.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance7.periodCounter_1_LC_2_8_1 { PWMInstance7.periodCounter_RNO[1], PWMInstance7.periodCounter[1], PWMInstance7.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance7.periodCounter_2_LC_2_8_2 { PWMInstance7.periodCounter_RNO[2], PWMInstance7.periodCounter[2], PWMInstance7.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance7.periodCounter_3_LC_2_8_3 { PWMInstance7.periodCounter_RNO[3], PWMInstance7.periodCounter[3], PWMInstance7.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance7.periodCounter_4_LC_2_8_4 { PWMInstance7.periodCounter_RNO[4], PWMInstance7.periodCounter[4], PWMInstance7.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance7.periodCounter_5_LC_2_8_5 { PWMInstance7.periodCounter_RNO[5], PWMInstance7.periodCounter[5], PWMInstance7.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance7.periodCounter_6_LC_2_8_6 { PWMInstance7.periodCounter_RNO[6], PWMInstance7.periodCounter[6], PWMInstance7.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance7.periodCounter_7_LC_2_8_7 { PWMInstance7.periodCounter_RNO[7], PWMInstance7.periodCounter[7], PWMInstance7.un1_periodCounter_2_cry_7_c }
clb_pack LT_2_8 { PWMInstance7.periodCounter_0_LC_2_8_0, PWMInstance7.periodCounter_1_LC_2_8_1, PWMInstance7.periodCounter_2_LC_2_8_2, PWMInstance7.periodCounter_3_LC_2_8_3, PWMInstance7.periodCounter_4_LC_2_8_4, PWMInstance7.periodCounter_5_LC_2_8_5, PWMInstance7.periodCounter_6_LC_2_8_6, PWMInstance7.periodCounter_7_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack PWMInstance7.periodCounter_8_LC_2_9_0 { PWMInstance7.periodCounter_RNO[8], PWMInstance7.periodCounter[8], PWMInstance7.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance7.periodCounter_9_LC_2_9_1 { PWMInstance7.periodCounter_RNO[9], PWMInstance7.periodCounter[9], PWMInstance7.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance7.periodCounter_10_LC_2_9_2 { PWMInstance7.periodCounter_RNO[10], PWMInstance7.periodCounter[10], PWMInstance7.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance7.periodCounter_11_LC_2_9_3 { PWMInstance7.periodCounter_RNO[11], PWMInstance7.periodCounter[11], PWMInstance7.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance7.periodCounter_12_LC_2_9_4 { PWMInstance7.periodCounter_RNO[12], PWMInstance7.periodCounter[12], PWMInstance7.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance7.periodCounter_13_LC_2_9_5 { PWMInstance7.periodCounter_RNO[13], PWMInstance7.periodCounter[13], PWMInstance7.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance7.periodCounter_14_LC_2_9_6 { PWMInstance7.periodCounter_RNO[14], PWMInstance7.periodCounter[14], PWMInstance7.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance7.periodCounter_15_LC_2_9_7 { PWMInstance7.periodCounter_RNO[15], PWMInstance7.periodCounter[15], PWMInstance7.un1_periodCounter_2_cry_15_c }
clb_pack LT_2_9 { PWMInstance7.periodCounter_8_LC_2_9_0, PWMInstance7.periodCounter_9_LC_2_9_1, PWMInstance7.periodCounter_10_LC_2_9_2, PWMInstance7.periodCounter_11_LC_2_9_3, PWMInstance7.periodCounter_12_LC_2_9_4, PWMInstance7.periodCounter_13_LC_2_9_5, PWMInstance7.periodCounter_14_LC_2_9_6, PWMInstance7.periodCounter_15_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack PWMInstance7.periodCounter_16_LC_2_10_0 { PWMInstance7.periodCounter_RNO[16], PWMInstance7.periodCounter[16] }
clb_pack LT_2_10 { PWMInstance7.periodCounter_16_LC_2_10_0 }
set_location LT_2_10 2 10
ble_pack PWMInstance7.out_RNO_0_LC_3_7_0 { PWMInstance7.out_RNO_0 }
ble_pack PWMInstance7.clkCount_0_LC_3_7_1 { PWMInstance7.clkCount_RNO[0], PWMInstance7.clkCount[0] }
ble_pack PWMInstance7.clkCount_RNIE5211_0_LC_3_7_2 { PWMInstance7.clkCount_RNIE5211[0] }
ble_pack PWMInstance7.clkCount_1_LC_3_7_3 { PWMInstance7.clkCount_RNO[1], PWMInstance7.clkCount[1] }
clb_pack LT_3_7 { PWMInstance7.out_RNO_0_LC_3_7_0, PWMInstance7.clkCount_0_LC_3_7_1, PWMInstance7.clkCount_RNIE5211_0_LC_3_7_2, PWMInstance7.clkCount_1_LC_3_7_3 }
set_location LT_3_7 3 7
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_3_8_1 { PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_2_LC_3_8_2 { PWMInstance7.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance7.periodCounter_RNI9PBG_2_LC_3_8_4 { PWMInstance7.periodCounter_RNI9PBG[2] }
clb_pack LT_3_8 { PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_3_8_1, PWMInstance7.PWMPulseWidthCount_esr_2_LC_3_8_2, PWMInstance7.periodCounter_RNI9PBG_2_LC_3_8_4 }
set_location LT_3_8 3 8
ble_pack PWMInstance7.periodCounter_RNI79MR_3_LC_3_9_0 { PWMInstance7.periodCounter_RNI79MR[3] }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_3_9_1 { PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance7.periodCounter_RNI68MR_0_LC_3_9_2 { PWMInstance7.periodCounter_RNI68MR[0] }
ble_pack PWMInstance7.periodCounter_RNIS3EB1_4_LC_3_9_3 { PWMInstance7.periodCounter_RNIS3EB1[4] }
ble_pack PWMInstance7.periodCounter_RNIGKK45_0_LC_3_9_4 { PWMInstance7.periodCounter_RNIGKK45[0] }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_3_9_5 { PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_3_9_6 { PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_3_9 { PWMInstance7.periodCounter_RNI79MR_3_LC_3_9_0, PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_3_9_1, PWMInstance7.periodCounter_RNI68MR_0_LC_3_9_2, PWMInstance7.periodCounter_RNIS3EB1_4_LC_3_9_3, PWMInstance7.periodCounter_RNIGKK45_0_LC_3_9_4, PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_3_9_5, PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_3_9_6 }
set_location LT_3_9 3 9
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c_LC_3_10_0 { PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c_LC_3_10_1 { PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c_LC_3_10_2 { PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c_LC_3_10_3 { PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c_LC_3_10_4 { PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c_LC_3_10_5 { PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c_LC_3_10_6 { PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c_LC_3_10_7 { PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_3_10 { PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c_LC_3_10_0, PWMInstance7.un1_PWMPulseWidthCount_0_I_9_c_LC_3_10_1, PWMInstance7.un1_PWMPulseWidthCount_0_I_15_c_LC_3_10_2, PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c_LC_3_10_3, PWMInstance7.un1_PWMPulseWidthCount_0_I_45_c_LC_3_10_4, PWMInstance7.un1_PWMPulseWidthCount_0_I_33_c_LC_3_10_5, PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c_LC_3_10_6, PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c_LC_3_10_7 }
set_location LT_3_10 3 10
ble_pack PWMInstance7.out_LC_3_11_0 { PWMInstance7.out_RNO, PWMInstance7.out }
clb_pack LT_3_11 { PWMInstance7.out_LC_3_11_0 }
set_location LT_3_11 3 11
ble_pack pwmWrite_fast_7_LC_4_7_0 { pwmWrite_fast_RNO[7], pwmWrite_fast[7] }
clb_pack LT_4_7 { pwmWrite_fast_7_LC_4_7_0 }
set_location LT_4_7 4 7
ble_pack PWMInstance7.PWMPulseWidthCount_esr_9_LC_4_8_3 { PWMInstance7.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[9] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_10_LC_4_8_5 { PWMInstance7.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[10] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_3_LC_4_8_7 { PWMInstance7.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[3] }
clb_pack LT_4_8 { PWMInstance7.PWMPulseWidthCount_esr_9_LC_4_8_3, PWMInstance7.PWMPulseWidthCount_esr_10_LC_4_8_5, PWMInstance7.PWMPulseWidthCount_esr_3_LC_4_8_7 }
set_location LT_4_8 4 8
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_4_9_0 { PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_14_LC_4_9_1 { PWMInstance7.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_4_9_6 { PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_4_9 { PWMInstance7.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_4_9_0, PWMInstance7.PWMPulseWidthCount_esr_14_LC_4_9_1, PWMInstance7.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_4_9_6 }
set_location LT_4_9 4 9
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_4_10_1 { PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_4_10_4 { PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c_RNO }
clb_pack LT_4_10 { PWMInstance7.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_4_10_1, PWMInstance7.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_4_10_4 }
set_location LT_4_10 4 10
ble_pack PWMInstance5.PWMPulseWidthCount_esr_10_LC_4_13_3 { PWMInstance5.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[10] }
clb_pack LT_4_13 { PWMInstance5.PWMPulseWidthCount_esr_10_LC_4_13_3 }
set_location LT_4_13 4 13
ble_pack PWMInstance5.PWMPulseWidthCount_esr_9_LC_4_14_6 { PWMInstance5.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[9] }
clb_pack LT_4_14 { PWMInstance5.PWMPulseWidthCount_esr_9_LC_4_14_6 }
set_location LT_4_14 4 14
ble_pack PWMInstance1.PWMPulseWidthCount_esr_8_LC_5_4_0 { PWMInstance1.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_7_LC_5_4_1 { PWMInstance1.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[7] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_11_LC_5_4_3 { PWMInstance1.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[11] }
clb_pack LT_5_4 { PWMInstance1.PWMPulseWidthCount_esr_8_LC_5_4_0, PWMInstance1.PWMPulseWidthCount_esr_7_LC_5_4_1, PWMInstance1.PWMPulseWidthCount_esr_11_LC_5_4_3 }
set_location LT_5_4 5 4
ble_pack PWMInstance1.PWMPulseWidthCount_esr_14_LC_5_7_7 { PWMInstance1.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[14] }
clb_pack LT_5_7 { PWMInstance1.PWMPulseWidthCount_esr_14_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack PWMInstance7.PWMPulseWidthCount_esr_ctle_15_LC_5_8_4 { PWMInstance7.PWMPulseWidthCount_esr_ctle[15] }
clb_pack LT_5_8 { PWMInstance7.PWMPulseWidthCount_esr_ctle_15_LC_5_8_4 }
set_location LT_5_8 5 8
ble_pack PWMInstance7.PWMPulseWidthCount_esr_8_LC_5_9_0 { PWMInstance7.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_13_LC_5_9_2 { PWMInstance7.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_11_LC_5_9_3 { PWMInstance7.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[11] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_12_LC_5_9_4 { PWMInstance7.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_5_LC_5_9_5 { PWMInstance7.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_4_LC_5_9_7 { PWMInstance7.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[4] }
clb_pack LT_5_9 { PWMInstance7.PWMPulseWidthCount_esr_8_LC_5_9_0, PWMInstance7.PWMPulseWidthCount_esr_13_LC_5_9_2, PWMInstance7.PWMPulseWidthCount_esr_11_LC_5_9_3, PWMInstance7.PWMPulseWidthCount_esr_12_LC_5_9_4, PWMInstance7.PWMPulseWidthCount_esr_5_LC_5_9_5, PWMInstance7.PWMPulseWidthCount_esr_4_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack PWMInstance7.PWMPulseWidthCount_esr_7_LC_5_10_0 { PWMInstance7.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[7] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_6_LC_5_10_2 { PWMInstance7.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_15_LC_5_10_5 { PWMInstance7.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_1_LC_5_10_6 { PWMInstance7.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance7.PWMPulseWidthCount_esr_0_LC_5_10_7 { PWMInstance7.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance7.PWMPulseWidthCount_esr[0] }
clb_pack LT_5_10 { PWMInstance7.PWMPulseWidthCount_esr_7_LC_5_10_0, PWMInstance7.PWMPulseWidthCount_esr_6_LC_5_10_2, PWMInstance7.PWMPulseWidthCount_esr_15_LC_5_10_5, PWMInstance7.PWMPulseWidthCount_esr_1_LC_5_10_6, PWMInstance7.PWMPulseWidthCount_esr_0_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack PWMInstance0.PWMPulseWidthCount_esr_10_LC_5_11_3 { PWMInstance0.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[10] }
clb_pack LT_5_11 { PWMInstance0.PWMPulseWidthCount_esr_10_LC_5_11_3 }
set_location LT_5_11 5 11
ble_pack PWMInstance5.PWMPulseWidthCount_esr_8_LC_5_12_2 { PWMInstance5.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_14_LC_5_12_3 { PWMInstance5.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[14] }
clb_pack LT_5_12 { PWMInstance5.PWMPulseWidthCount_esr_8_LC_5_12_2, PWMInstance5.PWMPulseWidthCount_esr_14_LC_5_12_3 }
set_location LT_5_12 5 12
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_5_13_3 { PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_5_13 { PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_5_13_3 }
set_location LT_5_13 5 13
ble_pack PWMInstance5.PWMPulseWidthCount_esr_12_LC_5_14_2 { PWMInstance5.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[12] }
clb_pack LT_5_14 { PWMInstance5.PWMPulseWidthCount_esr_12_LC_5_14_2 }
set_location LT_5_14 5 14
ble_pack RST_ibuf_RNIUR47_LC_7_1_4 { RST_ibuf_RNIUR47 }
ble_pack QuadInstance0.delayedCh_B_0_LC_7_1_5 { QuadInstance0.delayedCh_B_0_THRU_LUT4_0, QuadInstance0.delayedCh_B[0] }
clb_pack LT_7_1 { RST_ibuf_RNIUR47_LC_7_1_4, QuadInstance0.delayedCh_B_0_LC_7_1_5 }
set_location LT_7_1 7 1
ble_pack PWMInstance1.periodCounter_RNIFA3I1_3_LC_7_2_0 { PWMInstance1.periodCounter_RNIFA3I1[3] }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_7_2_1 { PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_2_LC_7_2_2 { PWMInstance1.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_3_LC_7_2_3 { PWMInstance1.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[3] }
ble_pack PWMInstance1.periodCounter_RNIT6VP_2_LC_7_2_4 { PWMInstance1.periodCounter_RNIT6VP[2] }
ble_pack PWMInstance1.periodCounter_RNIUIR12_4_LC_7_2_5 { PWMInstance1.periodCounter_RNIUIR12[4] }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_7_2_6 { PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_4_LC_7_2_7 { PWMInstance1.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[4] }
clb_pack LT_7_2 { PWMInstance1.periodCounter_RNIFA3I1_3_LC_7_2_0, PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_7_2_1, PWMInstance1.PWMPulseWidthCount_esr_2_LC_7_2_2, PWMInstance1.PWMPulseWidthCount_esr_3_LC_7_2_3, PWMInstance1.periodCounter_RNIT6VP_2_LC_7_2_4, PWMInstance1.periodCounter_RNIUIR12_4_LC_7_2_5, PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_7_2_6, PWMInstance1.PWMPulseWidthCount_esr_4_LC_7_2_7 }
set_location LT_7_2 7 2
ble_pack PWMInstance1.periodCounter_RNIE93I1_0_LC_7_3_0 { PWMInstance1.periodCounter_RNIE93I1[0] }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_7_3_1 { PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_0_LC_7_3_2 { PWMInstance1.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_1_LC_7_3_3 { PWMInstance1.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_7_3_4 { PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_7_3_7 { PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_7_3 { PWMInstance1.periodCounter_RNIE93I1_0_LC_7_3_0, PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_7_3_1, PWMInstance1.PWMPulseWidthCount_esr_0_LC_7_3_2, PWMInstance1.PWMPulseWidthCount_esr_1_LC_7_3_3, PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_7_3_4, PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack PWMInstance1.PWMPulseWidthCount_esr_13_LC_7_4_0 { PWMInstance1.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_5_LC_7_4_1 { PWMInstance1.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_9_LC_7_4_3 { PWMInstance1.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[9] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_6_LC_7_4_5 { PWMInstance1.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[6] }
clb_pack LT_7_4 { PWMInstance1.PWMPulseWidthCount_esr_13_LC_7_4_0, PWMInstance1.PWMPulseWidthCount_esr_5_LC_7_4_1, PWMInstance1.PWMPulseWidthCount_esr_9_LC_7_4_3, PWMInstance1.PWMPulseWidthCount_esr_6_LC_7_4_5 }
set_location LT_7_4 7 4
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_7_5_0 { PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_15_LC_7_5_2 { PWMInstance1.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_7_5_3 { PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_7_5_6 { PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_7_5 { PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_7_5_0, PWMInstance1.PWMPulseWidthCount_esr_15_LC_7_5_2, PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_7_5_3, PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_7_5_6 }
set_location LT_7_5 7 5
ble_pack QuadInstance2.un1_Quad_cry_0_c_LC_7_6_0 { QuadInstance2.un1_Quad_cry_0_c }
ble_pack QuadInstance2.Quad_RNO_0_1_LC_7_6_1 { QuadInstance2.Quad_RNO_0[1], QuadInstance2.un1_Quad_cry_1_c }
ble_pack QuadInstance2.Quad_RNO_0_2_LC_7_6_2 { QuadInstance2.Quad_RNO_0[2], QuadInstance2.un1_Quad_cry_2_c }
ble_pack QuadInstance2.Quad_RNO_0_3_LC_7_6_3 { QuadInstance2.Quad_RNO_0[3], QuadInstance2.un1_Quad_cry_3_c }
ble_pack QuadInstance2.Quad_RNO_0_4_LC_7_6_4 { QuadInstance2.Quad_RNO_0[4], QuadInstance2.un1_Quad_cry_4_c }
ble_pack QuadInstance2.Quad_RNO_0_5_LC_7_6_5 { QuadInstance2.Quad_RNO_0[5], QuadInstance2.un1_Quad_cry_5_c }
ble_pack QuadInstance2.Quad_RNO_0_6_LC_7_6_6 { QuadInstance2.Quad_RNO_0[6], QuadInstance2.un1_Quad_cry_6_c }
ble_pack QuadInstance2.Quad_RNO_0_7_LC_7_6_7 { QuadInstance2.Quad_RNO_0[7], QuadInstance2.un1_Quad_cry_7_c }
clb_pack LT_7_6 { QuadInstance2.un1_Quad_cry_0_c_LC_7_6_0, QuadInstance2.Quad_RNO_0_1_LC_7_6_1, QuadInstance2.Quad_RNO_0_2_LC_7_6_2, QuadInstance2.Quad_RNO_0_3_LC_7_6_3, QuadInstance2.Quad_RNO_0_4_LC_7_6_4, QuadInstance2.Quad_RNO_0_5_LC_7_6_5, QuadInstance2.Quad_RNO_0_6_LC_7_6_6, QuadInstance2.Quad_RNO_0_7_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack QuadInstance2.Quad_RNO_0_8_LC_7_7_0 { QuadInstance2.Quad_RNO_0[8], QuadInstance2.un1_Quad_cry_8_c }
ble_pack QuadInstance2.Quad_RNO_0_9_LC_7_7_1 { QuadInstance2.Quad_RNO_0[9], QuadInstance2.un1_Quad_cry_9_c }
ble_pack QuadInstance2.Quad_RNO_0_10_LC_7_7_2 { QuadInstance2.Quad_RNO_0[10], QuadInstance2.un1_Quad_cry_10_c }
ble_pack QuadInstance2.Quad_RNO_0_11_LC_7_7_3 { QuadInstance2.Quad_RNO_0[11], QuadInstance2.un1_Quad_cry_11_c }
ble_pack QuadInstance2.Quad_RNO_0_12_LC_7_7_4 { QuadInstance2.Quad_RNO_0[12], QuadInstance2.un1_Quad_cry_12_c }
ble_pack QuadInstance2.Quad_RNO_0_13_LC_7_7_5 { QuadInstance2.Quad_RNO_0[13], QuadInstance2.un1_Quad_cry_13_c }
ble_pack QuadInstance2.Quad_RNO_0_14_LC_7_7_6 { QuadInstance2.Quad_RNO_0[14], QuadInstance2.un1_Quad_cry_14_c }
ble_pack QuadInstance2.Quad_15_LC_7_7_7 { QuadInstance2.Quad_RNO[15], QuadInstance2.Quad[15] }
clb_pack LT_7_7 { QuadInstance2.Quad_RNO_0_8_LC_7_7_0, QuadInstance2.Quad_RNO_0_9_LC_7_7_1, QuadInstance2.Quad_RNO_0_10_LC_7_7_2, QuadInstance2.Quad_RNO_0_11_LC_7_7_3, QuadInstance2.Quad_RNO_0_12_LC_7_7_4, QuadInstance2.Quad_RNO_0_13_LC_7_7_5, QuadInstance2.Quad_RNO_0_14_LC_7_7_6, QuadInstance2.Quad_15_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack QuadInstance2.Quad_RNI8TLE2_9_LC_7_8_0 { QuadInstance2.Quad_RNI8TLE2[9] }
ble_pack QuadInstance2.Quad_RNIHU2G2_11_LC_7_8_1 { QuadInstance2.Quad_RNIHU2G2[11] }
ble_pack QuadInstance2.Quad_RNI0LLE2_1_LC_7_8_2 { QuadInstance2.Quad_RNI0LLE2[1] }
ble_pack QuadInstance2.Quad_RNIGT2G2_10_LC_7_8_3 { QuadInstance2.Quad_RNIGT2G2[10] }
ble_pack QuadInstance2.Quad_RNIIV2G2_12_LC_7_8_4 { QuadInstance2.Quad_RNIIV2G2[12] }
ble_pack QuadInstance2.Quad_RNI6RLE2_7_LC_7_8_5 { QuadInstance2.Quad_RNI6RLE2[7] }
ble_pack QuadInstance2.Quad_RNI7SLE2_8_LC_7_8_6 { QuadInstance2.Quad_RNI7SLE2[8] }
ble_pack QuadInstance2.Quad_RNI3OLE2_4_LC_7_8_7 { QuadInstance2.Quad_RNI3OLE2[4] }
clb_pack LT_7_8 { QuadInstance2.Quad_RNI8TLE2_9_LC_7_8_0, QuadInstance2.Quad_RNIHU2G2_11_LC_7_8_1, QuadInstance2.Quad_RNI0LLE2_1_LC_7_8_2, QuadInstance2.Quad_RNIGT2G2_10_LC_7_8_3, QuadInstance2.Quad_RNIIV2G2_12_LC_7_8_4, QuadInstance2.Quad_RNI6RLE2_7_LC_7_8_5, QuadInstance2.Quad_RNI7SLE2_8_LC_7_8_6, QuadInstance2.Quad_RNI3OLE2_4_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack QuadInstance2.Quad_RNO_0_15_LC_7_9_0 { QuadInstance2.Quad_RNO_0[15] }
ble_pack QuadInstance2.delayedCh_A_RNIK9UB1_2_LC_7_9_1 { QuadInstance2.delayedCh_A_RNIK9UB1[2] }
ble_pack QuadInstance2.Quad_RNI1MLE2_2_LC_7_9_2 { QuadInstance2.Quad_RNI1MLE2[2] }
ble_pack QuadInstance2.delayedCh_B_RNIO04T_2_LC_7_9_3 { QuadInstance2.delayedCh_B_RNIO04T[2] }
ble_pack QuadInstance2.Quad_RNI2NLE2_3_LC_7_9_4 { QuadInstance2.Quad_RNI2NLE2[3] }
ble_pack QuadInstance2.Quad_RNI4PLE2_5_LC_7_9_5 { QuadInstance2.Quad_RNI4PLE2[5] }
ble_pack QuadInstance7.Quad_RNO_0_15_LC_7_9_6 { QuadInstance7.Quad_RNO_0[15] }
ble_pack QuadInstance2.Quad_RNI5QLE2_6_LC_7_9_7 { QuadInstance2.Quad_RNI5QLE2[6] }
clb_pack LT_7_9 { QuadInstance2.Quad_RNO_0_15_LC_7_9_0, QuadInstance2.delayedCh_A_RNIK9UB1_2_LC_7_9_1, QuadInstance2.Quad_RNI1MLE2_2_LC_7_9_2, QuadInstance2.delayedCh_B_RNIO04T_2_LC_7_9_3, QuadInstance2.Quad_RNI2NLE2_3_LC_7_9_4, QuadInstance2.Quad_RNI4PLE2_5_LC_7_9_5, QuadInstance7.Quad_RNO_0_15_LC_7_9_6, QuadInstance2.Quad_RNI5QLE2_6_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack QuadInstance2.delayedCh_A_1_LC_7_10_0 { QuadInstance2.delayedCh_A_1_THRU_LUT4_0, QuadInstance2.delayedCh_A[1] }
ble_pack QuadInstance2.delayedCh_A_2_LC_7_10_2 { QuadInstance2.delayedCh_A_2_THRU_LUT4_0, QuadInstance2.delayedCh_A[2] }
ble_pack QuadInstance2.delayedCh_B_1_LC_7_10_3 { QuadInstance2.delayedCh_B_1_THRU_LUT4_0, QuadInstance2.delayedCh_B[1] }
ble_pack QuadInstance2.Quad_RNIK13G2_14_LC_7_10_4 { QuadInstance2.Quad_RNIK13G2[14] }
ble_pack QuadInstance2.delayedCh_B_2_LC_7_10_5 { QuadInstance2.delayedCh_B_2_THRU_LUT4_0, QuadInstance2.delayedCh_B[2] }
ble_pack pwmWrite_fast_0_LC_7_10_6 { pwmWrite_fast_RNO[0], pwmWrite_fast[0] }
clb_pack LT_7_10 { QuadInstance2.delayedCh_A_1_LC_7_10_0, QuadInstance2.delayedCh_A_2_LC_7_10_2, QuadInstance2.delayedCh_B_1_LC_7_10_3, QuadInstance2.Quad_RNIK13G2_14_LC_7_10_4, QuadInstance2.delayedCh_B_2_LC_7_10_5, pwmWrite_fast_0_LC_7_10_6 }
set_location LT_7_10 7 10
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c_LC_7_11_0 { PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c_LC_7_11_1 { PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c_LC_7_11_2 { PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c_LC_7_11_3 { PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c_LC_7_11_4 { PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c_LC_7_11_5 { PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c_LC_7_11_6 { PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c_LC_7_11_7 { PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_7_11 { PWMInstance1.un1_PWMPulseWidthCount_0_I_1_c_LC_7_11_0, PWMInstance1.un1_PWMPulseWidthCount_0_I_9_c_LC_7_11_1, PWMInstance1.un1_PWMPulseWidthCount_0_I_15_c_LC_7_11_2, PWMInstance1.un1_PWMPulseWidthCount_0_I_27_c_LC_7_11_3, PWMInstance1.un1_PWMPulseWidthCount_0_I_45_c_LC_7_11_4, PWMInstance1.un1_PWMPulseWidthCount_0_I_33_c_LC_7_11_5, PWMInstance1.un1_PWMPulseWidthCount_0_I_39_c_LC_7_11_6, PWMInstance1.un1_PWMPulseWidthCount_0_I_21_c_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack PWMInstance1.out_LC_7_12_0 { PWMInstance1.out_RNO, PWMInstance1.out }
clb_pack LT_7_12 { PWMInstance1.out_LC_7_12_0 }
set_location LT_7_12 7 12
ble_pack PWMInstance0.PWMPulseWidthCount_esr_13_LC_7_13_0 { PWMInstance0.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_5_LC_7_13_1 { PWMInstance0.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_8_LC_7_13_2 { PWMInstance0.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_9_LC_7_13_3 { PWMInstance0.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[9] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_12_LC_7_13_5 { PWMInstance0.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_6_LC_7_13_6 { PWMInstance0.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_4_LC_7_13_7 { PWMInstance0.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[4] }
clb_pack LT_7_13 { PWMInstance0.PWMPulseWidthCount_esr_13_LC_7_13_0, PWMInstance0.PWMPulseWidthCount_esr_5_LC_7_13_1, PWMInstance0.PWMPulseWidthCount_esr_8_LC_7_13_2, PWMInstance0.PWMPulseWidthCount_esr_9_LC_7_13_3, PWMInstance0.PWMPulseWidthCount_esr_12_LC_7_13_5, PWMInstance0.PWMPulseWidthCount_esr_6_LC_7_13_6, PWMInstance0.PWMPulseWidthCount_esr_4_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack PWMInstance0.periodCounter_RNIB5GO1_11_LC_7_14_0 { PWMInstance0.periodCounter_RNIB5GO1[11] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_7_14_1 { PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_2_LC_7_14_2 { PWMInstance0.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_3_LC_7_14_3 { PWMInstance0.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[3] }
ble_pack PWMInstance0.periodCounter_RNIR3TO_14_LC_7_14_4 { PWMInstance0.periodCounter_RNIR3TO[14] }
ble_pack PWMInstance0.periodCounter_RNIPQTQ1_10_LC_7_14_5 { PWMInstance0.periodCounter_RNIPQTQ1[10] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_7_14_6 { PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c_RNO }
clb_pack LT_7_14 { PWMInstance0.periodCounter_RNIB5GO1_11_LC_7_14_0, PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_7_14_1, PWMInstance0.PWMPulseWidthCount_esr_2_LC_7_14_2, PWMInstance0.PWMPulseWidthCount_esr_3_LC_7_14_3, PWMInstance0.periodCounter_RNIR3TO_14_LC_7_14_4, PWMInstance0.periodCounter_RNIPQTQ1_10_LC_7_14_5, PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_7_14_6 }
set_location LT_7_14 7 14
ble_pack PWMInstance0.out_RNO_0_LC_7_15_0 { PWMInstance0.out_RNO_0 }
ble_pack PWMInstance0.clkCount_0_LC_7_15_1 { PWMInstance0.clkCount_RNO[0], PWMInstance0.clkCount[0] }
ble_pack PWMInstance0.clkCount_1_LC_7_15_3 { PWMInstance0.clkCount_RNO[1], PWMInstance0.clkCount[1] }
ble_pack PWMInstance0.periodCounter_RNI2BTO_16_LC_7_15_4 { PWMInstance0.periodCounter_RNI2BTO[16] }
ble_pack PWMInstance0.clkCount_RNIPL0S_0_LC_7_15_5 { PWMInstance0.clkCount_RNIPL0S[0] }
ble_pack PWMInstance0.periodCounter_RNIM4RD2_15_LC_7_15_6 { PWMInstance0.periodCounter_RNIM4RD2[15] }
ble_pack PWMInstance0.periodCounter_RNI49PP7_10_LC_7_15_7 { PWMInstance0.periodCounter_RNI49PP7[10] }
clb_pack LT_7_15 { PWMInstance0.out_RNO_0_LC_7_15_0, PWMInstance0.clkCount_0_LC_7_15_1, PWMInstance0.clkCount_1_LC_7_15_3, PWMInstance0.periodCounter_RNI2BTO_16_LC_7_15_4, PWMInstance0.clkCount_RNIPL0S_0_LC_7_15_5, PWMInstance0.periodCounter_RNIM4RD2_15_LC_7_15_6, PWMInstance0.periodCounter_RNI49PP7_10_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack PWMInstance0.periodCounter_0_LC_7_16_0 { PWMInstance0.periodCounter_RNO[0], PWMInstance0.periodCounter[0], PWMInstance0.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance0.periodCounter_1_LC_7_16_1 { PWMInstance0.periodCounter_RNO[1], PWMInstance0.periodCounter[1], PWMInstance0.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance0.periodCounter_2_LC_7_16_2 { PWMInstance0.periodCounter_RNO[2], PWMInstance0.periodCounter[2], PWMInstance0.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance0.periodCounter_3_LC_7_16_3 { PWMInstance0.periodCounter_RNO[3], PWMInstance0.periodCounter[3], PWMInstance0.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance0.periodCounter_4_LC_7_16_4 { PWMInstance0.periodCounter_RNO[4], PWMInstance0.periodCounter[4], PWMInstance0.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance0.periodCounter_5_LC_7_16_5 { PWMInstance0.periodCounter_RNO[5], PWMInstance0.periodCounter[5], PWMInstance0.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance0.periodCounter_6_LC_7_16_6 { PWMInstance0.periodCounter_RNO[6], PWMInstance0.periodCounter[6], PWMInstance0.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance0.periodCounter_7_LC_7_16_7 { PWMInstance0.periodCounter_RNO[7], PWMInstance0.periodCounter[7], PWMInstance0.un1_periodCounter_2_cry_7_c }
clb_pack LT_7_16 { PWMInstance0.periodCounter_0_LC_7_16_0, PWMInstance0.periodCounter_1_LC_7_16_1, PWMInstance0.periodCounter_2_LC_7_16_2, PWMInstance0.periodCounter_3_LC_7_16_3, PWMInstance0.periodCounter_4_LC_7_16_4, PWMInstance0.periodCounter_5_LC_7_16_5, PWMInstance0.periodCounter_6_LC_7_16_6, PWMInstance0.periodCounter_7_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack PWMInstance0.periodCounter_8_LC_7_17_0 { PWMInstance0.periodCounter_RNO[8], PWMInstance0.periodCounter[8], PWMInstance0.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance0.periodCounter_9_LC_7_17_1 { PWMInstance0.periodCounter_RNO[9], PWMInstance0.periodCounter[9], PWMInstance0.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance0.periodCounter_10_LC_7_17_2 { PWMInstance0.periodCounter_RNO[10], PWMInstance0.periodCounter[10], PWMInstance0.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance0.periodCounter_11_LC_7_17_3 { PWMInstance0.periodCounter_RNO[11], PWMInstance0.periodCounter[11], PWMInstance0.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance0.periodCounter_12_LC_7_17_4 { PWMInstance0.periodCounter_RNO[12], PWMInstance0.periodCounter[12], PWMInstance0.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance0.periodCounter_13_LC_7_17_5 { PWMInstance0.periodCounter_RNO[13], PWMInstance0.periodCounter[13], PWMInstance0.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance0.periodCounter_14_LC_7_17_6 { PWMInstance0.periodCounter_RNO[14], PWMInstance0.periodCounter[14], PWMInstance0.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance0.periodCounter_15_LC_7_17_7 { PWMInstance0.periodCounter_RNO[15], PWMInstance0.periodCounter[15], PWMInstance0.un1_periodCounter_2_cry_15_c }
clb_pack LT_7_17 { PWMInstance0.periodCounter_8_LC_7_17_0, PWMInstance0.periodCounter_9_LC_7_17_1, PWMInstance0.periodCounter_10_LC_7_17_2, PWMInstance0.periodCounter_11_LC_7_17_3, PWMInstance0.periodCounter_12_LC_7_17_4, PWMInstance0.periodCounter_13_LC_7_17_5, PWMInstance0.periodCounter_14_LC_7_17_6, PWMInstance0.periodCounter_15_LC_7_17_7 }
set_location LT_7_17 7 17
ble_pack PWMInstance0.periodCounter_16_LC_7_18_0 { PWMInstance0.periodCounter_RNO[16], PWMInstance0.periodCounter[16] }
clb_pack LT_7_18 { PWMInstance0.periodCounter_16_LC_7_18_0 }
set_location LT_7_18 7 18
ble_pack PWMInstance1.periodCounter_0_LC_8_1_0 { PWMInstance1.periodCounter_RNO[0], PWMInstance1.periodCounter[0], PWMInstance1.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance1.periodCounter_1_LC_8_1_1 { PWMInstance1.periodCounter_RNO[1], PWMInstance1.periodCounter[1], PWMInstance1.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance1.periodCounter_2_LC_8_1_2 { PWMInstance1.periodCounter_RNO[2], PWMInstance1.periodCounter[2], PWMInstance1.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance1.periodCounter_3_LC_8_1_3 { PWMInstance1.periodCounter_RNO[3], PWMInstance1.periodCounter[3], PWMInstance1.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance1.periodCounter_4_LC_8_1_4 { PWMInstance1.periodCounter_RNO[4], PWMInstance1.periodCounter[4], PWMInstance1.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance1.periodCounter_5_LC_8_1_5 { PWMInstance1.periodCounter_RNO[5], PWMInstance1.periodCounter[5], PWMInstance1.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance1.periodCounter_6_LC_8_1_6 { PWMInstance1.periodCounter_RNO[6], PWMInstance1.periodCounter[6], PWMInstance1.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance1.periodCounter_7_LC_8_1_7 { PWMInstance1.periodCounter_RNO[7], PWMInstance1.periodCounter[7], PWMInstance1.un1_periodCounter_2_cry_7_c }
clb_pack LT_8_1 { PWMInstance1.periodCounter_0_LC_8_1_0, PWMInstance1.periodCounter_1_LC_8_1_1, PWMInstance1.periodCounter_2_LC_8_1_2, PWMInstance1.periodCounter_3_LC_8_1_3, PWMInstance1.periodCounter_4_LC_8_1_4, PWMInstance1.periodCounter_5_LC_8_1_5, PWMInstance1.periodCounter_6_LC_8_1_6, PWMInstance1.periodCounter_7_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack PWMInstance1.periodCounter_8_LC_8_2_0 { PWMInstance1.periodCounter_RNO[8], PWMInstance1.periodCounter[8], PWMInstance1.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance1.periodCounter_9_LC_8_2_1 { PWMInstance1.periodCounter_RNO[9], PWMInstance1.periodCounter[9], PWMInstance1.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance1.periodCounter_10_LC_8_2_2 { PWMInstance1.periodCounter_RNO[10], PWMInstance1.periodCounter[10], PWMInstance1.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance1.periodCounter_11_LC_8_2_3 { PWMInstance1.periodCounter_RNO[11], PWMInstance1.periodCounter[11], PWMInstance1.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance1.periodCounter_12_LC_8_2_4 { PWMInstance1.periodCounter_RNO[12], PWMInstance1.periodCounter[12], PWMInstance1.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance1.periodCounter_13_LC_8_2_5 { PWMInstance1.periodCounter_RNO[13], PWMInstance1.periodCounter[13], PWMInstance1.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance1.periodCounter_14_LC_8_2_6 { PWMInstance1.periodCounter_RNO[14], PWMInstance1.periodCounter[14], PWMInstance1.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance1.periodCounter_15_LC_8_2_7 { PWMInstance1.periodCounter_RNO[15], PWMInstance1.periodCounter[15], PWMInstance1.un1_periodCounter_2_cry_15_c }
clb_pack LT_8_2 { PWMInstance1.periodCounter_8_LC_8_2_0, PWMInstance1.periodCounter_9_LC_8_2_1, PWMInstance1.periodCounter_10_LC_8_2_2, PWMInstance1.periodCounter_11_LC_8_2_3, PWMInstance1.periodCounter_12_LC_8_2_4, PWMInstance1.periodCounter_13_LC_8_2_5, PWMInstance1.periodCounter_14_LC_8_2_6, PWMInstance1.periodCounter_15_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack PWMInstance1.periodCounter_16_LC_8_3_0 { PWMInstance1.periodCounter_RNO[16], PWMInstance1.periodCounter[16] }
clb_pack LT_8_3 { PWMInstance1.periodCounter_16_LC_8_3_0 }
set_location LT_8_3 8 3
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c_LC_8_4_0 { PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c_LC_8_4_1 { PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c_LC_8_4_2 { PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c_LC_8_4_3 { PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c_LC_8_4_4 { PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c_LC_8_4_5 { PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c_LC_8_4_6 { PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c_LC_8_4_7 { PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_8_4 { PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c_LC_8_4_0, PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c_LC_8_4_1, PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c_LC_8_4_2, PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c_LC_8_4_3, PWMInstance5.un1_PWMPulseWidthCount_0_I_45_c_LC_8_4_4, PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c_LC_8_4_5, PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c_LC_8_4_6, PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack PWMInstance5.out_LC_8_5_0 { PWMInstance5.out_RNO, PWMInstance5.out }
clb_pack LT_8_5 { PWMInstance5.out_LC_8_5_0 }
set_location LT_8_5 8 5
ble_pack PWMInstance1.PWMPulseWidthCount_esr_12_LC_8_6_1 { PWMInstance1.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_10_LC_8_6_4 { PWMInstance1.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance1.PWMPulseWidthCount_esr[10] }
clb_pack LT_8_6 { PWMInstance1.PWMPulseWidthCount_esr_12_LC_8_6_1, PWMInstance1.PWMPulseWidthCount_esr_10_LC_8_6_4 }
set_location LT_8_6 8 6
ble_pack QuadInstance2.Quad_9_LC_8_7_0 { QuadInstance2.Quad_RNO[9], QuadInstance2.Quad[9] }
ble_pack QuadInstance2.Quad_10_LC_8_7_1 { QuadInstance2.Quad_RNO[10], QuadInstance2.Quad[10] }
ble_pack QuadInstance7.Quad_11_LC_8_7_2 { QuadInstance7.Quad_RNO[11], QuadInstance7.Quad[11] }
ble_pack QuadInstance4.Quad_9_LC_8_7_3 { QuadInstance4.Quad_RNO[9], QuadInstance4.Quad[9] }
ble_pack QuadInstance2.Quad_14_LC_8_7_4 { QuadInstance2.Quad_RNO[14], QuadInstance2.Quad[14] }
ble_pack QuadInstance1.Quad_2_LC_8_7_5 { QuadInstance1.Quad_RNO[2], QuadInstance1.Quad[2] }
ble_pack QuadInstance7.Quad_12_LC_8_7_6 { QuadInstance7.Quad_RNO[12], QuadInstance7.Quad[12] }
ble_pack QuadInstance2.Quad_12_LC_8_7_7 { QuadInstance2.Quad_RNO[12], QuadInstance2.Quad[12] }
clb_pack LT_8_7 { QuadInstance2.Quad_9_LC_8_7_0, QuadInstance2.Quad_10_LC_8_7_1, QuadInstance7.Quad_11_LC_8_7_2, QuadInstance4.Quad_9_LC_8_7_3, QuadInstance2.Quad_14_LC_8_7_4, QuadInstance1.Quad_2_LC_8_7_5, QuadInstance7.Quad_12_LC_8_7_6, QuadInstance2.Quad_12_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack quadWrite_2_LC_8_8_0 { quadWrite_RNO[2], quadWrite[2] }
ble_pack QuadInstance7.Quad_RNIB8VV2_4_LC_8_8_1 { QuadInstance7.Quad_RNIB8VV2[4] }
ble_pack quadWrite_7_LC_8_8_2 { quadWrite_RNO[7], quadWrite[7] }
ble_pack QuadInstance7.Quad_RNIA7VV2_3_LC_8_8_3 { QuadInstance7.Quad_RNIA7VV2[3] }
ble_pack QuadInstance7.Quad_RNIDAVV2_6_LC_8_8_4 { QuadInstance7.Quad_RNIDAVV2[6] }
ble_pack QuadInstance7.Quad_RNIEBVV2_7_LC_8_8_5 { QuadInstance7.Quad_RNIEBVV2[7] }
ble_pack QuadInstance7.Quad_RNIC9VV2_5_LC_8_8_6 { QuadInstance7.Quad_RNIC9VV2[5] }
clb_pack LT_8_8 { quadWrite_2_LC_8_8_0, QuadInstance7.Quad_RNIB8VV2_4_LC_8_8_1, quadWrite_7_LC_8_8_2, QuadInstance7.Quad_RNIA7VV2_3_LC_8_8_3, QuadInstance7.Quad_RNIDAVV2_6_LC_8_8_4, QuadInstance7.Quad_RNIEBVV2_7_LC_8_8_5, QuadInstance7.Quad_RNIC9VV2_5_LC_8_8_6 }
set_location LT_8_8 8 8
ble_pack QuadInstance7.Quad_RNIOIKU2_10_LC_8_9_0 { QuadInstance7.Quad_RNIOIKU2[10] }
ble_pack QuadInstance7.delayedCh_B_RNI2N241_2_LC_8_9_1 { QuadInstance7.delayedCh_B_RNI2N241[2] }
ble_pack QuadInstance7.Quad_RNI96VV2_2_LC_8_9_2 { QuadInstance7.Quad_RNI96VV2[2] }
ble_pack QuadInstance7.delayedCh_A_RNI8MRP1_2_LC_8_9_3 { QuadInstance7.delayedCh_A_RNI8MRP1[2] }
ble_pack QuadInstance7.Quad_RNI85VV2_1_LC_8_9_4 { QuadInstance7.Quad_RNI85VV2[1] }
ble_pack QuadInstance7.Quad_RNIFCVV2_8_LC_8_9_5 { QuadInstance7.Quad_RNIFCVV2[8] }
ble_pack QuadInstance7.Quad_RNIGDVV2_9_LC_8_9_6 { QuadInstance7.Quad_RNIGDVV2[9] }
ble_pack QuadInstance7.Quad_RNIRLKU2_13_LC_8_9_7 { QuadInstance7.Quad_RNIRLKU2[13] }
clb_pack LT_8_9 { QuadInstance7.Quad_RNIOIKU2_10_LC_8_9_0, QuadInstance7.delayedCh_B_RNI2N241_2_LC_8_9_1, QuadInstance7.Quad_RNI96VV2_2_LC_8_9_2, QuadInstance7.delayedCh_A_RNI8MRP1_2_LC_8_9_3, QuadInstance7.Quad_RNI85VV2_1_LC_8_9_4, QuadInstance7.Quad_RNIFCVV2_8_LC_8_9_5, QuadInstance7.Quad_RNIGDVV2_9_LC_8_9_6, QuadInstance7.Quad_RNIRLKU2_13_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack QuadInstance7.Quad_RNISMKU2_14_LC_8_10_0 { QuadInstance7.Quad_RNISMKU2[14] }
ble_pack QuadInstance7.delayedCh_B_1_LC_8_10_1 { QuadInstance7.delayedCh_B_1_THRU_LUT4_0, QuadInstance7.delayedCh_B[1] }
ble_pack QuadInstance7.Quad_RNIPJKU2_11_LC_8_10_2 { QuadInstance7.Quad_RNIPJKU2[11] }
ble_pack QuadInstance7.delayedCh_A_1_LC_8_10_3 { QuadInstance7.delayedCh_A_1_THRU_LUT4_0, QuadInstance7.delayedCh_A[1] }
ble_pack QuadInstance7.Quad_RNIQKKU2_12_LC_8_10_4 { QuadInstance7.Quad_RNIQKKU2[12] }
ble_pack pwmWrite_1_LC_8_10_5 { pwmWrite_RNO[1], pwmWrite[1] }
ble_pack QuadInstance7.delayedCh_A_2_LC_8_10_6 { QuadInstance7.delayedCh_A_2_THRU_LUT4_0, QuadInstance7.delayedCh_A[2] }
ble_pack QuadInstance7.delayedCh_B_2_LC_8_10_7 { QuadInstance7.delayedCh_B_2_THRU_LUT4_0, QuadInstance7.delayedCh_B[2] }
clb_pack LT_8_10 { QuadInstance7.Quad_RNISMKU2_14_LC_8_10_0, QuadInstance7.delayedCh_B_1_LC_8_10_1, QuadInstance7.Quad_RNIPJKU2_11_LC_8_10_2, QuadInstance7.delayedCh_A_1_LC_8_10_3, QuadInstance7.Quad_RNIQKKU2_12_LC_8_10_4, pwmWrite_1_LC_8_10_5, QuadInstance7.delayedCh_A_2_LC_8_10_6, QuadInstance7.delayedCh_B_2_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack PWMInstance1.out_RNO_0_LC_8_11_0 { PWMInstance1.out_RNO_0 }
ble_pack PWMInstance1.clkCount_0_LC_8_11_1 { PWMInstance1.clkCount_RNO[0], PWMInstance1.clkCount[0] }
ble_pack PWMInstance1.PWMPulseWidthCount_esr_ctle_15_LC_8_11_2 { PWMInstance1.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance1.clkCount_1_LC_8_11_3 { PWMInstance1.clkCount_RNO[1], PWMInstance1.clkCount[1] }
ble_pack PWMInstance1.clkCount_RNISE5O_0_LC_8_11_4 { PWMInstance1.clkCount_RNISE5O[0] }
ble_pack PWMInstance1.periodCounter_RNI4EVP_16_LC_8_11_5 { PWMInstance1.periodCounter_RNI4EVP[16] }
ble_pack PWMInstance1.periodCounter_RNIT34C2_1_LC_8_11_6 { PWMInstance1.periodCounter_RNIT34C2[1] }
ble_pack PWMInstance1.periodCounter_RNIOA6I7_0_LC_8_11_7 { PWMInstance1.periodCounter_RNIOA6I7[0] }
clb_pack LT_8_11 { PWMInstance1.out_RNO_0_LC_8_11_0, PWMInstance1.clkCount_0_LC_8_11_1, PWMInstance1.PWMPulseWidthCount_esr_ctle_15_LC_8_11_2, PWMInstance1.clkCount_1_LC_8_11_3, PWMInstance1.clkCount_RNISE5O_0_LC_8_11_4, PWMInstance1.periodCounter_RNI4EVP_16_LC_8_11_5, PWMInstance1.periodCounter_RNIT34C2_1_LC_8_11_6, PWMInstance1.periodCounter_RNIOA6I7_0_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_8_12_1 { PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_2_LC_8_12_2 { PWMInstance5.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_3_LC_8_12_3 { PWMInstance5.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[3] }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_8_12_4 { PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_15_LC_8_12_6 { PWMInstance5.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[15] }
clb_pack LT_8_12 { PWMInstance5.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_8_12_1, PWMInstance5.PWMPulseWidthCount_esr_2_LC_8_12_2, PWMInstance5.PWMPulseWidthCount_esr_3_LC_8_12_3, PWMInstance5.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_8_12_4, PWMInstance5.PWMPulseWidthCount_esr_15_LC_8_12_6 }
set_location LT_8_12 8 12
ble_pack pwmWrite_0_LC_8_13_0 { pwmWrite_RNO[0], pwmWrite[0] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_8_13_1 { PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c_RNO }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_ctle_15_LC_8_13_3 { PWMInstance0.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_8_13_4 { PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c_RNO }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_8_13_7 { PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c_RNO }
clb_pack LT_8_13 { pwmWrite_0_LC_8_13_0, PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_8_13_1, PWMInstance0.PWMPulseWidthCount_esr_ctle_15_LC_8_13_3, PWMInstance5.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_8_13_4, PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_8_14_0 { PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_14_LC_8_14_1 { PWMInstance0.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_15_LC_8_14_2 { PWMInstance0.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_8_14_3 { PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_11_LC_8_14_5 { PWMInstance0.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[11] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_8_14_6 { PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_8_14 { PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_8_14_0, PWMInstance0.PWMPulseWidthCount_esr_14_LC_8_14_1, PWMInstance0.PWMPulseWidthCount_esr_15_LC_8_14_2, PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_8_14_3, PWMInstance0.PWMPulseWidthCount_esr_11_LC_8_14_5, PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_8_14_6 }
set_location LT_8_14 8 14
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c_LC_8_15_0 { PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c_LC_8_15_1 { PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c_LC_8_15_2 { PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c_LC_8_15_3 { PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c_LC_8_15_4 { PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c_LC_8_15_5 { PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c_LC_8_15_6 { PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c_LC_8_15_7 { PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_8_15 { PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c_LC_8_15_0, PWMInstance0.un1_PWMPulseWidthCount_0_I_9_c_LC_8_15_1, PWMInstance0.un1_PWMPulseWidthCount_0_I_15_c_LC_8_15_2, PWMInstance0.un1_PWMPulseWidthCount_0_I_27_c_LC_8_15_3, PWMInstance0.un1_PWMPulseWidthCount_0_I_45_c_LC_8_15_4, PWMInstance0.un1_PWMPulseWidthCount_0_I_33_c_LC_8_15_5, PWMInstance0.un1_PWMPulseWidthCount_0_I_39_c_LC_8_15_6, PWMInstance0.un1_PWMPulseWidthCount_0_I_21_c_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack PWMInstance0.out_LC_8_16_0 { PWMInstance0.out_RNO, PWMInstance0.out }
clb_pack LT_8_16 { PWMInstance0.out_LC_8_16_0 }
set_location LT_8_16 8 16
ble_pack QuadInstance7.delayedCh_B_0_LC_8_19_0 { QuadInstance7.delayedCh_B_0_THRU_LUT4_0, QuadInstance7.delayedCh_B[0] }
clb_pack LT_8_19 { QuadInstance7.delayedCh_B_0_LC_8_19_0 }
set_location LT_8_19 8 19
ble_pack PWM0_obufLegalizeSB_DFF_LC_8_20_0 { PWM0_obufConstOneLUT4, PWM0_obufLegalizeSB_DFF }
ble_pack PWM1_obufLegalizeSB_DFF_LC_8_20_1 { PWM1_obufConstOneLUT4, PWM1_obufLegalizeSB_DFF }
ble_pack PWM6_obufLegalizeSB_DFF_LC_8_20_2 { PWM6_obufConstOneLUT4, PWM6_obufLegalizeSB_DFF }
ble_pack PWM7_obufLegalizeSB_DFF_LC_8_20_3 { PWM7_obufConstOneLUT4, PWM7_obufLegalizeSB_DFF }
clb_pack LT_8_20 { PWM0_obufLegalizeSB_DFF_LC_8_20_0, PWM1_obufLegalizeSB_DFF_LC_8_20_1, PWM6_obufLegalizeSB_DFF_LC_8_20_2, PWM7_obufLegalizeSB_DFF_LC_8_20_3 }
set_location LT_8_20 8 20
ble_pack QuadInstance3.delayedCh_B_0_LC_9_2_4 { QuadInstance3.delayedCh_B_0_THRU_LUT4_0, QuadInstance3.delayedCh_B[0] }
clb_pack LT_9_2 { QuadInstance3.delayedCh_B_0_LC_9_2_4 }
set_location LT_9_2 9 2
ble_pack QuadInstance2.Quad_4_LC_9_3_5 { QuadInstance2.Quad_RNO[4], QuadInstance2.Quad[4] }
clb_pack LT_9_3 { QuadInstance2.Quad_4_LC_9_3_5 }
set_location LT_9_3 9 3
ble_pack QuadInstance5.delayedCh_A_1_LC_9_4_1 { QuadInstance5.delayedCh_A_1_THRU_LUT4_0, QuadInstance5.delayedCh_A[1] }
ble_pack QuadInstance5.delayedCh_A_0_LC_9_4_4 { QuadInstance5.delayedCh_A_0_THRU_LUT4_0, QuadInstance5.delayedCh_A[0] }
clb_pack LT_9_4 { QuadInstance5.delayedCh_A_1_LC_9_4_1, QuadInstance5.delayedCh_A_0_LC_9_4_4 }
set_location LT_9_4 9 4
ble_pack QuadInstance5.Quad_RNI07LI2_9_LC_9_5_0 { QuadInstance5.Quad_RNI07LI2[9] }
ble_pack QuadInstance5.delayedCh_B_RNIUQSQ_2_LC_9_5_1 { QuadInstance5.delayedCh_B_RNIUQSQ[2] }
ble_pack QuadInstance5.Quad_RNIPVKI2_2_LC_9_5_2 { QuadInstance5.Quad_RNIPVKI2[2] }
ble_pack QuadInstance5.Quad_RNIQ0LI2_3_LC_9_5_4 { QuadInstance5.Quad_RNIQ0LI2[3] }
ble_pack QuadInstance5.Quad_RNIR1LI2_4_LC_9_5_5 { QuadInstance5.Quad_RNIR1LI2[4] }
ble_pack QuadInstance5.Quad_RNIS2LI2_5_LC_9_5_7 { QuadInstance5.Quad_RNIS2LI2[5] }
clb_pack LT_9_5 { QuadInstance5.Quad_RNI07LI2_9_LC_9_5_0, QuadInstance5.delayedCh_B_RNIUQSQ_2_LC_9_5_1, QuadInstance5.Quad_RNIPVKI2_2_LC_9_5_2, QuadInstance5.Quad_RNIQ0LI2_3_LC_9_5_4, QuadInstance5.Quad_RNIR1LI2_4_LC_9_5_5, QuadInstance5.Quad_RNIS2LI2_5_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack QuadInstance5.Quad_RNI8AQ82_10_LC_9_6_0 { QuadInstance5.Quad_RNI8AQ82[10] }
ble_pack QuadInstance5.Quad_RNI9BQ82_11_LC_9_6_1 { QuadInstance5.Quad_RNI9BQ82[11] }
ble_pack quadWrite_5_LC_9_6_2 { quadWrite_RNO[5], quadWrite[5] }
ble_pack QuadInstance5.Quad_RNIT3LI2_6_LC_9_6_3 { QuadInstance5.Quad_RNIT3LI2[6] }
ble_pack QuadInstance5.Quad_RNIU4LI2_7_LC_9_6_4 { QuadInstance5.Quad_RNIU4LI2[7] }
ble_pack QuadInstance5.Quad_RNIV5LI2_8_LC_9_6_5 { QuadInstance5.Quad_RNIV5LI2[8] }
ble_pack QuadInstance2.Quad_RNIJ03G2_13_LC_9_6_6 { QuadInstance2.Quad_RNIJ03G2[13] }
ble_pack QuadInstance5.Quad_RNIOUKI2_1_LC_9_6_7 { QuadInstance5.Quad_RNIOUKI2[1] }
clb_pack LT_9_6 { QuadInstance5.Quad_RNI8AQ82_10_LC_9_6_0, QuadInstance5.Quad_RNI9BQ82_11_LC_9_6_1, quadWrite_5_LC_9_6_2, QuadInstance5.Quad_RNIT3LI2_6_LC_9_6_3, QuadInstance5.Quad_RNIU4LI2_7_LC_9_6_4, QuadInstance5.Quad_RNIV5LI2_8_LC_9_6_5, QuadInstance2.Quad_RNIJ03G2_13_LC_9_6_6, QuadInstance5.Quad_RNIOUKI2_1_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack QuadInstance5.Quad_RNIACQ82_12_LC_9_7_0 { QuadInstance5.Quad_RNIACQ82[12] }
ble_pack QuadInstance5.Quad_RNIBDQ82_13_LC_9_7_1 { QuadInstance5.Quad_RNIBDQ82[13] }
ble_pack QuadInstance5.Quad_RNICEQ82_14_LC_9_7_2 { QuadInstance5.Quad_RNICEQ82[14] }
ble_pack QuadInstance5.Quad_RNO_0_15_LC_9_7_3 { QuadInstance5.Quad_RNO_0[15] }
ble_pack QuadInstance5.Quad_12_LC_9_7_4 { QuadInstance5.Quad_RNO[12], QuadInstance5.Quad[12] }
ble_pack QuadInstance5.Quad_13_LC_9_7_5 { QuadInstance5.Quad_RNO[13], QuadInstance5.Quad[13] }
ble_pack QuadInstance5.Quad_14_LC_9_7_6 { QuadInstance5.Quad_RNO[14], QuadInstance5.Quad[14] }
ble_pack QuadInstance5.Quad_1_LC_9_7_7 { QuadInstance5.Quad_RNO[1], QuadInstance5.Quad[1] }
clb_pack LT_9_7 { QuadInstance5.Quad_RNIACQ82_12_LC_9_7_0, QuadInstance5.Quad_RNIBDQ82_13_LC_9_7_1, QuadInstance5.Quad_RNICEQ82_14_LC_9_7_2, QuadInstance5.Quad_RNO_0_15_LC_9_7_3, QuadInstance5.Quad_12_LC_9_7_4, QuadInstance5.Quad_13_LC_9_7_5, QuadInstance5.Quad_14_LC_9_7_6, QuadInstance5.Quad_1_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack QuadInstance7.un1_Quad_cry_0_c_LC_9_8_0 { QuadInstance7.un1_Quad_cry_0_c }
ble_pack QuadInstance7.Quad_RNO_0_1_LC_9_8_1 { QuadInstance7.Quad_RNO_0[1], QuadInstance7.un1_Quad_cry_1_c }
ble_pack QuadInstance7.Quad_RNO_0_2_LC_9_8_2 { QuadInstance7.Quad_RNO_0[2], QuadInstance7.un1_Quad_cry_2_c }
ble_pack QuadInstance7.Quad_RNO_0_3_LC_9_8_3 { QuadInstance7.Quad_RNO_0[3], QuadInstance7.un1_Quad_cry_3_c }
ble_pack QuadInstance7.Quad_RNO_0_4_LC_9_8_4 { QuadInstance7.Quad_RNO_0[4], QuadInstance7.un1_Quad_cry_4_c }
ble_pack QuadInstance7.Quad_RNO_0_5_LC_9_8_5 { QuadInstance7.Quad_RNO_0[5], QuadInstance7.un1_Quad_cry_5_c }
ble_pack QuadInstance7.Quad_RNO_0_6_LC_9_8_6 { QuadInstance7.Quad_RNO_0[6], QuadInstance7.un1_Quad_cry_6_c }
ble_pack QuadInstance7.Quad_RNO_0_7_LC_9_8_7 { QuadInstance7.Quad_RNO_0[7], QuadInstance7.un1_Quad_cry_7_c }
clb_pack LT_9_8 { QuadInstance7.un1_Quad_cry_0_c_LC_9_8_0, QuadInstance7.Quad_RNO_0_1_LC_9_8_1, QuadInstance7.Quad_RNO_0_2_LC_9_8_2, QuadInstance7.Quad_RNO_0_3_LC_9_8_3, QuadInstance7.Quad_RNO_0_4_LC_9_8_4, QuadInstance7.Quad_RNO_0_5_LC_9_8_5, QuadInstance7.Quad_RNO_0_6_LC_9_8_6, QuadInstance7.Quad_RNO_0_7_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack QuadInstance7.Quad_RNO_0_8_LC_9_9_0 { QuadInstance7.Quad_RNO_0[8], QuadInstance7.un1_Quad_cry_8_c }
ble_pack QuadInstance7.Quad_RNO_0_9_LC_9_9_1 { QuadInstance7.Quad_RNO_0[9], QuadInstance7.un1_Quad_cry_9_c }
ble_pack QuadInstance7.Quad_RNO_0_10_LC_9_9_2 { QuadInstance7.Quad_RNO_0[10], QuadInstance7.un1_Quad_cry_10_c }
ble_pack QuadInstance7.Quad_RNO_0_11_LC_9_9_3 { QuadInstance7.Quad_RNO_0[11], QuadInstance7.un1_Quad_cry_11_c }
ble_pack QuadInstance7.Quad_RNO_0_12_LC_9_9_4 { QuadInstance7.Quad_RNO_0[12], QuadInstance7.un1_Quad_cry_12_c }
ble_pack QuadInstance7.Quad_RNO_0_13_LC_9_9_5 { QuadInstance7.Quad_RNO_0[13], QuadInstance7.un1_Quad_cry_13_c }
ble_pack QuadInstance7.Quad_RNO_0_14_LC_9_9_6 { QuadInstance7.Quad_RNO_0[14], QuadInstance7.un1_Quad_cry_14_c }
ble_pack QuadInstance7.Quad_15_LC_9_9_7 { QuadInstance7.Quad_RNO[15], QuadInstance7.Quad[15] }
clb_pack LT_9_9 { QuadInstance7.Quad_RNO_0_8_LC_9_9_0, QuadInstance7.Quad_RNO_0_9_LC_9_9_1, QuadInstance7.Quad_RNO_0_10_LC_9_9_2, QuadInstance7.Quad_RNO_0_11_LC_9_9_3, QuadInstance7.Quad_RNO_0_12_LC_9_9_4, QuadInstance7.Quad_RNO_0_13_LC_9_9_5, QuadInstance7.Quad_RNO_0_14_LC_9_9_6, QuadInstance7.Quad_15_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack QuadInstance3.Quad_RNIQ30J1_12_LC_9_10_0 { QuadInstance3.Quad_RNIQ30J1[12] }
ble_pack QuadInstance3.Quad_RNIAQAL1_3_LC_9_10_1 { QuadInstance3.Quad_RNIAQAL1[3] }
ble_pack QuadInstance3.Quad_RNIDTAL1_6_LC_9_10_2 { QuadInstance3.Quad_RNIDTAL1[6] }
ble_pack QuadInstance3.Quad_RNICSAL1_5_LC_9_10_3 { QuadInstance3.Quad_RNICSAL1[5] }
ble_pack QuadInstance3.Quad_RNIR40J1_13_LC_9_10_4 { QuadInstance3.Quad_RNIR40J1[13] }
ble_pack QuadInstance3.Quad_RNIP20J1_11_LC_9_10_5 { QuadInstance3.Quad_RNIP20J1[11] }
ble_pack pwmWrite_fast_1_LC_9_10_6 { pwmWrite_fast_RNO[1], pwmWrite_fast[1] }
ble_pack pwmWrite_7_LC_9_10_7 { pwmWrite_RNO[7], pwmWrite[7] }
clb_pack LT_9_10 { QuadInstance3.Quad_RNIQ30J1_12_LC_9_10_0, QuadInstance3.Quad_RNIAQAL1_3_LC_9_10_1, QuadInstance3.Quad_RNIDTAL1_6_LC_9_10_2, QuadInstance3.Quad_RNICSAL1_5_LC_9_10_3, QuadInstance3.Quad_RNIR40J1_13_LC_9_10_4, QuadInstance3.Quad_RNIP20J1_11_LC_9_10_5, pwmWrite_fast_1_LC_9_10_6, pwmWrite_7_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack PWMInstance5.periodCounter_RNIUTF81_13_LC_9_11_0 { PWMInstance5.periodCounter_RNIUTF81[13] }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_9_11_1 { PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_0_LC_9_11_2 { PWMInstance5.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_1_LC_9_11_3 { PWMInstance5.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_9_11_4 { PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_6_LC_9_11_5 { PWMInstance5.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_7_LC_9_11_6 { PWMInstance5.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[7] }
clb_pack LT_9_11 { PWMInstance5.periodCounter_RNIUTF81_13_LC_9_11_0, PWMInstance5.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_9_11_1, PWMInstance5.PWMPulseWidthCount_esr_0_LC_9_11_2, PWMInstance5.PWMPulseWidthCount_esr_1_LC_9_11_3, PWMInstance5.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_9_11_4, PWMInstance5.PWMPulseWidthCount_esr_6_LC_9_11_5, PWMInstance5.PWMPulseWidthCount_esr_7_LC_9_11_6 }
set_location LT_9_11 9 11
ble_pack PWMInstance5.periodCounter_0_LC_9_12_0 { PWMInstance5.periodCounter_RNO[0], PWMInstance5.periodCounter[0], PWMInstance5.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance5.periodCounter_1_LC_9_12_1 { PWMInstance5.periodCounter_RNO[1], PWMInstance5.periodCounter[1], PWMInstance5.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance5.periodCounter_2_LC_9_12_2 { PWMInstance5.periodCounter_RNO[2], PWMInstance5.periodCounter[2], PWMInstance5.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance5.periodCounter_3_LC_9_12_3 { PWMInstance5.periodCounter_RNO[3], PWMInstance5.periodCounter[3], PWMInstance5.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance5.periodCounter_4_LC_9_12_4 { PWMInstance5.periodCounter_RNO[4], PWMInstance5.periodCounter[4], PWMInstance5.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance5.periodCounter_5_LC_9_12_5 { PWMInstance5.periodCounter_RNO[5], PWMInstance5.periodCounter[5], PWMInstance5.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance5.periodCounter_6_LC_9_12_6 { PWMInstance5.periodCounter_RNO[6], PWMInstance5.periodCounter[6], PWMInstance5.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance5.periodCounter_7_LC_9_12_7 { PWMInstance5.periodCounter_RNO[7], PWMInstance5.periodCounter[7], PWMInstance5.un1_periodCounter_2_cry_7_c }
clb_pack LT_9_12 { PWMInstance5.periodCounter_0_LC_9_12_0, PWMInstance5.periodCounter_1_LC_9_12_1, PWMInstance5.periodCounter_2_LC_9_12_2, PWMInstance5.periodCounter_3_LC_9_12_3, PWMInstance5.periodCounter_4_LC_9_12_4, PWMInstance5.periodCounter_5_LC_9_12_5, PWMInstance5.periodCounter_6_LC_9_12_6, PWMInstance5.periodCounter_7_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack PWMInstance5.periodCounter_8_LC_9_13_0 { PWMInstance5.periodCounter_RNO[8], PWMInstance5.periodCounter[8], PWMInstance5.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance5.periodCounter_9_LC_9_13_1 { PWMInstance5.periodCounter_RNO[9], PWMInstance5.periodCounter[9], PWMInstance5.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance5.periodCounter_10_LC_9_13_2 { PWMInstance5.periodCounter_RNO[10], PWMInstance5.periodCounter[10], PWMInstance5.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance5.periodCounter_11_LC_9_13_3 { PWMInstance5.periodCounter_RNO[11], PWMInstance5.periodCounter[11], PWMInstance5.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance5.periodCounter_12_LC_9_13_4 { PWMInstance5.periodCounter_RNO[12], PWMInstance5.periodCounter[12], PWMInstance5.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance5.periodCounter_13_LC_9_13_5 { PWMInstance5.periodCounter_RNO[13], PWMInstance5.periodCounter[13], PWMInstance5.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance5.periodCounter_14_LC_9_13_6 { PWMInstance5.periodCounter_RNO[14], PWMInstance5.periodCounter[14], PWMInstance5.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance5.periodCounter_15_LC_9_13_7 { PWMInstance5.periodCounter_RNO[15], PWMInstance5.periodCounter[15], PWMInstance5.un1_periodCounter_2_cry_15_c }
clb_pack LT_9_13 { PWMInstance5.periodCounter_8_LC_9_13_0, PWMInstance5.periodCounter_9_LC_9_13_1, PWMInstance5.periodCounter_10_LC_9_13_2, PWMInstance5.periodCounter_11_LC_9_13_3, PWMInstance5.periodCounter_12_LC_9_13_4, PWMInstance5.periodCounter_13_LC_9_13_5, PWMInstance5.periodCounter_14_LC_9_13_6, PWMInstance5.periodCounter_15_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack PWMInstance5.periodCounter_16_LC_9_14_0 { PWMInstance5.periodCounter_RNO[16], PWMInstance5.periodCounter[16] }
clb_pack LT_9_14 { PWMInstance5.periodCounter_16_LC_9_14_0 }
set_location LT_9_14 9 14
ble_pack PWMInstance0.periodCounter_RNIA4GO1_13_LC_9_15_0 { PWMInstance0.periodCounter_RNIA4GO1[13] }
ble_pack PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_9_15_1 { PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_0_LC_9_15_2 { PWMInstance0.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_1_LC_9_15_3 { PWMInstance0.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance0.PWMPulseWidthCount_esr_7_LC_9_15_6 { PWMInstance0.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance0.PWMPulseWidthCount_esr[7] }
clb_pack LT_9_15 { PWMInstance0.periodCounter_RNIA4GO1_13_LC_9_15_0, PWMInstance0.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_9_15_1, PWMInstance0.PWMPulseWidthCount_esr_0_LC_9_15_2, PWMInstance0.PWMPulseWidthCount_esr_1_LC_9_15_3, PWMInstance0.PWMPulseWidthCount_esr_7_LC_9_15_6 }
set_location LT_9_15 9 15
ble_pack PWMInstance5.PWMPulseWidthCount_esr_13_LC_9_16_4 { PWMInstance5.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[13] }
clb_pack LT_9_16 { PWMInstance5.PWMPulseWidthCount_esr_13_LC_9_16_4 }
set_location LT_9_16 9 16
ble_pack QuadInstance5.delayedCh_B_0_LC_10_1_7 { QuadInstance5.delayedCh_B_0_THRU_LUT4_0, QuadInstance5.delayedCh_B[0] }
clb_pack LT_10_1 { QuadInstance5.delayedCh_B_0_LC_10_1_7 }
set_location LT_10_1 10 1
ble_pack QuadInstance5.delayedCh_A_2_LC_10_4_1 { QuadInstance5.delayedCh_A_2_THRU_LUT4_0, QuadInstance5.delayedCh_A[2] }
ble_pack QuadInstance5.delayedCh_B_1_LC_10_4_5 { QuadInstance5.delayedCh_B_1_THRU_LUT4_0, QuadInstance5.delayedCh_B[1] }
ble_pack QuadInstance5.delayedCh_B_2_LC_10_4_6 { QuadInstance5.delayedCh_B_2_THRU_LUT4_0, QuadInstance5.delayedCh_B[2] }
clb_pack LT_10_4 { QuadInstance5.delayedCh_A_2_LC_10_4_1, QuadInstance5.delayedCh_B_1_LC_10_4_5, QuadInstance5.delayedCh_B_2_LC_10_4_6 }
set_location LT_10_4 10 4
ble_pack QuadInstance4.Quad_RNO_0_15_LC_10_5_0 { QuadInstance4.Quad_RNO_0[15] }
ble_pack QuadInstance4.Quad_0_LC_10_5_1 { QuadInstance4.Quad_RNO[0], QuadInstance4.Quad[0] }
ble_pack QuadInstance0.Quad_0_LC_10_5_2 { QuadInstance0.Quad_RNO[0], QuadInstance0.Quad[0] }
ble_pack QuadInstance2.Quad_0_LC_10_5_3 { QuadInstance2.Quad_RNO[0], QuadInstance2.Quad[0] }
ble_pack QuadInstance5.delayedCh_A_RNI0UF71_2_LC_10_5_4 { QuadInstance5.delayedCh_A_RNI0UF71[2] }
ble_pack QuadInstance5.Quad_0_LC_10_5_5 { QuadInstance5.Quad_RNO[0], QuadInstance5.Quad[0] }
ble_pack QuadInstance3.Quad_0_LC_10_5_6 { QuadInstance3.Quad_RNO[0], QuadInstance3.Quad[0] }
clb_pack LT_10_5 { QuadInstance4.Quad_RNO_0_15_LC_10_5_0, QuadInstance4.Quad_0_LC_10_5_1, QuadInstance0.Quad_0_LC_10_5_2, QuadInstance2.Quad_0_LC_10_5_3, QuadInstance5.delayedCh_A_RNI0UF71_2_LC_10_5_4, QuadInstance5.Quad_0_LC_10_5_5, QuadInstance3.Quad_0_LC_10_5_6 }
set_location LT_10_5 10 5
ble_pack QuadInstance5.un1_Quad_cry_0_c_LC_10_6_0 { QuadInstance5.un1_Quad_cry_0_c }
ble_pack QuadInstance5.Quad_RNO_0_1_LC_10_6_1 { QuadInstance5.Quad_RNO_0[1], QuadInstance5.un1_Quad_cry_1_c }
ble_pack QuadInstance5.Quad_RNO_0_2_LC_10_6_2 { QuadInstance5.Quad_RNO_0[2], QuadInstance5.un1_Quad_cry_2_c }
ble_pack QuadInstance5.Quad_RNO_0_3_LC_10_6_3 { QuadInstance5.Quad_RNO_0[3], QuadInstance5.un1_Quad_cry_3_c }
ble_pack QuadInstance5.Quad_RNO_0_4_LC_10_6_4 { QuadInstance5.Quad_RNO_0[4], QuadInstance5.un1_Quad_cry_4_c }
ble_pack QuadInstance5.Quad_RNO_0_5_LC_10_6_5 { QuadInstance5.Quad_RNO_0[5], QuadInstance5.un1_Quad_cry_5_c }
ble_pack QuadInstance5.Quad_RNO_0_6_LC_10_6_6 { QuadInstance5.Quad_RNO_0[6], QuadInstance5.un1_Quad_cry_6_c }
ble_pack QuadInstance5.Quad_RNO_0_7_LC_10_6_7 { QuadInstance5.Quad_RNO_0[7], QuadInstance5.un1_Quad_cry_7_c }
clb_pack LT_10_6 { QuadInstance5.un1_Quad_cry_0_c_LC_10_6_0, QuadInstance5.Quad_RNO_0_1_LC_10_6_1, QuadInstance5.Quad_RNO_0_2_LC_10_6_2, QuadInstance5.Quad_RNO_0_3_LC_10_6_3, QuadInstance5.Quad_RNO_0_4_LC_10_6_4, QuadInstance5.Quad_RNO_0_5_LC_10_6_5, QuadInstance5.Quad_RNO_0_6_LC_10_6_6, QuadInstance5.Quad_RNO_0_7_LC_10_6_7 }
set_location LT_10_6 10 6
ble_pack QuadInstance5.Quad_RNO_0_8_LC_10_7_0 { QuadInstance5.Quad_RNO_0[8], QuadInstance5.un1_Quad_cry_8_c }
ble_pack QuadInstance5.Quad_RNO_0_9_LC_10_7_1 { QuadInstance5.Quad_RNO_0[9], QuadInstance5.un1_Quad_cry_9_c }
ble_pack QuadInstance5.Quad_RNO_0_10_LC_10_7_2 { QuadInstance5.Quad_RNO_0[10], QuadInstance5.un1_Quad_cry_10_c }
ble_pack QuadInstance5.Quad_RNO_0_11_LC_10_7_3 { QuadInstance5.Quad_RNO_0[11], QuadInstance5.un1_Quad_cry_11_c }
ble_pack QuadInstance5.Quad_RNO_0_12_LC_10_7_4 { QuadInstance5.Quad_RNO_0[12], QuadInstance5.un1_Quad_cry_12_c }
ble_pack QuadInstance5.Quad_RNO_0_13_LC_10_7_5 { QuadInstance5.Quad_RNO_0[13], QuadInstance5.un1_Quad_cry_13_c }
ble_pack QuadInstance5.Quad_RNO_0_14_LC_10_7_6 { QuadInstance5.Quad_RNO_0[14], QuadInstance5.un1_Quad_cry_14_c }
ble_pack QuadInstance5.Quad_15_LC_10_7_7 { QuadInstance5.Quad_RNO[15], QuadInstance5.Quad[15] }
clb_pack LT_10_7 { QuadInstance5.Quad_RNO_0_8_LC_10_7_0, QuadInstance5.Quad_RNO_0_9_LC_10_7_1, QuadInstance5.Quad_RNO_0_10_LC_10_7_2, QuadInstance5.Quad_RNO_0_11_LC_10_7_3, QuadInstance5.Quad_RNO_0_12_LC_10_7_4, QuadInstance5.Quad_RNO_0_13_LC_10_7_5, QuadInstance5.Quad_RNO_0_14_LC_10_7_6, QuadInstance5.Quad_15_LC_10_7_7 }
set_location LT_10_7 10 7
ble_pack QuadInstance3.un1_Quad_cry_0_c_LC_10_8_0 { QuadInstance3.un1_Quad_cry_0_c }
ble_pack QuadInstance3.Quad_RNO_0_1_LC_10_8_1 { QuadInstance3.Quad_RNO_0[1], QuadInstance3.un1_Quad_cry_1_c }
ble_pack QuadInstance3.Quad_RNO_0_2_LC_10_8_2 { QuadInstance3.Quad_RNO_0[2], QuadInstance3.un1_Quad_cry_2_c }
ble_pack QuadInstance3.Quad_RNO_0_3_LC_10_8_3 { QuadInstance3.Quad_RNO_0[3], QuadInstance3.un1_Quad_cry_3_c }
ble_pack QuadInstance3.Quad_RNO_0_4_LC_10_8_4 { QuadInstance3.Quad_RNO_0[4], QuadInstance3.un1_Quad_cry_4_c }
ble_pack QuadInstance3.Quad_RNO_0_5_LC_10_8_5 { QuadInstance3.Quad_RNO_0[5], QuadInstance3.un1_Quad_cry_5_c }
ble_pack QuadInstance3.Quad_RNO_0_6_LC_10_8_6 { QuadInstance3.Quad_RNO_0[6], QuadInstance3.un1_Quad_cry_6_c }
ble_pack QuadInstance3.Quad_RNO_0_7_LC_10_8_7 { QuadInstance3.Quad_RNO_0[7], QuadInstance3.un1_Quad_cry_7_c }
clb_pack LT_10_8 { QuadInstance3.un1_Quad_cry_0_c_LC_10_8_0, QuadInstance3.Quad_RNO_0_1_LC_10_8_1, QuadInstance3.Quad_RNO_0_2_LC_10_8_2, QuadInstance3.Quad_RNO_0_3_LC_10_8_3, QuadInstance3.Quad_RNO_0_4_LC_10_8_4, QuadInstance3.Quad_RNO_0_5_LC_10_8_5, QuadInstance3.Quad_RNO_0_6_LC_10_8_6, QuadInstance3.Quad_RNO_0_7_LC_10_8_7 }
set_location LT_10_8 10 8
ble_pack QuadInstance3.Quad_RNO_0_8_LC_10_9_0 { QuadInstance3.Quad_RNO_0[8], QuadInstance3.un1_Quad_cry_8_c }
ble_pack QuadInstance3.Quad_RNO_0_9_LC_10_9_1 { QuadInstance3.Quad_RNO_0[9], QuadInstance3.un1_Quad_cry_9_c }
ble_pack QuadInstance3.Quad_RNO_0_10_LC_10_9_2 { QuadInstance3.Quad_RNO_0[10], QuadInstance3.un1_Quad_cry_10_c }
ble_pack QuadInstance3.Quad_RNO_0_11_LC_10_9_3 { QuadInstance3.Quad_RNO_0[11], QuadInstance3.un1_Quad_cry_11_c }
ble_pack QuadInstance3.Quad_RNO_0_12_LC_10_9_4 { QuadInstance3.Quad_RNO_0[12], QuadInstance3.un1_Quad_cry_12_c }
ble_pack QuadInstance3.Quad_RNO_0_13_LC_10_9_5 { QuadInstance3.Quad_RNO_0[13], QuadInstance3.un1_Quad_cry_13_c }
ble_pack QuadInstance3.Quad_RNO_0_14_LC_10_9_6 { QuadInstance3.Quad_RNO_0[14], QuadInstance3.un1_Quad_cry_14_c }
ble_pack QuadInstance3.Quad_15_LC_10_9_7 { QuadInstance3.Quad_RNO[15], QuadInstance3.Quad[15] }
clb_pack LT_10_9 { QuadInstance3.Quad_RNO_0_8_LC_10_9_0, QuadInstance3.Quad_RNO_0_9_LC_10_9_1, QuadInstance3.Quad_RNO_0_10_LC_10_9_2, QuadInstance3.Quad_RNO_0_11_LC_10_9_3, QuadInstance3.Quad_RNO_0_12_LC_10_9_4, QuadInstance3.Quad_RNO_0_13_LC_10_9_5, QuadInstance3.Quad_RNO_0_14_LC_10_9_6, QuadInstance3.Quad_15_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack QuadInstance3.delayedCh_A_RNIO54L_2_LC_10_10_0 { QuadInstance3.delayedCh_A_RNIO54L[2] }
ble_pack QuadInstance3.Quad_RNI8OAL1_1_LC_10_10_1 { QuadInstance3.Quad_RNI8OAL1[1] }
ble_pack QuadInstance3.delayedCh_B_RNIQUMH_2_LC_10_10_2 { QuadInstance3.delayedCh_B_RNIQUMH[2] }
ble_pack QuadInstance3.Quad_RNI9PAL1_2_LC_10_10_3 { QuadInstance3.Quad_RNI9PAL1[2] }
ble_pack QuadInstance3.Quad_RNIO10J1_10_LC_10_10_4 { QuadInstance3.Quad_RNIO10J1[10] }
ble_pack QuadInstance3.Quad_RNIFVAL1_8_LC_10_10_5 { QuadInstance3.Quad_RNIFVAL1[8] }
ble_pack QuadInstance3.Quad_RNIG0BL1_9_LC_10_10_6 { QuadInstance3.Quad_RNIG0BL1[9] }
ble_pack QuadInstance3.Quad_RNIBRAL1_4_LC_10_10_7 { QuadInstance3.Quad_RNIBRAL1[4] }
clb_pack LT_10_10 { QuadInstance3.delayedCh_A_RNIO54L_2_LC_10_10_0, QuadInstance3.Quad_RNI8OAL1_1_LC_10_10_1, QuadInstance3.delayedCh_B_RNIQUMH_2_LC_10_10_2, QuadInstance3.Quad_RNI9PAL1_2_LC_10_10_3, QuadInstance3.Quad_RNIO10J1_10_LC_10_10_4, QuadInstance3.Quad_RNIFVAL1_8_LC_10_10_5, QuadInstance3.Quad_RNIG0BL1_9_LC_10_10_6, QuadInstance3.Quad_RNIBRAL1_4_LC_10_10_7 }
set_location LT_10_10 10 10
ble_pack QuadInstance3.Quad_RNIS50J1_14_LC_10_11_0 { QuadInstance3.Quad_RNIS50J1[14] }
ble_pack QuadInstance3.delayedCh_B_2_LC_10_11_1 { QuadInstance3.delayedCh_B_2_THRU_LUT4_0, QuadInstance3.delayedCh_B[2] }
ble_pack QuadInstance3.delayedCh_A_2_LC_10_11_2 { QuadInstance3.delayedCh_A_2_THRU_LUT4_0, QuadInstance3.delayedCh_A[2] }
ble_pack QuadInstance3.delayedCh_A_1_LC_10_11_3 { QuadInstance3.delayedCh_A_1_THRU_LUT4_0, QuadInstance3.delayedCh_A[1] }
ble_pack QuadInstance3.Quad_RNIEUAL1_7_LC_10_11_4 { QuadInstance3.Quad_RNIEUAL1[7] }
ble_pack QuadInstance3.Quad_RNO_0_15_LC_10_11_5 { QuadInstance3.Quad_RNO_0[15] }
ble_pack quadWrite_3_LC_10_11_6 { quadWrite_RNO[3], quadWrite[3] }
ble_pack QuadInstance3.delayedCh_B_1_LC_10_11_7 { QuadInstance3.delayedCh_B_1_THRU_LUT4_0, QuadInstance3.delayedCh_B[1] }
clb_pack LT_10_11 { QuadInstance3.Quad_RNIS50J1_14_LC_10_11_0, QuadInstance3.delayedCh_B_2_LC_10_11_1, QuadInstance3.delayedCh_A_2_LC_10_11_2, QuadInstance3.delayedCh_A_1_LC_10_11_3, QuadInstance3.Quad_RNIEUAL1_7_LC_10_11_4, QuadInstance3.Quad_RNO_0_15_LC_10_11_5, quadWrite_3_LC_10_11_6, QuadInstance3.delayedCh_B_1_LC_10_11_7 }
set_location LT_10_11 10 11
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_10_12_0 { PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance5.periodCounter_RNI5J7E_14_LC_10_12_1 { PWMInstance5.periodCounter_RNI5J7E[14] }
ble_pack PWMInstance5.periodCounter_RNIIJIT_10_LC_10_12_2 { PWMInstance5.periodCounter_RNIIJIT[10] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_4_LC_10_12_3 { PWMInstance5.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[4] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_5_LC_10_12_4 { PWMInstance5.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_10_12_5 { PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_11_LC_10_12_7 { PWMInstance5.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance5.PWMPulseWidthCount_esr[11] }
clb_pack LT_10_12 { PWMInstance5.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_10_12_0, PWMInstance5.periodCounter_RNI5J7E_14_LC_10_12_1, PWMInstance5.periodCounter_RNIIJIT_10_LC_10_12_2, PWMInstance5.PWMPulseWidthCount_esr_4_LC_10_12_3, PWMInstance5.PWMPulseWidthCount_esr_5_LC_10_12_4, PWMInstance5.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_10_12_5, PWMInstance5.PWMPulseWidthCount_esr_11_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack PWMInstance5.out_RNO_0_LC_10_13_0 { PWMInstance5.out_RNO_0 }
ble_pack PWMInstance5.clkCount_0_LC_10_13_1 { PWMInstance5.clkCount_RNO[0], PWMInstance5.clkCount[0] }
ble_pack PWMInstance5.PWMPulseWidthCount_esr_ctle_15_LC_10_13_2 { PWMInstance5.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance5.clkCount_1_LC_10_13_3 { PWMInstance5.clkCount_RNO[1], PWMInstance5.clkCount[1] }
ble_pack PWMInstance5.clkCount_RNI8JO8_0_LC_10_13_4 { PWMInstance5.clkCount_RNI8JO8[0] }
ble_pack PWMInstance5.periodCounter_RNIP0851_15_LC_10_13_5 { PWMInstance5.periodCounter_RNIP0851[15] }
ble_pack PWMInstance5.periodCounter_RNI8HQJ4_10_LC_10_13_6 { PWMInstance5.periodCounter_RNI8HQJ4[10] }
clb_pack LT_10_13 { PWMInstance5.out_RNO_0_LC_10_13_0, PWMInstance5.clkCount_0_LC_10_13_1, PWMInstance5.PWMPulseWidthCount_esr_ctle_15_LC_10_13_2, PWMInstance5.clkCount_1_LC_10_13_3, PWMInstance5.clkCount_RNI8JO8_0_LC_10_13_4, PWMInstance5.periodCounter_RNIP0851_15_LC_10_13_5, PWMInstance5.periodCounter_RNI8HQJ4_10_LC_10_13_6 }
set_location LT_10_13 10 13
ble_pack PWMInstance5.periodCounter_RNIVUF81_11_LC_10_14_4 { PWMInstance5.periodCounter_RNIVUF81[11] }
ble_pack PWMInstance5.periodCounter_RNICQ7E_16_LC_10_14_7 { PWMInstance5.periodCounter_RNICQ7E[16] }
clb_pack LT_10_14 { PWMInstance5.periodCounter_RNIVUF81_11_LC_10_14_4, PWMInstance5.periodCounter_RNICQ7E_16_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack PWMInstance6.periodCounter_RNI7M9F_14_LC_10_15_0 { PWMInstance6.periodCounter_RNI7M9F[14] }
ble_pack PWMInstance6.periodCounter_RNINBG41_10_LC_10_15_1 { PWMInstance6.periodCounter_RNINBG41[10] }
ble_pack PWMInstance6.periodCounter_RNISI7C4_10_LC_10_15_2 { PWMInstance6.periodCounter_RNISI7C4[10] }
ble_pack PWMInstance6.periodCounter_RNI34321_11_LC_10_15_4 { PWMInstance6.periodCounter_RNI34321[11] }
clb_pack LT_10_15 { PWMInstance6.periodCounter_RNI7M9F_14_LC_10_15_0, PWMInstance6.periodCounter_RNINBG41_10_LC_10_15_1, PWMInstance6.periodCounter_RNISI7C4_10_LC_10_15_2, PWMInstance6.periodCounter_RNI34321_11_LC_10_15_4 }
set_location LT_10_15 10 15
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_10_16_1 { PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_2_LC_10_16_2 { PWMInstance6.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_3_LC_10_16_3 { PWMInstance6.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[3] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_10_16_6 { PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_4_LC_10_16_7 { PWMInstance6.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[4] }
clb_pack LT_10_16 { PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_10_16_1, PWMInstance6.PWMPulseWidthCount_esr_2_LC_10_16_2, PWMInstance6.PWMPulseWidthCount_esr_3_LC_10_16_3, PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_10_16_6, PWMInstance6.PWMPulseWidthCount_esr_4_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack QuadInstance2.Quad_2_LC_11_4_1 { QuadInstance2.Quad_RNO[2], QuadInstance2.Quad[2] }
ble_pack QuadInstance3.Quad_2_LC_11_4_2 { QuadInstance3.Quad_RNO[2], QuadInstance3.Quad[2] }
ble_pack QuadInstance2.Quad_6_LC_11_4_3 { QuadInstance2.Quad_RNO[6], QuadInstance2.Quad[6] }
ble_pack QuadInstance6.Quad_2_LC_11_4_4 { QuadInstance6.Quad_RNO[2], QuadInstance6.Quad[2] }
ble_pack QuadInstance7.Quad_2_LC_11_4_5 { QuadInstance7.Quad_RNO[2], QuadInstance7.Quad[2] }
ble_pack QuadInstance1.Quad_3_LC_11_4_6 { QuadInstance1.Quad_RNO[3], QuadInstance1.Quad[3] }
ble_pack QuadInstance2.Quad_3_LC_11_4_7 { QuadInstance2.Quad_RNO[3], QuadInstance2.Quad[3] }
clb_pack LT_11_4 { QuadInstance2.Quad_2_LC_11_4_1, QuadInstance3.Quad_2_LC_11_4_2, QuadInstance2.Quad_6_LC_11_4_3, QuadInstance6.Quad_2_LC_11_4_4, QuadInstance7.Quad_2_LC_11_4_5, QuadInstance1.Quad_3_LC_11_4_6, QuadInstance2.Quad_3_LC_11_4_7 }
set_location LT_11_4 11 4
ble_pack QuadInstance5.Quad_4_LC_11_5_0 { QuadInstance5.Quad_RNO[4], QuadInstance5.Quad[4] }
ble_pack QuadInstance5.Quad_6_LC_11_5_1 { QuadInstance5.Quad_RNO[6], QuadInstance5.Quad[6] }
ble_pack QuadInstance6.Quad_6_LC_11_5_2 { QuadInstance6.Quad_RNO[6], QuadInstance6.Quad[6] }
ble_pack QuadInstance7.Quad_6_LC_11_5_3 { QuadInstance7.Quad_RNO[6], QuadInstance7.Quad[6] }
ble_pack QuadInstance7.Quad_9_LC_11_5_4 { QuadInstance7.Quad_RNO[9], QuadInstance7.Quad[9] }
ble_pack QuadInstance5.Quad_8_LC_11_5_5 { QuadInstance5.Quad_RNO[8], QuadInstance5.Quad[8] }
ble_pack QuadInstance6.Quad_8_LC_11_5_6 { QuadInstance6.Quad_RNO[8], QuadInstance6.Quad[8] }
ble_pack QuadInstance3.Quad_3_LC_11_5_7 { QuadInstance3.Quad_RNO[3], QuadInstance3.Quad[3] }
clb_pack LT_11_5 { QuadInstance5.Quad_4_LC_11_5_0, QuadInstance5.Quad_6_LC_11_5_1, QuadInstance6.Quad_6_LC_11_5_2, QuadInstance7.Quad_6_LC_11_5_3, QuadInstance7.Quad_9_LC_11_5_4, QuadInstance5.Quad_8_LC_11_5_5, QuadInstance6.Quad_8_LC_11_5_6, QuadInstance3.Quad_3_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack QuadInstance1.Quad_7_LC_11_6_0 { QuadInstance1.Quad_RNO[7], QuadInstance1.Quad[7] }
ble_pack QuadInstance2.Quad_7_LC_11_6_1 { QuadInstance2.Quad_RNO[7], QuadInstance2.Quad[7] }
ble_pack QuadInstance3.Quad_7_LC_11_6_2 { QuadInstance3.Quad_RNO[7], QuadInstance3.Quad[7] }
ble_pack QuadInstance5.Quad_7_LC_11_6_3 { QuadInstance5.Quad_RNO[7], QuadInstance5.Quad[7] }
ble_pack QuadInstance3.Quad_5_LC_11_6_4 { QuadInstance3.Quad_RNO[5], QuadInstance3.Quad[5] }
ble_pack QuadInstance7.Quad_7_LC_11_6_5 { QuadInstance7.Quad_RNO[7], QuadInstance7.Quad[7] }
ble_pack QuadInstance1.Quad_8_LC_11_6_6 { QuadInstance1.Quad_RNO[8], QuadInstance1.Quad[8] }
ble_pack QuadInstance6.Quad_11_LC_11_6_7 { QuadInstance6.Quad_RNO[11], QuadInstance6.Quad[11] }
clb_pack LT_11_6 { QuadInstance1.Quad_7_LC_11_6_0, QuadInstance2.Quad_7_LC_11_6_1, QuadInstance3.Quad_7_LC_11_6_2, QuadInstance5.Quad_7_LC_11_6_3, QuadInstance3.Quad_5_LC_11_6_4, QuadInstance7.Quad_7_LC_11_6_5, QuadInstance1.Quad_8_LC_11_6_6, QuadInstance6.Quad_11_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack QuadInstance0.Quad_11_LC_11_7_0 { QuadInstance0.Quad_RNO[11], QuadInstance0.Quad[11] }
ble_pack QuadInstance1.Quad_11_LC_11_7_1 { QuadInstance1.Quad_RNO[11], QuadInstance1.Quad[11] }
ble_pack QuadInstance2.Quad_11_LC_11_7_2 { QuadInstance2.Quad_RNO[11], QuadInstance2.Quad[11] }
ble_pack QuadInstance5.Quad_10_LC_11_7_3 { QuadInstance5.Quad_RNO[10], QuadInstance5.Quad[10] }
ble_pack QuadInstance5.Quad_11_LC_11_7_4 { QuadInstance5.Quad_RNO[11], QuadInstance5.Quad[11] }
ble_pack QuadInstance2.Quad_8_LC_11_7_5 { QuadInstance2.Quad_RNO[8], QuadInstance2.Quad[8] }
ble_pack QuadInstance3.Quad_9_LC_11_7_6 { QuadInstance3.Quad_RNO[9], QuadInstance3.Quad[9] }
ble_pack QuadInstance0.Quad_3_LC_11_7_7 { QuadInstance0.Quad_RNO[3], QuadInstance0.Quad[3] }
clb_pack LT_11_7 { QuadInstance0.Quad_11_LC_11_7_0, QuadInstance1.Quad_11_LC_11_7_1, QuadInstance2.Quad_11_LC_11_7_2, QuadInstance5.Quad_10_LC_11_7_3, QuadInstance5.Quad_11_LC_11_7_4, QuadInstance2.Quad_8_LC_11_7_5, QuadInstance3.Quad_9_LC_11_7_6, QuadInstance0.Quad_3_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack OutReg_ess_RNO_3_13_LC_11_8_2 { OutReg_ess_RNO_3[13] }
ble_pack OutReg_ess_RNO_2_13_LC_11_8_3 { OutReg_ess_RNO_2[13] }
ble_pack QuadInstance2.Quad_13_LC_11_8_4 { QuadInstance2.Quad_RNO[13], QuadInstance2.Quad[13] }
ble_pack QuadInstance3.Quad_13_LC_11_8_5 { QuadInstance3.Quad_RNO[13], QuadInstance3.Quad[13] }
ble_pack QuadInstance6.Quad_13_LC_11_8_6 { QuadInstance6.Quad_RNO[13], QuadInstance6.Quad[13] }
clb_pack LT_11_8 { OutReg_ess_RNO_3_13_LC_11_8_2, OutReg_ess_RNO_2_13_LC_11_8_3, QuadInstance2.Quad_13_LC_11_8_4, QuadInstance3.Quad_13_LC_11_8_5, QuadInstance6.Quad_13_LC_11_8_6 }
set_location LT_11_8 11 8
ble_pack QuadInstance3.Quad_12_LC_11_9_0 { QuadInstance3.Quad_RNO[12], QuadInstance3.Quad[12] }
ble_pack QuadInstance6.Quad_12_LC_11_9_1 { QuadInstance6.Quad_RNO[12], QuadInstance6.Quad[12] }
ble_pack QuadInstance3.Quad_8_LC_11_9_2 { QuadInstance3.Quad_RNO[8], QuadInstance3.Quad[8] }
ble_pack QuadInstance3.Quad_14_LC_11_9_3 { QuadInstance3.Quad_RNO[14], QuadInstance3.Quad[14] }
ble_pack QuadInstance5.Quad_2_LC_11_9_4 { QuadInstance5.Quad_RNO[2], QuadInstance5.Quad[2] }
ble_pack QuadInstance7.Quad_14_LC_11_9_5 { QuadInstance7.Quad_RNO[14], QuadInstance7.Quad[14] }
ble_pack QuadInstance3.Quad_10_LC_11_9_6 { QuadInstance3.Quad_RNO[10], QuadInstance3.Quad[10] }
ble_pack QuadInstance3.Quad_11_LC_11_9_7 { QuadInstance3.Quad_RNO[11], QuadInstance3.Quad[11] }
clb_pack LT_11_9 { QuadInstance3.Quad_12_LC_11_9_0, QuadInstance6.Quad_12_LC_11_9_1, QuadInstance3.Quad_8_LC_11_9_2, QuadInstance3.Quad_14_LC_11_9_3, QuadInstance5.Quad_2_LC_11_9_4, QuadInstance7.Quad_14_LC_11_9_5, QuadInstance3.Quad_10_LC_11_9_6, QuadInstance3.Quad_11_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack OutReg_ess_RNO_0_13_LC_11_10_0 { OutReg_ess_RNO_0[13] }
ble_pack OutReg_ess_RNO_4_11_LC_11_10_1 { OutReg_ess_RNO_4[11] }
ble_pack OutReg_ess_RNO_2_11_LC_11_10_2 { OutReg_ess_RNO_2[11] }
ble_pack OutReg_esr_RNO_3_14_LC_11_10_4 { OutReg_esr_RNO_3[14] }
ble_pack OutReg_esr_RNO_1_14_LC_11_10_5 { OutReg_esr_RNO_1[14] }
clb_pack LT_11_10 { OutReg_ess_RNO_0_13_LC_11_10_0, OutReg_ess_RNO_4_11_LC_11_10_1, OutReg_ess_RNO_2_11_LC_11_10_2, OutReg_esr_RNO_3_14_LC_11_10_4, OutReg_esr_RNO_1_14_LC_11_10_5 }
set_location LT_11_10 11 10
ble_pack pwmWrite_4_LC_11_11_4 { pwmWrite_RNO[4], pwmWrite[4] }
clb_pack LT_11_11 { pwmWrite_4_LC_11_11_4 }
set_location LT_11_11 11 11
ble_pack data_received_esr_4_LC_11_12_3 { data_received_esr_4_THRU_LUT4_0, data_received_esr[4] }
clb_pack LT_11_12 { data_received_esr_4_LC_11_12_3 }
set_location LT_11_12 11 12
ble_pack pwmWrite_fast_5_LC_11_13_4 { pwmWrite_fast_RNO[5], pwmWrite_fast[5] }
ble_pack pwmWrite_5_LC_11_13_5 { pwmWrite_RNO[5], pwmWrite[5] }
clb_pack LT_11_13 { pwmWrite_fast_5_LC_11_13_4, pwmWrite_5_LC_11_13_5 }
set_location LT_11_13 11 13
ble_pack PWMInstance6.periodCounter_0_LC_11_14_0 { PWMInstance6.periodCounter_RNO[0], PWMInstance6.periodCounter[0], PWMInstance6.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance6.periodCounter_1_LC_11_14_1 { PWMInstance6.periodCounter_RNO[1], PWMInstance6.periodCounter[1], PWMInstance6.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance6.periodCounter_2_LC_11_14_2 { PWMInstance6.periodCounter_RNO[2], PWMInstance6.periodCounter[2], PWMInstance6.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance6.periodCounter_3_LC_11_14_3 { PWMInstance6.periodCounter_RNO[3], PWMInstance6.periodCounter[3], PWMInstance6.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance6.periodCounter_4_LC_11_14_4 { PWMInstance6.periodCounter_RNO[4], PWMInstance6.periodCounter[4], PWMInstance6.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance6.periodCounter_5_LC_11_14_5 { PWMInstance6.periodCounter_RNO[5], PWMInstance6.periodCounter[5], PWMInstance6.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance6.periodCounter_6_LC_11_14_6 { PWMInstance6.periodCounter_RNO[6], PWMInstance6.periodCounter[6], PWMInstance6.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance6.periodCounter_7_LC_11_14_7 { PWMInstance6.periodCounter_RNO[7], PWMInstance6.periodCounter[7], PWMInstance6.un1_periodCounter_2_cry_7_c }
clb_pack LT_11_14 { PWMInstance6.periodCounter_0_LC_11_14_0, PWMInstance6.periodCounter_1_LC_11_14_1, PWMInstance6.periodCounter_2_LC_11_14_2, PWMInstance6.periodCounter_3_LC_11_14_3, PWMInstance6.periodCounter_4_LC_11_14_4, PWMInstance6.periodCounter_5_LC_11_14_5, PWMInstance6.periodCounter_6_LC_11_14_6, PWMInstance6.periodCounter_7_LC_11_14_7 }
set_location LT_11_14 11 14
ble_pack PWMInstance6.periodCounter_8_LC_11_15_0 { PWMInstance6.periodCounter_RNO[8], PWMInstance6.periodCounter[8], PWMInstance6.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance6.periodCounter_9_LC_11_15_1 { PWMInstance6.periodCounter_RNO[9], PWMInstance6.periodCounter[9], PWMInstance6.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance6.periodCounter_10_LC_11_15_2 { PWMInstance6.periodCounter_RNO[10], PWMInstance6.periodCounter[10], PWMInstance6.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance6.periodCounter_11_LC_11_15_3 { PWMInstance6.periodCounter_RNO[11], PWMInstance6.periodCounter[11], PWMInstance6.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance6.periodCounter_12_LC_11_15_4 { PWMInstance6.periodCounter_RNO[12], PWMInstance6.periodCounter[12], PWMInstance6.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance6.periodCounter_13_LC_11_15_5 { PWMInstance6.periodCounter_RNO[13], PWMInstance6.periodCounter[13], PWMInstance6.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance6.periodCounter_14_LC_11_15_6 { PWMInstance6.periodCounter_RNO[14], PWMInstance6.periodCounter[14], PWMInstance6.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance6.periodCounter_15_LC_11_15_7 { PWMInstance6.periodCounter_RNO[15], PWMInstance6.periodCounter[15], PWMInstance6.un1_periodCounter_2_cry_15_c }
clb_pack LT_11_15 { PWMInstance6.periodCounter_8_LC_11_15_0, PWMInstance6.periodCounter_9_LC_11_15_1, PWMInstance6.periodCounter_10_LC_11_15_2, PWMInstance6.periodCounter_11_LC_11_15_3, PWMInstance6.periodCounter_12_LC_11_15_4, PWMInstance6.periodCounter_13_LC_11_15_5, PWMInstance6.periodCounter_14_LC_11_15_6, PWMInstance6.periodCounter_15_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack PWMInstance6.periodCounter_16_LC_11_16_0 { PWMInstance6.periodCounter_RNO[16], PWMInstance6.periodCounter[16] }
clb_pack LT_11_16 { PWMInstance6.periodCounter_16_LC_11_16_0 }
set_location LT_11_16 11 16
ble_pack QuadInstance3.delayedCh_A_0_LC_12_1_3 { QuadInstance3.delayedCh_A_0_THRU_LUT4_0, QuadInstance3.delayedCh_A[0] }
clb_pack LT_12_1 { QuadInstance3.delayedCh_A_0_LC_12_1_3 }
set_location LT_12_1 12 1
ble_pack QuadInstance6.Quad_RNIKINB1_14_LC_12_2_1 { QuadInstance6.Quad_RNIKINB1[14] }
clb_pack LT_12_2 { QuadInstance6.Quad_RNIKINB1_14_LC_12_2_1 }
set_location LT_12_2 12 2
ble_pack QuadInstance6.Quad_RNO_0_15_LC_12_3_6 { QuadInstance6.Quad_RNO_0[15] }
clb_pack LT_12_3 { QuadInstance6.Quad_RNO_0_15_LC_12_3_6 }
set_location LT_12_3 12 3
ble_pack QuadInstance1.Quad_5_LC_12_4_0 { QuadInstance1.Quad_RNO[5], QuadInstance1.Quad[5] }
ble_pack QuadInstance2.Quad_5_LC_12_4_1 { QuadInstance2.Quad_RNO[5], QuadInstance2.Quad[5] }
ble_pack QuadInstance6.Quad_7_LC_12_4_2 { QuadInstance6.Quad_RNO[7], QuadInstance6.Quad[7] }
ble_pack QuadInstance5.Quad_5_LC_12_4_3 { QuadInstance5.Quad_RNO[5], QuadInstance5.Quad[5] }
ble_pack QuadInstance6.Quad_5_LC_12_4_4 { QuadInstance6.Quad_RNO[5], QuadInstance6.Quad[5] }
ble_pack QuadInstance7.Quad_5_LC_12_4_5 { QuadInstance7.Quad_RNO[5], QuadInstance7.Quad[5] }
ble_pack QuadInstance1.Quad_6_LC_12_4_6 { QuadInstance1.Quad_RNO[6], QuadInstance1.Quad[6] }
ble_pack QuadInstance6.Quad_3_LC_12_4_7 { QuadInstance6.Quad_RNO[3], QuadInstance6.Quad[3] }
clb_pack LT_12_4 { QuadInstance1.Quad_5_LC_12_4_0, QuadInstance2.Quad_5_LC_12_4_1, QuadInstance6.Quad_7_LC_12_4_2, QuadInstance5.Quad_5_LC_12_4_3, QuadInstance6.Quad_5_LC_12_4_4, QuadInstance7.Quad_5_LC_12_4_5, QuadInstance1.Quad_6_LC_12_4_6, QuadInstance6.Quad_3_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack QuadInstance6.un1_Quad_cry_0_c_LC_12_5_0 { QuadInstance6.un1_Quad_cry_0_c }
ble_pack QuadInstance6.Quad_RNO_0_1_LC_12_5_1 { QuadInstance6.Quad_RNO_0[1], QuadInstance6.un1_Quad_cry_1_c }
ble_pack QuadInstance6.Quad_RNO_0_2_LC_12_5_2 { QuadInstance6.Quad_RNO_0[2], QuadInstance6.un1_Quad_cry_2_c }
ble_pack QuadInstance6.Quad_RNO_0_3_LC_12_5_3 { QuadInstance6.Quad_RNO_0[3], QuadInstance6.un1_Quad_cry_3_c }
ble_pack QuadInstance6.Quad_RNO_0_4_LC_12_5_4 { QuadInstance6.Quad_RNO_0[4], QuadInstance6.un1_Quad_cry_4_c }
ble_pack QuadInstance6.Quad_RNO_0_5_LC_12_5_5 { QuadInstance6.Quad_RNO_0[5], QuadInstance6.un1_Quad_cry_5_c }
ble_pack QuadInstance6.Quad_RNO_0_6_LC_12_5_6 { QuadInstance6.Quad_RNO_0[6], QuadInstance6.un1_Quad_cry_6_c }
ble_pack QuadInstance6.Quad_RNO_0_7_LC_12_5_7 { QuadInstance6.Quad_RNO_0[7], QuadInstance6.un1_Quad_cry_7_c }
clb_pack LT_12_5 { QuadInstance6.un1_Quad_cry_0_c_LC_12_5_0, QuadInstance6.Quad_RNO_0_1_LC_12_5_1, QuadInstance6.Quad_RNO_0_2_LC_12_5_2, QuadInstance6.Quad_RNO_0_3_LC_12_5_3, QuadInstance6.Quad_RNO_0_4_LC_12_5_4, QuadInstance6.Quad_RNO_0_5_LC_12_5_5, QuadInstance6.Quad_RNO_0_6_LC_12_5_6, QuadInstance6.Quad_RNO_0_7_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack QuadInstance6.Quad_RNO_0_8_LC_12_6_0 { QuadInstance6.Quad_RNO_0[8], QuadInstance6.un1_Quad_cry_8_c }
ble_pack QuadInstance6.Quad_RNO_0_9_LC_12_6_1 { QuadInstance6.Quad_RNO_0[9], QuadInstance6.un1_Quad_cry_9_c }
ble_pack QuadInstance6.Quad_RNO_0_10_LC_12_6_2 { QuadInstance6.Quad_RNO_0[10], QuadInstance6.un1_Quad_cry_10_c }
ble_pack QuadInstance6.Quad_RNO_0_11_LC_12_6_3 { QuadInstance6.Quad_RNO_0[11], QuadInstance6.un1_Quad_cry_11_c }
ble_pack QuadInstance6.Quad_RNO_0_12_LC_12_6_4 { QuadInstance6.Quad_RNO_0[12], QuadInstance6.un1_Quad_cry_12_c }
ble_pack QuadInstance6.Quad_RNO_0_13_LC_12_6_5 { QuadInstance6.Quad_RNO_0[13], QuadInstance6.un1_Quad_cry_13_c }
ble_pack QuadInstance6.Quad_RNO_0_14_LC_12_6_6 { QuadInstance6.Quad_RNO_0[14], QuadInstance6.un1_Quad_cry_14_c }
ble_pack QuadInstance6.Quad_15_LC_12_6_7 { QuadInstance6.Quad_RNO[15], QuadInstance6.Quad[15] }
clb_pack LT_12_6 { QuadInstance6.Quad_RNO_0_8_LC_12_6_0, QuadInstance6.Quad_RNO_0_9_LC_12_6_1, QuadInstance6.Quad_RNO_0_10_LC_12_6_2, QuadInstance6.Quad_RNO_0_11_LC_12_6_3, QuadInstance6.Quad_RNO_0_12_LC_12_6_4, QuadInstance6.Quad_RNO_0_13_LC_12_6_5, QuadInstance6.Quad_RNO_0_14_LC_12_6_6, QuadInstance6.Quad_15_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack QuadInstance1.Quad_10_LC_12_7_0 { QuadInstance1.Quad_RNO[10], QuadInstance1.Quad[10] }
ble_pack QuadInstance6.Quad_1_LC_12_7_1 { QuadInstance6.Quad_RNO[1], QuadInstance6.Quad[1] }
ble_pack QuadInstance7.Quad_8_LC_12_7_2 { QuadInstance7.Quad_RNO[8], QuadInstance7.Quad[8] }
ble_pack QuadInstance6.Quad_14_LC_12_7_3 { QuadInstance6.Quad_RNO[14], QuadInstance6.Quad[14] }
ble_pack QuadInstance6.Quad_10_LC_12_7_4 { QuadInstance6.Quad_RNO[10], QuadInstance6.Quad[10] }
ble_pack QuadInstance7.Quad_10_LC_12_7_5 { QuadInstance7.Quad_RNO[10], QuadInstance7.Quad[10] }
ble_pack QuadInstance1.Quad_14_LC_12_7_6 { QuadInstance1.Quad_RNO[14], QuadInstance1.Quad[14] }
ble_pack QuadInstance5.Quad_9_LC_12_7_7 { QuadInstance5.Quad_RNO[9], QuadInstance5.Quad[9] }
clb_pack LT_12_7 { QuadInstance1.Quad_10_LC_12_7_0, QuadInstance6.Quad_1_LC_12_7_1, QuadInstance7.Quad_8_LC_12_7_2, QuadInstance6.Quad_14_LC_12_7_3, QuadInstance6.Quad_10_LC_12_7_4, QuadInstance7.Quad_10_LC_12_7_5, QuadInstance1.Quad_14_LC_12_7_6, QuadInstance5.Quad_9_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack QuadInstance6.Quad_RNI02A91_1_LC_12_8_0 { QuadInstance6.Quad_RNI02A91[1] }
ble_pack QuadInstance6.delayedCh_A_RNI4QLG_2_LC_12_8_1 { QuadInstance6.delayedCh_A_RNI4QLG[2] }
ble_pack QuadInstance6.Quad_RNI13A91_2_LC_12_8_2 { QuadInstance6.Quad_RNI13A91[2] }
ble_pack QuadInstance6.Quad_RNIHFNB1_11_LC_12_8_3 { QuadInstance6.Quad_RNIHFNB1[11] }
ble_pack QuadInstance6.Quad_RNI24A91_3_LC_12_8_4 { QuadInstance6.Quad_RNI24A91[3] }
ble_pack QuadInstance6.Quad_RNI46A91_5_LC_12_8_5 { QuadInstance6.Quad_RNI46A91[5] }
ble_pack QuadInstance6.Quad_RNI8AA91_9_LC_12_8_6 { QuadInstance6.Quad_RNI8AA91[9] }
ble_pack QuadInstance6.Quad_RNI79A91_8_LC_12_8_7 { QuadInstance6.Quad_RNI79A91[8] }
clb_pack LT_12_8 { QuadInstance6.Quad_RNI02A91_1_LC_12_8_0, QuadInstance6.delayedCh_A_RNI4QLG_2_LC_12_8_1, QuadInstance6.Quad_RNI13A91_2_LC_12_8_2, QuadInstance6.Quad_RNIHFNB1_11_LC_12_8_3, QuadInstance6.Quad_RNI24A91_3_LC_12_8_4, QuadInstance6.Quad_RNI46A91_5_LC_12_8_5, QuadInstance6.Quad_RNI8AA91_9_LC_12_8_6, QuadInstance6.Quad_RNI79A91_8_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack QuadInstance6.delayedCh_B_RNI0PFF_2_LC_12_9_0 { QuadInstance6.delayedCh_B_RNI0PFF[2] }
ble_pack QuadInstance6.Quad_RNI35A91_4_LC_12_9_1 { QuadInstance6.Quad_RNI35A91[4] }
ble_pack QuadInstance6.delayedCh_A_1_LC_12_9_2 { QuadInstance6.delayedCh_A_1_THRU_LUT4_0, QuadInstance6.delayedCh_A[1] }
ble_pack QuadInstance6.Quad_RNIIGNB1_12_LC_12_9_3 { QuadInstance6.Quad_RNIIGNB1[12] }
ble_pack QuadInstance6.Quad_RNI57A91_6_LC_12_9_4 { QuadInstance6.Quad_RNI57A91[6] }
ble_pack QuadInstance6.Quad_RNI68A91_7_LC_12_9_5 { QuadInstance6.Quad_RNI68A91[7] }
ble_pack OutReg_ess_RNO_1_13_LC_12_9_6 { OutReg_ess_RNO_1[13] }
ble_pack quadWrite_6_LC_12_9_7 { quadWrite_RNO[6], quadWrite[6] }
clb_pack LT_12_9 { QuadInstance6.delayedCh_B_RNI0PFF_2_LC_12_9_0, QuadInstance6.Quad_RNI35A91_4_LC_12_9_1, QuadInstance6.delayedCh_A_1_LC_12_9_2, QuadInstance6.Quad_RNIIGNB1_12_LC_12_9_3, QuadInstance6.Quad_RNI57A91_6_LC_12_9_4, QuadInstance6.Quad_RNI68A91_7_LC_12_9_5, OutReg_ess_RNO_1_13_LC_12_9_6, quadWrite_6_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack OutReg_ess_RNO_1_11_LC_12_10_0 { OutReg_ess_RNO_1[11] }
ble_pack OutReg_ess_RNO_0_11_LC_12_10_1 { OutReg_ess_RNO_0[11] }
ble_pack OutReg_ess_11_LC_12_10_2 { OutReg_ess_RNO[11], OutReg_ess[11] }
ble_pack OutReg_ess_13_LC_12_10_5 { OutReg_ess_RNO[13], OutReg_ess[13] }
clb_pack LT_12_10 { OutReg_ess_RNO_1_11_LC_12_10_0, OutReg_ess_RNO_0_11_LC_12_10_1, OutReg_ess_11_LC_12_10_2, OutReg_ess_13_LC_12_10_5 }
set_location LT_12_10 12 10
ble_pack dataWrite_0_LC_12_11_0 { dataWrite_0_THRU_LUT4_0, dataWrite[0] }
ble_pack dataWrite_1_LC_12_11_1 { dataWrite_1_THRU_LUT4_0, dataWrite[1] }
ble_pack dataWrite_10_LC_12_11_2 { dataWrite_10_THRU_LUT4_0, dataWrite[10] }
ble_pack dataWrite_11_LC_12_11_3 { dataWrite_11_THRU_LUT4_0, dataWrite[11] }
ble_pack dataWrite_12_LC_12_11_4 { dataWrite_12_THRU_LUT4_0, dataWrite[12] }
ble_pack dataWrite_13_LC_12_11_5 { dataWrite_13_THRU_LUT4_0, dataWrite[13] }
ble_pack dataWrite_14_LC_12_11_6 { dataWrite_14_THRU_LUT4_0, dataWrite[14] }
ble_pack dataWrite_15_LC_12_11_7 { dataWrite_15_THRU_LUT4_0, dataWrite[15] }
clb_pack LT_12_11 { dataWrite_0_LC_12_11_0, dataWrite_1_LC_12_11_1, dataWrite_10_LC_12_11_2, dataWrite_11_LC_12_11_3, dataWrite_12_LC_12_11_4, dataWrite_13_LC_12_11_5, dataWrite_14_LC_12_11_6, dataWrite_15_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack data_received_esr_18_LC_12_12_0 { data_received_esr_18_THRU_LUT4_0, data_received_esr[18] }
ble_pack data_received_esr_19_LC_12_12_1 { data_received_esr_19_THRU_LUT4_0, data_received_esr[19] }
ble_pack data_received_esr_20_LC_12_12_2 { data_received_esr_20_THRU_LUT4_0, data_received_esr[20] }
ble_pack data_received_esr_17_LC_12_12_3 { data_received_esr_17_THRU_LUT4_0, data_received_esr[17] }
ble_pack data_received_esr_16_LC_12_12_4 { data_received_esr_16_THRU_LUT4_0, data_received_esr[16] }
ble_pack data_received_esr_15_LC_12_12_5 { data_received_esr_15_THRU_LUT4_0, data_received_esr[15] }
ble_pack data_received_esr_3_LC_12_12_6 { data_received_esr_3_THRU_LUT4_0, data_received_esr[3] }
ble_pack data_received_esr_21_LC_12_12_7 { data_received_esr_21_THRU_LUT4_0, data_received_esr[21] }
clb_pack LT_12_12 { data_received_esr_18_LC_12_12_0, data_received_esr_19_LC_12_12_1, data_received_esr_20_LC_12_12_2, data_received_esr_17_LC_12_12_3, data_received_esr_16_LC_12_12_4, data_received_esr_15_LC_12_12_5, data_received_esr_3_LC_12_12_6, data_received_esr_21_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack PWMInstance6.clkCount_0_LC_12_13_1 { PWMInstance6.clkCount_RNO[0], PWMInstance6.clkCount[0] }
ble_pack PWMInstance6.clkCount_1_LC_12_13_6 { PWMInstance6.clkCount_RNO[1], PWMInstance6.clkCount[1] }
clb_pack LT_12_13 { PWMInstance6.clkCount_0_LC_12_13_1, PWMInstance6.clkCount_1_LC_12_13_6 }
set_location LT_12_13 12 13
ble_pack PWMInstance6.out_RNO_0_LC_12_14_0 { PWMInstance6.out_RNO_0 }
ble_pack pwmWrite_6_LC_12_14_1 { pwmWrite_RNO[6], pwmWrite[6] }
ble_pack PWMInstance6.clkCount_RNIBCT4_0_LC_12_14_2 { PWMInstance6.clkCount_RNIBCT4[0] }
ble_pack pwmWrite_fast_6_LC_12_14_3 { pwmWrite_fast_RNO[6], pwmWrite_fast[6] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_ctle_15_LC_12_14_4 { PWMInstance6.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance6.periodCounter_RNIET9F_16_LC_12_14_5 { PWMInstance6.periodCounter_RNIET9F[16] }
ble_pack PWMInstance6.periodCounter_RNI00H31_15_LC_12_14_6 { PWMInstance6.periodCounter_RNI00H31[15] }
ble_pack QuadInstance6.delayedCh_A_0_LC_12_14_7 { QuadInstance6.delayedCh_A_0_THRU_LUT4_0, QuadInstance6.delayedCh_A[0] }
clb_pack LT_12_14 { PWMInstance6.out_RNO_0_LC_12_14_0, pwmWrite_6_LC_12_14_1, PWMInstance6.clkCount_RNIBCT4_0_LC_12_14_2, pwmWrite_fast_6_LC_12_14_3, PWMInstance6.PWMPulseWidthCount_esr_ctle_15_LC_12_14_4, PWMInstance6.periodCounter_RNIET9F_16_LC_12_14_5, PWMInstance6.periodCounter_RNI00H31_15_LC_12_14_6, QuadInstance6.delayedCh_A_0_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack PWMInstance6.periodCounter_RNI23321_13_LC_12_15_0 { PWMInstance6.periodCounter_RNI23321[13] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_12_15_1 { PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_0_LC_12_15_2 { PWMInstance6.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_1_LC_12_15_3 { PWMInstance6.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_12_15_4 { PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_6_LC_12_15_5 { PWMInstance6.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_7_LC_12_15_6 { PWMInstance6.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[7] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_12_15_7 { PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_12_15 { PWMInstance6.periodCounter_RNI23321_13_LC_12_15_0, PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_12_15_1, PWMInstance6.PWMPulseWidthCount_esr_0_LC_12_15_2, PWMInstance6.PWMPulseWidthCount_esr_1_LC_12_15_3, PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_12_15_4, PWMInstance6.PWMPulseWidthCount_esr_6_LC_12_15_5, PWMInstance6.PWMPulseWidthCount_esr_7_LC_12_15_6, PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c_LC_12_16_0 { PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c_LC_12_16_1 { PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c_LC_12_16_2 { PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c_LC_12_16_3 { PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c_LC_12_16_4 { PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c_LC_12_16_5 { PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c_LC_12_16_6 { PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c_LC_12_16_7 { PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_12_16 { PWMInstance6.un1_PWMPulseWidthCount_0_I_1_c_LC_12_16_0, PWMInstance6.un1_PWMPulseWidthCount_0_I_9_c_LC_12_16_1, PWMInstance6.un1_PWMPulseWidthCount_0_I_15_c_LC_12_16_2, PWMInstance6.un1_PWMPulseWidthCount_0_I_27_c_LC_12_16_3, PWMInstance6.un1_PWMPulseWidthCount_0_I_45_c_LC_12_16_4, PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c_LC_12_16_5, PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c_LC_12_16_6, PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack PWMInstance6.out_LC_12_17_0 { PWMInstance6.out_RNO, PWMInstance6.out }
clb_pack LT_12_17 { PWMInstance6.out_LC_12_17_0 }
set_location LT_12_17 12 17
ble_pack PWM5_obufLegalizeSB_DFF_LC_12_20_0 { PWM5_obufConstOneLUT4, PWM5_obufLegalizeSB_DFF }
clb_pack LT_12_20 { PWM5_obufLegalizeSB_DFF_LC_12_20_0 }
set_location LT_12_20 12 20
ble_pack QuadInstance2.delayedCh_A_0_LC_13_2_0 { QuadInstance2.delayedCh_A_0_THRU_LUT4_0, QuadInstance2.delayedCh_A[0] }
clb_pack LT_13_2 { QuadInstance2.delayedCh_A_0_LC_13_2_0 }
set_location LT_13_2 13 2
ble_pack QuadInstance1.Quad_1_LC_13_3_6 { QuadInstance1.Quad_RNO[1], QuadInstance1.Quad[1] }
clb_pack LT_13_3 { QuadInstance1.Quad_1_LC_13_3_6 }
set_location LT_13_3 13 3
ble_pack OutReg_ess_RNO_2_4_LC_13_4_0 { OutReg_ess_RNO_2[4] }
ble_pack OutReg_ess_RNO_0_4_LC_13_4_1 { OutReg_ess_RNO_0[4] }
ble_pack OutReg_ess_RNO_3_4_LC_13_4_2 { OutReg_ess_RNO_3[4] }
ble_pack OutReg_ess_RNO_1_4_LC_13_4_3 { OutReg_ess_RNO_1[4] }
ble_pack OutReg_ess_RNO_4_4_LC_13_4_4 { OutReg_ess_RNO_4[4] }
ble_pack QuadInstance0.delayedCh_A_0_LC_13_4_6 { QuadInstance0.delayedCh_A_0_THRU_LUT4_0, QuadInstance0.delayedCh_A[0] }
clb_pack LT_13_4 { OutReg_ess_RNO_2_4_LC_13_4_0, OutReg_ess_RNO_0_4_LC_13_4_1, OutReg_ess_RNO_3_4_LC_13_4_2, OutReg_ess_RNO_1_4_LC_13_4_3, OutReg_ess_RNO_4_4_LC_13_4_4, QuadInstance0.delayedCh_A_0_LC_13_4_6 }
set_location LT_13_4 13 4
ble_pack QuadInstance0.Quad_4_LC_13_5_0 { QuadInstance0.Quad_RNO[4], QuadInstance0.Quad[4] }
ble_pack QuadInstance1.Quad_4_LC_13_5_1 { QuadInstance1.Quad_RNO[4], QuadInstance1.Quad[4] }
ble_pack QuadInstance4.Quad_1_LC_13_5_2 { QuadInstance4.Quad_RNO[1], QuadInstance4.Quad[1] }
ble_pack QuadInstance4.Quad_4_LC_13_5_3 { QuadInstance4.Quad_RNO[4], QuadInstance4.Quad[4] }
ble_pack QuadInstance3.Quad_6_LC_13_5_4 { QuadInstance3.Quad_RNO[6], QuadInstance3.Quad[6] }
ble_pack QuadInstance6.Quad_4_LC_13_5_5 { QuadInstance6.Quad_RNO[4], QuadInstance6.Quad[4] }
ble_pack QuadInstance7.Quad_4_LC_13_5_6 { QuadInstance7.Quad_RNO[4], QuadInstance7.Quad[4] }
ble_pack QuadInstance0.Quad_9_LC_13_5_7 { QuadInstance0.Quad_RNO[9], QuadInstance0.Quad[9] }
clb_pack LT_13_5 { QuadInstance0.Quad_4_LC_13_5_0, QuadInstance1.Quad_4_LC_13_5_1, QuadInstance4.Quad_1_LC_13_5_2, QuadInstance4.Quad_4_LC_13_5_3, QuadInstance3.Quad_6_LC_13_5_4, QuadInstance6.Quad_4_LC_13_5_5, QuadInstance7.Quad_4_LC_13_5_6, QuadInstance0.Quad_9_LC_13_5_7 }
set_location LT_13_5 13 5
ble_pack QuadInstance1.un1_Quad_cry_0_c_LC_13_6_0 { QuadInstance1.un1_Quad_cry_0_c }
ble_pack QuadInstance1.Quad_RNO_0_1_LC_13_6_1 { QuadInstance1.Quad_RNO_0[1], QuadInstance1.un1_Quad_cry_1_c }
ble_pack QuadInstance1.Quad_RNO_0_2_LC_13_6_2 { QuadInstance1.Quad_RNO_0[2], QuadInstance1.un1_Quad_cry_2_c }
ble_pack QuadInstance1.Quad_RNO_0_3_LC_13_6_3 { QuadInstance1.Quad_RNO_0[3], QuadInstance1.un1_Quad_cry_3_c }
ble_pack QuadInstance1.Quad_RNO_0_4_LC_13_6_4 { QuadInstance1.Quad_RNO_0[4], QuadInstance1.un1_Quad_cry_4_c }
ble_pack QuadInstance1.Quad_RNO_0_5_LC_13_6_5 { QuadInstance1.Quad_RNO_0[5], QuadInstance1.un1_Quad_cry_5_c }
ble_pack QuadInstance1.Quad_RNO_0_6_LC_13_6_6 { QuadInstance1.Quad_RNO_0[6], QuadInstance1.un1_Quad_cry_6_c }
ble_pack QuadInstance1.Quad_RNO_0_7_LC_13_6_7 { QuadInstance1.Quad_RNO_0[7], QuadInstance1.un1_Quad_cry_7_c }
clb_pack LT_13_6 { QuadInstance1.un1_Quad_cry_0_c_LC_13_6_0, QuadInstance1.Quad_RNO_0_1_LC_13_6_1, QuadInstance1.Quad_RNO_0_2_LC_13_6_2, QuadInstance1.Quad_RNO_0_3_LC_13_6_3, QuadInstance1.Quad_RNO_0_4_LC_13_6_4, QuadInstance1.Quad_RNO_0_5_LC_13_6_5, QuadInstance1.Quad_RNO_0_6_LC_13_6_6, QuadInstance1.Quad_RNO_0_7_LC_13_6_7 }
set_location LT_13_6 13 6
ble_pack QuadInstance1.Quad_RNO_0_8_LC_13_7_0 { QuadInstance1.Quad_RNO_0[8], QuadInstance1.un1_Quad_cry_8_c }
ble_pack QuadInstance1.Quad_RNO_0_9_LC_13_7_1 { QuadInstance1.Quad_RNO_0[9], QuadInstance1.un1_Quad_cry_9_c }
ble_pack QuadInstance1.Quad_RNO_0_10_LC_13_7_2 { QuadInstance1.Quad_RNO_0[10], QuadInstance1.un1_Quad_cry_10_c }
ble_pack QuadInstance1.Quad_RNO_0_11_LC_13_7_3 { QuadInstance1.Quad_RNO_0[11], QuadInstance1.un1_Quad_cry_11_c }
ble_pack QuadInstance1.Quad_RNO_0_12_LC_13_7_4 { QuadInstance1.Quad_RNO_0[12], QuadInstance1.un1_Quad_cry_12_c }
ble_pack QuadInstance1.Quad_RNO_0_13_LC_13_7_5 { QuadInstance1.Quad_RNO_0[13], QuadInstance1.un1_Quad_cry_13_c }
ble_pack QuadInstance1.Quad_RNO_0_14_LC_13_7_6 { QuadInstance1.Quad_RNO_0[14], QuadInstance1.un1_Quad_cry_14_c }
ble_pack QuadInstance1.Quad_15_LC_13_7_7 { QuadInstance1.Quad_RNO[15], QuadInstance1.Quad[15] }
clb_pack LT_13_7 { QuadInstance1.Quad_RNO_0_8_LC_13_7_0, QuadInstance1.Quad_RNO_0_9_LC_13_7_1, QuadInstance1.Quad_RNO_0_10_LC_13_7_2, QuadInstance1.Quad_RNO_0_11_LC_13_7_3, QuadInstance1.Quad_RNO_0_12_LC_13_7_4, QuadInstance1.Quad_RNO_0_13_LC_13_7_5, QuadInstance1.Quad_RNO_0_14_LC_13_7_6, QuadInstance1.Quad_15_LC_13_7_7 }
set_location LT_13_7 13 7
ble_pack QuadInstance0.Quad_1_LC_13_8_0 { QuadInstance0.Quad_RNO[1], QuadInstance0.Quad[1] }
ble_pack QuadInstance6.Quad_9_LC_13_8_1 { QuadInstance6.Quad_RNO[9], QuadInstance6.Quad[9] }
ble_pack QuadInstance2.Quad_1_LC_13_8_2 { QuadInstance2.Quad_RNO[1], QuadInstance2.Quad[1] }
ble_pack QuadInstance3.Quad_1_LC_13_8_3 { QuadInstance3.Quad_RNO[1], QuadInstance3.Quad[1] }
ble_pack QuadInstance3.Quad_4_LC_13_8_4 { QuadInstance3.Quad_RNO[4], QuadInstance3.Quad[4] }
ble_pack QuadInstance1.Quad_9_LC_13_8_5 { QuadInstance1.Quad_RNO[9], QuadInstance1.Quad[9] }
ble_pack QuadInstance6.Quad_0_LC_13_8_6 { QuadInstance6.Quad_RNO[0], QuadInstance6.Quad[0] }
ble_pack QuadInstance7.Quad_0_LC_13_8_7 { QuadInstance7.Quad_RNO[0], QuadInstance7.Quad[0] }
clb_pack LT_13_8 { QuadInstance0.Quad_1_LC_13_8_0, QuadInstance6.Quad_9_LC_13_8_1, QuadInstance2.Quad_1_LC_13_8_2, QuadInstance3.Quad_1_LC_13_8_3, QuadInstance3.Quad_4_LC_13_8_4, QuadInstance1.Quad_9_LC_13_8_5, QuadInstance6.Quad_0_LC_13_8_6, QuadInstance7.Quad_0_LC_13_8_7 }
set_location LT_13_8 13 8
ble_pack QuadInstance6.delayedCh_B_2_LC_13_9_0 { QuadInstance6.delayedCh_B_2_THRU_LUT4_0, QuadInstance6.delayedCh_B[2] }
ble_pack CONSTANT_ONE_LUT4_LC_13_9_1 { CONSTANT_ONE_LUT4 }
ble_pack QuadInstance6.Quad_RNIGENB1_10_LC_13_9_2 { QuadInstance6.Quad_RNIGENB1[10] }
ble_pack QuadInstance6.delayedCh_A_2_LC_13_9_3 { QuadInstance6.delayedCh_A_2_THRU_LUT4_0, QuadInstance6.delayedCh_A[2] }
ble_pack QuadInstance6.Quad_RNIJHNB1_13_LC_13_9_4 { QuadInstance6.Quad_RNIJHNB1[13] }
ble_pack QuadInstance6.delayedCh_B_1_LC_13_9_6 { QuadInstance6.delayedCh_B_1_THRU_LUT4_0, QuadInstance6.delayedCh_B[1] }
ble_pack OutReg_ess_RNO_3_11_LC_13_9_7 { OutReg_ess_RNO_3[11] }
clb_pack LT_13_9 { QuadInstance6.delayedCh_B_2_LC_13_9_0, CONSTANT_ONE_LUT4_LC_13_9_1, QuadInstance6.Quad_RNIGENB1_10_LC_13_9_2, QuadInstance6.delayedCh_A_2_LC_13_9_3, QuadInstance6.Quad_RNIJHNB1_13_LC_13_9_4, QuadInstance6.delayedCh_B_1_LC_13_9_6, OutReg_ess_RNO_3_11_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack OutReg_esr_RNO_2_12_LC_13_10_0 { OutReg_esr_RNO_2[12] }
ble_pack OutReg_esr_RNO_3_12_LC_13_10_1 { OutReg_esr_RNO_3[12] }
ble_pack OutReg_esr_RNO_1_12_LC_13_10_2 { OutReg_esr_RNO_1[12] }
ble_pack OutReg_esr_RNO_0_12_LC_13_10_3 { OutReg_esr_RNO_0[12] }
ble_pack OutReg_esr_12_LC_13_10_4 { OutReg_esr_RNO[12], OutReg_esr[12] }
clb_pack LT_13_10 { OutReg_esr_RNO_2_12_LC_13_10_0, OutReg_esr_RNO_3_12_LC_13_10_1, OutReg_esr_RNO_1_12_LC_13_10_2, OutReg_esr_RNO_0_12_LC_13_10_3, OutReg_esr_12_LC_13_10_4 }
set_location LT_13_10 13 10
ble_pack data_received_esr_13_LC_13_11_0 { data_received_esr_13_THRU_LUT4_0, data_received_esr[13] }
ble_pack data_received_esr_10_LC_13_11_1 { data_received_esr_10_THRU_LUT4_0, data_received_esr[10] }
ble_pack data_received_esr_12_LC_13_11_2 { data_received_esr_12_THRU_LUT4_0, data_received_esr[12] }
ble_pack data_received_esr_14_LC_13_11_4 { data_received_esr_14_THRU_LUT4_0, data_received_esr[14] }
ble_pack data_received_esr_11_LC_13_11_6 { data_received_esr_11_THRU_LUT4_0, data_received_esr[11] }
ble_pack data_received_esr_23_LC_13_11_7 { data_received_esr_23_THRU_LUT4_0, data_received_esr[23] }
clb_pack LT_13_11 { data_received_esr_13_LC_13_11_0, data_received_esr_10_LC_13_11_1, data_received_esr_12_LC_13_11_2, data_received_esr_14_LC_13_11_4, data_received_esr_11_LC_13_11_6, data_received_esr_23_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack pwmWrite_3_LC_13_12_0 { pwmWrite_RNO[3], pwmWrite[3] }
ble_pack data_received_esr_RNIMIH31_19_LC_13_12_1 { data_received_esr_RNIMIH31[19] }
ble_pack pwmWrite_fast_3_LC_13_12_2 { pwmWrite_fast_RNO[3], pwmWrite_fast[3] }
ble_pack data_received_esr_RNIBPOR_23_LC_13_12_3 { data_received_esr_RNIBPOR[23] }
ble_pack data_received_esr_RNIMIH31_0_19_LC_13_12_5 { data_received_esr_RNIMIH31_0[19] }
ble_pack pwmWrite_fast_2_LC_13_12_6 { pwmWrite_fast_RNO[2], pwmWrite_fast[2] }
clb_pack LT_13_12 { pwmWrite_3_LC_13_12_0, data_received_esr_RNIMIH31_19_LC_13_12_1, pwmWrite_fast_3_LC_13_12_2, data_received_esr_RNIBPOR_23_LC_13_12_3, data_received_esr_RNIMIH31_0_19_LC_13_12_5, pwmWrite_fast_2_LC_13_12_6 }
set_location LT_13_12 13 12
ble_pack PWMInstance4.PWMPulseWidthCount_esr_0_LC_13_13_0 { PWMInstance4.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[0] }
clb_pack LT_13_13 { PWMInstance4.PWMPulseWidthCount_esr_0_LC_13_13_0 }
set_location LT_13_13 13 13
ble_pack PWMInstance6.PWMPulseWidthCount_esr_13_LC_13_14_0 { PWMInstance6.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_5_LC_13_14_1 { PWMInstance6.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_8_LC_13_14_2 { PWMInstance6.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_11_LC_13_14_3 { PWMInstance6.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[11] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_12_LC_13_14_6 { PWMInstance6.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[12] }
clb_pack LT_13_14 { PWMInstance6.PWMPulseWidthCount_esr_13_LC_13_14_0, PWMInstance6.PWMPulseWidthCount_esr_5_LC_13_14_1, PWMInstance6.PWMPulseWidthCount_esr_8_LC_13_14_2, PWMInstance6.PWMPulseWidthCount_esr_11_LC_13_14_3, PWMInstance6.PWMPulseWidthCount_esr_12_LC_13_14_6 }
set_location LT_13_14 13 14
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_13_15_0 { PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_14_LC_13_15_1 { PWMInstance6.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_15_LC_13_15_2 { PWMInstance6.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_13_15_3 { PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance6.PWMPulseWidthCount_esr_10_LC_13_15_4 { PWMInstance6.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[10] }
ble_pack PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_13_15_6 { PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_13_15 { PWMInstance6.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_13_15_0, PWMInstance6.PWMPulseWidthCount_esr_14_LC_13_15_1, PWMInstance6.PWMPulseWidthCount_esr_15_LC_13_15_2, PWMInstance6.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_13_15_3, PWMInstance6.PWMPulseWidthCount_esr_10_LC_13_15_4, PWMInstance6.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_13_15_6 }
set_location LT_13_15 13 15
ble_pack PWMInstance4.PWMPulseWidthCount_esr_12_LC_13_16_0 { PWMInstance4.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_13_LC_13_16_1 { PWMInstance4.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_8_LC_13_16_2 { PWMInstance4.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_9_LC_13_16_3 { PWMInstance4.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[9] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_3_LC_13_16_7 { PWMInstance4.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[3] }
clb_pack LT_13_16 { PWMInstance4.PWMPulseWidthCount_esr_12_LC_13_16_0, PWMInstance4.PWMPulseWidthCount_esr_13_LC_13_16_1, PWMInstance4.PWMPulseWidthCount_esr_8_LC_13_16_2, PWMInstance4.PWMPulseWidthCount_esr_9_LC_13_16_3, PWMInstance4.PWMPulseWidthCount_esr_3_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_13_17_0 { PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance4.periodCounter_RNI3G5D_2_LC_13_17_1 { PWMInstance4.periodCounter_RNI3G5D[2] }
ble_pack PWMInstance4.periodCounter_RNIDRK61_4_LC_13_17_2 { PWMInstance4.periodCounter_RNIDRK61[4] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_4_LC_13_17_3 { PWMInstance4.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[4] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_5_LC_13_17_4 { PWMInstance4.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_13_17_5 { PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_10_LC_13_17_6 { PWMInstance4.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[10] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_11_LC_13_17_7 { PWMInstance4.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[11] }
clb_pack LT_13_17 { PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_13_17_0, PWMInstance4.periodCounter_RNI3G5D_2_LC_13_17_1, PWMInstance4.periodCounter_RNIDRK61_4_LC_13_17_2, PWMInstance4.PWMPulseWidthCount_esr_4_LC_13_17_3, PWMInstance4.PWMPulseWidthCount_esr_5_LC_13_17_4, PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_13_17_5, PWMInstance4.PWMPulseWidthCount_esr_10_LC_13_17_6, PWMInstance4.PWMPulseWidthCount_esr_11_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack QuadInstance2.delayedCh_B_0_LC_14_1_7 { QuadInstance2.delayedCh_B_0_THRU_LUT4_0, QuadInstance2.delayedCh_B[0] }
clb_pack LT_14_1 { QuadInstance2.delayedCh_B_0_LC_14_1_7 }
set_location LT_14_1 14 1
ble_pack QuadInstance4.delayedCh_B_0_LC_14_2_7 { QuadInstance4.delayedCh_B_0_THRU_LUT4_0, QuadInstance4.delayedCh_B[0] }
clb_pack LT_14_2 { QuadInstance4.delayedCh_B_0_LC_14_2_7 }
set_location LT_14_2 14 2
ble_pack QuadInstance4.delayedCh_A_0_LC_14_3_0 { QuadInstance4.delayedCh_A_0_THRU_LUT4_0, QuadInstance4.delayedCh_A[0] }
ble_pack QuadInstance1.delayedCh_B_1_LC_14_3_5 { QuadInstance1.delayedCh_B_1_THRU_LUT4_0, QuadInstance1.delayedCh_B[1] }
clb_pack LT_14_3 { QuadInstance4.delayedCh_A_0_LC_14_3_0, QuadInstance1.delayedCh_B_1_LC_14_3_5 }
set_location LT_14_3 14 3
ble_pack QuadInstance1.delayedCh_B_2_LC_14_4_1 { QuadInstance1.delayedCh_B_2_THRU_LUT4_0, QuadInstance1.delayedCh_B[2] }
ble_pack QuadInstance1.delayedCh_A_1_LC_14_4_6 { QuadInstance1.delayedCh_A_1_THRU_LUT4_0, QuadInstance1.delayedCh_A[1] }
clb_pack LT_14_4 { QuadInstance1.delayedCh_B_2_LC_14_4_1, QuadInstance1.delayedCh_A_1_LC_14_4_6 }
set_location LT_14_4 14 4
ble_pack QuadInstance1.Quad_RNIRK0O_4_LC_14_5_0 { QuadInstance1.Quad_RNIRK0O[4] }
ble_pack QuadInstance1.delayedCh_A_RNIGDO2_2_LC_14_5_1 { QuadInstance1.delayedCh_A_RNIGDO2[2] }
ble_pack QuadInstance1.Quad_RNIOH0O_1_LC_14_5_2 { QuadInstance1.Quad_RNIOH0O[1] }
ble_pack QuadInstance1.Quad_RNITM0O_6_LC_14_5_3 { QuadInstance1.Quad_RNITM0O[6] }
ble_pack QuadInstance1.Quad_RNISL0O_5_LC_14_5_4 { QuadInstance1.Quad_RNISL0O[5] }
ble_pack QuadInstance1.delayedCh_A_2_LC_14_5_5 { QuadInstance1.delayedCh_A_2_THRU_LUT4_0, QuadInstance1.delayedCh_A[2] }
ble_pack QuadInstance1.delayedCh_B_RNIM2H8_2_LC_14_5_7 { QuadInstance1.delayedCh_B_RNIM2H8[2] }
clb_pack LT_14_5 { QuadInstance1.Quad_RNIRK0O_4_LC_14_5_0, QuadInstance1.delayedCh_A_RNIGDO2_2_LC_14_5_1, QuadInstance1.Quad_RNIOH0O_1_LC_14_5_2, QuadInstance1.Quad_RNITM0O_6_LC_14_5_3, QuadInstance1.Quad_RNISL0O_5_LC_14_5_4, QuadInstance1.delayedCh_A_2_LC_14_5_5, QuadInstance1.delayedCh_B_RNIM2H8_2_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack QuadInstance1.Quad_RNI0Q0O_9_LC_14_6_0 { QuadInstance1.Quad_RNI0Q0O[9] }
ble_pack QuadInstance1.Quad_RNI8P5D_10_LC_14_6_1 { QuadInstance1.Quad_RNI8P5D[10] }
ble_pack quadWrite_1_LC_14_6_2 { quadWrite_RNO[1], quadWrite[1] }
ble_pack QuadInstance1.Quad_RNI9Q5D_11_LC_14_6_3 { QuadInstance1.Quad_RNI9Q5D[11] }
ble_pack OutReg_ess_RNO_3_5_LC_14_6_4 { OutReg_ess_RNO_3[5] }
ble_pack QuadInstance1.Quad_RNIUN0O_7_LC_14_6_5 { QuadInstance1.Quad_RNIUN0O[7] }
ble_pack QuadInstance1.Quad_RNIPI0O_2_LC_14_6_6 { QuadInstance1.Quad_RNIPI0O[2] }
ble_pack QuadInstance1.Quad_RNIQJ0O_3_LC_14_6_7 { QuadInstance1.Quad_RNIQJ0O[3] }
clb_pack LT_14_6 { QuadInstance1.Quad_RNI0Q0O_9_LC_14_6_0, QuadInstance1.Quad_RNI8P5D_10_LC_14_6_1, quadWrite_1_LC_14_6_2, QuadInstance1.Quad_RNI9Q5D_11_LC_14_6_3, OutReg_ess_RNO_3_5_LC_14_6_4, QuadInstance1.Quad_RNIUN0O_7_LC_14_6_5, QuadInstance1.Quad_RNIPI0O_2_LC_14_6_6, QuadInstance1.Quad_RNIQJ0O_3_LC_14_6_7 }
set_location LT_14_6 14 6
ble_pack QuadInstance1.Quad_RNIAR5D_12_LC_14_7_0 { QuadInstance1.Quad_RNIAR5D[12] }
ble_pack QuadInstance1.Quad_RNIBS5D_13_LC_14_7_1 { QuadInstance1.Quad_RNIBS5D[13] }
ble_pack QuadInstance1.Quad_RNICT5D_14_LC_14_7_2 { QuadInstance1.Quad_RNICT5D[14] }
ble_pack QuadInstance1.Quad_RNIVO0O_8_LC_14_7_3 { QuadInstance1.Quad_RNIVO0O[8] }
ble_pack QuadInstance1.Quad_RNO_0_15_LC_14_7_4 { QuadInstance1.Quad_RNO_0[15] }
ble_pack QuadInstance1.Quad_0_LC_14_7_5 { QuadInstance1.Quad_RNO[0], QuadInstance1.Quad[0] }
ble_pack QuadInstance1.Quad_12_LC_14_7_6 { QuadInstance1.Quad_RNO[12], QuadInstance1.Quad[12] }
ble_pack QuadInstance1.Quad_13_LC_14_7_7 { QuadInstance1.Quad_RNO[13], QuadInstance1.Quad[13] }
clb_pack LT_14_7 { QuadInstance1.Quad_RNIAR5D_12_LC_14_7_0, QuadInstance1.Quad_RNIBS5D_13_LC_14_7_1, QuadInstance1.Quad_RNICT5D_14_LC_14_7_2, QuadInstance1.Quad_RNIVO0O_8_LC_14_7_3, QuadInstance1.Quad_RNO_0_15_LC_14_7_4, QuadInstance1.Quad_0_LC_14_7_5, QuadInstance1.Quad_12_LC_14_7_6, QuadInstance1.Quad_13_LC_14_7_7 }
set_location LT_14_7 14 7
ble_pack OutReg_ess_RNO_2_1_LC_14_8_0 { OutReg_ess_RNO_2[1] }
ble_pack OutReg_ess_RNO_0_1_LC_14_8_1 { OutReg_ess_RNO_0[1] }
ble_pack OutReg_ess_RNO_3_1_LC_14_8_2 { OutReg_ess_RNO_3[1] }
ble_pack OutReg_ess_RNO_1_1_LC_14_8_3 { OutReg_ess_RNO_1[1] }
ble_pack OutReg_ess_RNO_4_1_LC_14_8_4 { OutReg_ess_RNO_4[1] }
ble_pack data_received_fast_esr_2_LC_14_8_5 { data_received_fast_esr_2_THRU_LUT4_0, data_received_fast_esr[2] }
ble_pack data_received_2_rep1_esr_LC_14_8_6 { data_received_2_rep1_esr_THRU_LUT4_0, data_received_2_rep1_esr }
ble_pack OutReg_ess_RNO_3_3_LC_14_8_7 { OutReg_ess_RNO_3[3] }
clb_pack LT_14_8 { OutReg_ess_RNO_2_1_LC_14_8_0, OutReg_ess_RNO_0_1_LC_14_8_1, OutReg_ess_RNO_3_1_LC_14_8_2, OutReg_ess_RNO_1_1_LC_14_8_3, OutReg_ess_RNO_4_1_LC_14_8_4, data_received_fast_esr_2_LC_14_8_5, data_received_2_rep1_esr_LC_14_8_6, OutReg_ess_RNO_3_3_LC_14_8_7 }
set_location LT_14_8 14 8
ble_pack OutReg_ess_15_LC_14_9_0 { OutReg_ess_RNO[15], OutReg_ess[15] }
ble_pack OutReg_ess_RNO_3_15_LC_14_9_1 { OutReg_ess_RNO_3[15] }
ble_pack OutReg_ess_RNO_1_15_LC_14_9_2 { OutReg_ess_RNO_1[15] }
ble_pack OutReg_ess_RNO_2_15_LC_14_9_4 { OutReg_ess_RNO_2[15] }
clb_pack LT_14_9 { OutReg_ess_15_LC_14_9_0, OutReg_ess_RNO_3_15_LC_14_9_1, OutReg_ess_RNO_1_15_LC_14_9_2, OutReg_ess_RNO_2_15_LC_14_9_4 }
set_location LT_14_9 14 9
ble_pack data_received_esr_5_LC_14_10_1 { data_received_esr_5_THRU_LUT4_0, data_received_esr[5] }
ble_pack data_received_esr_7_LC_14_10_2 { data_received_esr_7_THRU_LUT4_0, data_received_esr[7] }
ble_pack data_received_esr_9_LC_14_10_4 { data_received_esr_9_THRU_LUT4_0, data_received_esr[9] }
ble_pack data_received_esr_22_LC_14_10_5 { data_received_esr_22_THRU_LUT4_0, data_received_esr[22] }
ble_pack data_received_esr_6_LC_14_10_6 { data_received_esr_6_THRU_LUT4_0, data_received_esr[6] }
ble_pack data_received_esr_8_LC_14_10_7 { data_received_esr_8_THRU_LUT4_0, data_received_esr[8] }
clb_pack LT_14_10 { data_received_esr_5_LC_14_10_1, data_received_esr_7_LC_14_10_2, data_received_esr_9_LC_14_10_4, data_received_esr_22_LC_14_10_5, data_received_esr_6_LC_14_10_6, data_received_esr_8_LC_14_10_7 }
set_location LT_14_10 14 10
ble_pack dataWrite_2_LC_14_11_0 { dataWrite_2_THRU_LUT4_0, dataWrite[2] }
ble_pack dataWrite_3_LC_14_11_1 { dataWrite_3_THRU_LUT4_0, dataWrite[3] }
ble_pack dataWrite_4_LC_14_11_2 { dataWrite_4_THRU_LUT4_0, dataWrite[4] }
ble_pack dataWrite_5_LC_14_11_3 { dataWrite_5_THRU_LUT4_0, dataWrite[5] }
ble_pack dataWrite_6_LC_14_11_4 { dataWrite_6_THRU_LUT4_0, dataWrite[6] }
ble_pack dataWrite_7_LC_14_11_5 { dataWrite_7_THRU_LUT4_0, dataWrite[7] }
ble_pack dataWrite_8_LC_14_11_6 { dataWrite_8_THRU_LUT4_0, dataWrite[8] }
ble_pack dataWrite_9_LC_14_11_7 { dataWrite_9_THRU_LUT4_0, dataWrite[9] }
clb_pack LT_14_11 { dataWrite_2_LC_14_11_0, dataWrite_3_LC_14_11_1, dataWrite_4_LC_14_11_2, dataWrite_5_LC_14_11_3, dataWrite_6_LC_14_11_4, dataWrite_7_LC_14_11_5, dataWrite_8_LC_14_11_6, dataWrite_9_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack PWMInstance3.PWMPulseWidthCount_esr_11_LC_14_12_0 { PWMInstance3.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[11] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_8_LC_14_12_2 { PWMInstance3.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_5_LC_14_12_3 { PWMInstance3.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_10_LC_14_12_4 { PWMInstance3.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[10] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_3_LC_14_12_6 { PWMInstance3.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[3] }
clb_pack LT_14_12 { PWMInstance3.PWMPulseWidthCount_esr_11_LC_14_12_0, PWMInstance3.PWMPulseWidthCount_esr_8_LC_14_12_2, PWMInstance3.PWMPulseWidthCount_esr_5_LC_14_12_3, PWMInstance3.PWMPulseWidthCount_esr_10_LC_14_12_4, PWMInstance3.PWMPulseWidthCount_esr_3_LC_14_12_6 }
set_location LT_14_12 14 12
ble_pack PWMInstance3.out_RNO_0_LC_14_13_0 { PWMInstance3.out_RNO_0 }
ble_pack PWMInstance3.clkCount_0_LC_14_13_1 { PWMInstance3.clkCount_RNO[0], PWMInstance3.clkCount[0] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_ctle_15_LC_14_13_2 { PWMInstance3.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance3.clkCount_1_LC_14_13_3 { PWMInstance3.clkCount_RNO[1], PWMInstance3.clkCount[1] }
ble_pack PWMInstance3.clkCount_RNI21FG_0_LC_14_13_4 { PWMInstance3.clkCount_RNI21FG[0] }
ble_pack PWMInstance3.periodCounter_RNI8K3C_16_LC_14_13_5 { PWMInstance3.periodCounter_RNI8K3C[16] }
ble_pack PWMInstance3.periodCounter_RNIB2M81_1_LC_14_13_6 { PWMInstance3.periodCounter_RNIB2M81[1] }
ble_pack PWMInstance3.periodCounter_RNI0E0J3_0_LC_14_13_7 { PWMInstance3.periodCounter_RNI0E0J3[0] }
clb_pack LT_14_13 { PWMInstance3.out_RNO_0_LC_14_13_0, PWMInstance3.clkCount_0_LC_14_13_1, PWMInstance3.PWMPulseWidthCount_esr_ctle_15_LC_14_13_2, PWMInstance3.clkCount_1_LC_14_13_3, PWMInstance3.clkCount_RNI21FG_0_LC_14_13_4, PWMInstance3.periodCounter_RNI8K3C_16_LC_14_13_5, PWMInstance3.periodCounter_RNIB2M81_1_LC_14_13_6, PWMInstance3.periodCounter_RNI0E0J3_0_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack PWMInstance6.PWMPulseWidthCount_esr_9_LC_14_14_4 { PWMInstance6.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance6.PWMPulseWidthCount_esr[9] }
clb_pack LT_14_14 { PWMInstance6.PWMPulseWidthCount_esr_9_LC_14_14_4 }
set_location LT_14_14 14 14
ble_pack PWMInstance4.periodCounter_RNIRPSE_3_LC_14_15_0 { PWMInstance4.periodCounter_RNIRPSE[3] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_14_15_1 { PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_2_LC_14_15_2 { PWMInstance4.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_14_15_4 { PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_14_LC_14_15_5 { PWMInstance4.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_15_LC_14_15_6 { PWMInstance4.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_14_15_7 { PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_14_15 { PWMInstance4.periodCounter_RNIRPSE_3_LC_14_15_0, PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_14_15_1, PWMInstance4.PWMPulseWidthCount_esr_2_LC_14_15_2, PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_14_15_4, PWMInstance4.PWMPulseWidthCount_esr_14_LC_14_15_5, PWMInstance4.PWMPulseWidthCount_esr_15_LC_14_15_6, PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack PWMInstance4.periodCounter_0_LC_14_16_0 { PWMInstance4.periodCounter_RNO[0], PWMInstance4.periodCounter[0], PWMInstance4.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance4.periodCounter_1_LC_14_16_1 { PWMInstance4.periodCounter_RNO[1], PWMInstance4.periodCounter[1], PWMInstance4.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance4.periodCounter_2_LC_14_16_2 { PWMInstance4.periodCounter_RNO[2], PWMInstance4.periodCounter[2], PWMInstance4.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance4.periodCounter_3_LC_14_16_3 { PWMInstance4.periodCounter_RNO[3], PWMInstance4.periodCounter[3], PWMInstance4.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance4.periodCounter_4_LC_14_16_4 { PWMInstance4.periodCounter_RNO[4], PWMInstance4.periodCounter[4], PWMInstance4.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance4.periodCounter_5_LC_14_16_5 { PWMInstance4.periodCounter_RNO[5], PWMInstance4.periodCounter[5], PWMInstance4.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance4.periodCounter_6_LC_14_16_6 { PWMInstance4.periodCounter_RNO[6], PWMInstance4.periodCounter[6], PWMInstance4.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance4.periodCounter_7_LC_14_16_7 { PWMInstance4.periodCounter_RNO[7], PWMInstance4.periodCounter[7], PWMInstance4.un1_periodCounter_2_cry_7_c }
clb_pack LT_14_16 { PWMInstance4.periodCounter_0_LC_14_16_0, PWMInstance4.periodCounter_1_LC_14_16_1, PWMInstance4.periodCounter_2_LC_14_16_2, PWMInstance4.periodCounter_3_LC_14_16_3, PWMInstance4.periodCounter_4_LC_14_16_4, PWMInstance4.periodCounter_5_LC_14_16_5, PWMInstance4.periodCounter_6_LC_14_16_6, PWMInstance4.periodCounter_7_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack PWMInstance4.periodCounter_8_LC_14_17_0 { PWMInstance4.periodCounter_RNO[8], PWMInstance4.periodCounter[8], PWMInstance4.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance4.periodCounter_9_LC_14_17_1 { PWMInstance4.periodCounter_RNO[9], PWMInstance4.periodCounter[9], PWMInstance4.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance4.periodCounter_10_LC_14_17_2 { PWMInstance4.periodCounter_RNO[10], PWMInstance4.periodCounter[10], PWMInstance4.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance4.periodCounter_11_LC_14_17_3 { PWMInstance4.periodCounter_RNO[11], PWMInstance4.periodCounter[11], PWMInstance4.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance4.periodCounter_12_LC_14_17_4 { PWMInstance4.periodCounter_RNO[12], PWMInstance4.periodCounter[12], PWMInstance4.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance4.periodCounter_13_LC_14_17_5 { PWMInstance4.periodCounter_RNO[13], PWMInstance4.periodCounter[13], PWMInstance4.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance4.periodCounter_14_LC_14_17_6 { PWMInstance4.periodCounter_RNO[14], PWMInstance4.periodCounter[14], PWMInstance4.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance4.periodCounter_15_LC_14_17_7 { PWMInstance4.periodCounter_RNO[15], PWMInstance4.periodCounter[15], PWMInstance4.un1_periodCounter_2_cry_15_c }
clb_pack LT_14_17 { PWMInstance4.periodCounter_8_LC_14_17_0, PWMInstance4.periodCounter_9_LC_14_17_1, PWMInstance4.periodCounter_10_LC_14_17_2, PWMInstance4.periodCounter_11_LC_14_17_3, PWMInstance4.periodCounter_12_LC_14_17_4, PWMInstance4.periodCounter_13_LC_14_17_5, PWMInstance4.periodCounter_14_LC_14_17_6, PWMInstance4.periodCounter_15_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack PWMInstance4.periodCounter_16_LC_14_18_0 { PWMInstance4.periodCounter_RNO[16], PWMInstance4.periodCounter[16] }
clb_pack LT_14_18 { PWMInstance4.periodCounter_16_LC_14_18_0 }
set_location LT_14_18 14 18
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c_LC_15_1_0 { PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c_LC_15_1_1 { PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c_LC_15_1_2 { PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c_LC_15_1_3 { PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c_LC_15_1_4 { PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c_LC_15_1_5 { PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c_LC_15_1_6 { PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c_LC_15_1_7 { PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_15_1 { PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c_LC_15_1_0, PWMInstance4.un1_PWMPulseWidthCount_0_I_9_c_LC_15_1_1, PWMInstance4.un1_PWMPulseWidthCount_0_I_15_c_LC_15_1_2, PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c_LC_15_1_3, PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c_LC_15_1_4, PWMInstance4.un1_PWMPulseWidthCount_0_I_33_c_LC_15_1_5, PWMInstance4.un1_PWMPulseWidthCount_0_I_39_c_LC_15_1_6, PWMInstance4.un1_PWMPulseWidthCount_0_I_21_c_LC_15_1_7 }
set_location LT_15_1 15 1
ble_pack PWMInstance4.out_LC_15_2_0 { PWMInstance4.out_RNO, PWMInstance4.out }
clb_pack LT_15_2 { PWMInstance4.out_LC_15_2_0 }
set_location LT_15_2 15 2
ble_pack QuadInstance4.un1_Quad_cry_0_c_LC_15_3_0 { QuadInstance4.un1_Quad_cry_0_c }
ble_pack QuadInstance4.Quad_RNO_0_1_LC_15_3_1 { QuadInstance4.Quad_RNO_0[1], QuadInstance4.un1_Quad_cry_1_c }
ble_pack QuadInstance4.Quad_RNO_0_2_LC_15_3_2 { QuadInstance4.Quad_RNO_0[2], QuadInstance4.un1_Quad_cry_2_c }
ble_pack QuadInstance4.Quad_RNO_0_3_LC_15_3_3 { QuadInstance4.Quad_RNO_0[3], QuadInstance4.un1_Quad_cry_3_c }
ble_pack QuadInstance4.Quad_RNO_0_4_LC_15_3_4 { QuadInstance4.Quad_RNO_0[4], QuadInstance4.un1_Quad_cry_4_c }
ble_pack QuadInstance4.Quad_RNO_0_5_LC_15_3_5 { QuadInstance4.Quad_RNO_0[5], QuadInstance4.un1_Quad_cry_5_c }
ble_pack QuadInstance4.Quad_RNO_0_6_LC_15_3_6 { QuadInstance4.Quad_RNO_0[6], QuadInstance4.un1_Quad_cry_6_c }
ble_pack QuadInstance4.Quad_RNO_0_7_LC_15_3_7 { QuadInstance4.Quad_RNO_0[7], QuadInstance4.un1_Quad_cry_7_c }
clb_pack LT_15_3 { QuadInstance4.un1_Quad_cry_0_c_LC_15_3_0, QuadInstance4.Quad_RNO_0_1_LC_15_3_1, QuadInstance4.Quad_RNO_0_2_LC_15_3_2, QuadInstance4.Quad_RNO_0_3_LC_15_3_3, QuadInstance4.Quad_RNO_0_4_LC_15_3_4, QuadInstance4.Quad_RNO_0_5_LC_15_3_5, QuadInstance4.Quad_RNO_0_6_LC_15_3_6, QuadInstance4.Quad_RNO_0_7_LC_15_3_7 }
set_location LT_15_3 15 3
ble_pack QuadInstance4.Quad_RNO_0_8_LC_15_4_0 { QuadInstance4.Quad_RNO_0[8], QuadInstance4.un1_Quad_cry_8_c }
ble_pack QuadInstance4.Quad_RNO_0_9_LC_15_4_1 { QuadInstance4.Quad_RNO_0[9], QuadInstance4.un1_Quad_cry_9_c }
ble_pack QuadInstance4.Quad_RNO_0_10_LC_15_4_2 { QuadInstance4.Quad_RNO_0[10], QuadInstance4.un1_Quad_cry_10_c }
ble_pack QuadInstance4.Quad_RNO_0_11_LC_15_4_3 { QuadInstance4.Quad_RNO_0[11], QuadInstance4.un1_Quad_cry_11_c }
ble_pack QuadInstance4.Quad_RNO_0_12_LC_15_4_4 { QuadInstance4.Quad_RNO_0[12], QuadInstance4.un1_Quad_cry_12_c }
ble_pack QuadInstance4.Quad_RNO_0_13_LC_15_4_5 { QuadInstance4.Quad_RNO_0[13], QuadInstance4.un1_Quad_cry_13_c }
ble_pack QuadInstance4.Quad_RNO_0_14_LC_15_4_6 { QuadInstance4.Quad_RNO_0[14], QuadInstance4.un1_Quad_cry_14_c }
ble_pack QuadInstance4.Quad_15_LC_15_4_7 { QuadInstance4.Quad_RNO[15], QuadInstance4.Quad[15] }
clb_pack LT_15_4 { QuadInstance4.Quad_RNO_0_8_LC_15_4_0, QuadInstance4.Quad_RNO_0_9_LC_15_4_1, QuadInstance4.Quad_RNO_0_10_LC_15_4_2, QuadInstance4.Quad_RNO_0_11_LC_15_4_3, QuadInstance4.Quad_RNO_0_12_LC_15_4_4, QuadInstance4.Quad_RNO_0_13_LC_15_4_5, QuadInstance4.Quad_RNO_0_14_LC_15_4_6, QuadInstance4.Quad_15_LC_15_4_7 }
set_location LT_15_4 15 4
ble_pack QuadInstance0.Quad_6_LC_15_5_1 { QuadInstance0.Quad_RNO[6], QuadInstance0.Quad[6] }
ble_pack QuadInstance4.Quad_6_LC_15_5_2 { QuadInstance4.Quad_RNO[6], QuadInstance4.Quad[6] }
ble_pack QuadInstance4.Quad_RNIL00S1_6_LC_15_5_3 { QuadInstance4.Quad_RNIL00S1[6] }
ble_pack QuadInstance4.Quad_RNI06TL1_10_LC_15_5_4 { QuadInstance4.Quad_RNI06TL1[10] }
ble_pack QuadInstance4.Quad_RNI17TL1_11_LC_15_5_5 { QuadInstance4.Quad_RNI17TL1[11] }
ble_pack QuadInstance4.Quad_11_LC_15_5_7 { QuadInstance4.Quad_RNO[11], QuadInstance4.Quad[11] }
clb_pack LT_15_5 { QuadInstance0.Quad_6_LC_15_5_1, QuadInstance4.Quad_6_LC_15_5_2, QuadInstance4.Quad_RNIL00S1_6_LC_15_5_3, QuadInstance4.Quad_RNI06TL1_10_LC_15_5_4, QuadInstance4.Quad_RNI17TL1_11_LC_15_5_5, QuadInstance4.Quad_11_LC_15_5_7 }
set_location LT_15_5 15 5
ble_pack OutReg_esr_RNO_4_6_LC_15_6_0 { OutReg_esr_RNO_4[6] }
ble_pack OutReg_esr_RNO_2_6_LC_15_6_1 { OutReg_esr_RNO_2[6] }
ble_pack quadWrite_4_LC_15_6_2 { quadWrite_RNO[4], quadWrite[4] }
ble_pack QuadInstance4.Quad_RNIO30S1_9_LC_15_6_3 { QuadInstance4.Quad_RNIO30S1[9] }
ble_pack pwmWrite_fast_4_LC_15_6_4 { pwmWrite_fast_RNO[4], pwmWrite_fast[4] }
ble_pack QuadInstance4.Quad_RNIM10S1_7_LC_15_6_6 { QuadInstance4.Quad_RNIM10S1[7] }
clb_pack LT_15_6 { OutReg_esr_RNO_4_6_LC_15_6_0, OutReg_esr_RNO_2_6_LC_15_6_1, quadWrite_4_LC_15_6_2, QuadInstance4.Quad_RNIO30S1_9_LC_15_6_3, pwmWrite_fast_4_LC_15_6_4, QuadInstance4.Quad_RNIM10S1_7_LC_15_6_6 }
set_location LT_15_6 15 6
ble_pack OutReg_ess_RNO_4_15_LC_15_7_0 { OutReg_ess_RNO_4[15] }
ble_pack QuadInstance0.Quad_RNO_0_15_LC_15_7_1 { QuadInstance0.Quad_RNO_0[15] }
ble_pack data_received_0_rep2_esr_LC_15_7_2 { data_received_0_rep2_esr_THRU_LUT4_0, data_received_0_rep2_esr }
ble_pack QuadInstance0.Quad_RNIOMBH1_9_LC_15_7_3 { QuadInstance0.Quad_RNIOMBH1[9] }
ble_pack data_received_0_rep1_esr_LC_15_7_4 { data_received_0_rep1_esr_THRU_LUT4_0, data_received_0_rep1_esr }
ble_pack data_received_fast_esr_0_LC_15_7_5 { data_received_fast_esr_0_THRU_LUT4_0, data_received_fast_esr[0] }
ble_pack data_received_esr_0_LC_15_7_6 { data_received_esr_0_THRU_LUT4_0, data_received_esr[0] }
ble_pack data_received_esr_1_LC_15_7_7 { data_received_esr_1_THRU_LUT4_0, data_received_esr[1] }
clb_pack LT_15_7 { OutReg_ess_RNO_4_15_LC_15_7_0, QuadInstance0.Quad_RNO_0_15_LC_15_7_1, data_received_0_rep2_esr_LC_15_7_2, QuadInstance0.Quad_RNIOMBH1_9_LC_15_7_3, data_received_0_rep1_esr_LC_15_7_4, data_received_fast_esr_0_LC_15_7_5, data_received_esr_0_LC_15_7_6, data_received_esr_1_LC_15_7_7 }
set_location LT_15_7 15 7
ble_pack OutReg_ess_RNO_2_9_LC_15_8_0 { OutReg_ess_RNO_2[9] }
ble_pack OutReg_ess_RNO_0_9_LC_15_8_1 { OutReg_ess_RNO_0[9] }
ble_pack OutReg_ess_RNO_3_9_LC_15_8_2 { OutReg_ess_RNO_3[9] }
ble_pack OutReg_ess_RNO_1_9_LC_15_8_3 { OutReg_ess_RNO_1[9] }
ble_pack OutReg_ess_RNO_4_9_LC_15_8_4 { OutReg_ess_RNO_4[9] }
ble_pack data_received_2_rep2_esr_LC_15_8_5 { data_received_2_rep2_esr_THRU_LUT4_0, data_received_2_rep2_esr }
ble_pack data_received_esr_2_LC_15_8_6 { data_received_esr_2_THRU_LUT4_0, data_received_esr[2] }
clb_pack LT_15_8 { OutReg_ess_RNO_2_9_LC_15_8_0, OutReg_ess_RNO_0_9_LC_15_8_1, OutReg_ess_RNO_3_9_LC_15_8_2, OutReg_ess_RNO_1_9_LC_15_8_3, OutReg_ess_RNO_4_9_LC_15_8_4, data_received_2_rep2_esr_LC_15_8_5, data_received_esr_2_LC_15_8_6 }
set_location LT_15_8 15 8
ble_pack QuadInstance4.Quad_13_LC_15_9_0 { QuadInstance4.Quad_RNO[13], QuadInstance4.Quad[13] }
ble_pack QuadInstance7.Quad_13_LC_15_9_1 { QuadInstance7.Quad_RNO[13], QuadInstance7.Quad[13] }
ble_pack QuadInstance4.Quad_3_LC_15_9_2 { QuadInstance4.Quad_RNO[3], QuadInstance4.Quad[3] }
ble_pack QuadInstance7.Quad_3_LC_15_9_3 { QuadInstance7.Quad_RNO[3], QuadInstance7.Quad[3] }
ble_pack QuadInstance7.Quad_1_LC_15_9_4 { QuadInstance7.Quad_RNO[1], QuadInstance7.Quad[1] }
ble_pack QuadInstance5.Quad_3_LC_15_9_5 { QuadInstance5.Quad_RNO[3], QuadInstance5.Quad[3] }
ble_pack GB_BUFFER_RST_c_i_g_THRU_LUT4_0_LC_15_9_6 { GB_BUFFER_RST_c_i_g_THRU_LUT4_0 }
clb_pack LT_15_9 { QuadInstance4.Quad_13_LC_15_9_0, QuadInstance7.Quad_13_LC_15_9_1, QuadInstance4.Quad_3_LC_15_9_2, QuadInstance7.Quad_3_LC_15_9_3, QuadInstance7.Quad_1_LC_15_9_4, QuadInstance5.Quad_3_LC_15_9_5, GB_BUFFER_RST_c_i_g_THRU_LUT4_0_LC_15_9_6 }
set_location LT_15_9 15 9
ble_pack OutReg_ess_RNO_2_7_LC_15_10_0 { OutReg_ess_RNO_2[7] }
ble_pack OutReg_ess_RNO_0_7_LC_15_10_1 { OutReg_ess_RNO_0[7] }
ble_pack OutReg_ess_7_LC_15_10_2 { OutReg_ess_RNO[7], OutReg_ess[7] }
ble_pack OutReg_ess_RNO_3_7_LC_15_10_3 { OutReg_ess_RNO_3[7] }
ble_pack OutReg_ess_RNO_1_7_LC_15_10_4 { OutReg_ess_RNO_1[7] }
ble_pack OutReg_ess_9_LC_15_10_5 { OutReg_ess_RNO[9], OutReg_ess[9] }
clb_pack LT_15_10 { OutReg_ess_RNO_2_7_LC_15_10_0, OutReg_ess_RNO_0_7_LC_15_10_1, OutReg_ess_7_LC_15_10_2, OutReg_ess_RNO_3_7_LC_15_10_3, OutReg_ess_RNO_1_7_LC_15_10_4, OutReg_ess_9_LC_15_10_5 }
set_location LT_15_10 15 10
ble_pack OutReg_esr_14_LC_15_11_0 { OutReg_esr_RNO[14], OutReg_esr[14] }
clb_pack LT_15_11 { OutReg_esr_14_LC_15_11_0 }
set_location LT_15_11 15 11
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_15_12_0 { PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance3.periodCounter_RNI1D3C_2_LC_15_12_1 { PWMInstance3.periodCounter_RNI1D3C[2] }
ble_pack PWMInstance3.periodCounter_RNI83NV_4_LC_15_12_2 { PWMInstance3.periodCounter_RNI83NV[4] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_4_LC_15_12_3 { PWMInstance3.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[4] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_15_12_5 { PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c_RNO }
clb_pack LT_15_12 { PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_15_12_0, PWMInstance3.periodCounter_RNI1D3C_2_LC_15_12_1, PWMInstance3.periodCounter_RNI83NV_4_LC_15_12_2, PWMInstance3.PWMPulseWidthCount_esr_4_LC_15_12_3, PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_15_12_5 }
set_location LT_15_12 15 12
ble_pack PWMInstance3.periodCounter_0_LC_15_13_0 { PWMInstance3.periodCounter_RNO[0], PWMInstance3.periodCounter[0], PWMInstance3.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance3.periodCounter_1_LC_15_13_1 { PWMInstance3.periodCounter_RNO[1], PWMInstance3.periodCounter[1], PWMInstance3.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance3.periodCounter_2_LC_15_13_2 { PWMInstance3.periodCounter_RNO[2], PWMInstance3.periodCounter[2], PWMInstance3.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance3.periodCounter_3_LC_15_13_3 { PWMInstance3.periodCounter_RNO[3], PWMInstance3.periodCounter[3], PWMInstance3.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance3.periodCounter_4_LC_15_13_4 { PWMInstance3.periodCounter_RNO[4], PWMInstance3.periodCounter[4], PWMInstance3.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance3.periodCounter_5_LC_15_13_5 { PWMInstance3.periodCounter_RNO[5], PWMInstance3.periodCounter[5], PWMInstance3.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance3.periodCounter_6_LC_15_13_6 { PWMInstance3.periodCounter_RNO[6], PWMInstance3.periodCounter[6], PWMInstance3.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance3.periodCounter_7_LC_15_13_7 { PWMInstance3.periodCounter_RNO[7], PWMInstance3.periodCounter[7], PWMInstance3.un1_periodCounter_2_cry_7_c }
clb_pack LT_15_13 { PWMInstance3.periodCounter_0_LC_15_13_0, PWMInstance3.periodCounter_1_LC_15_13_1, PWMInstance3.periodCounter_2_LC_15_13_2, PWMInstance3.periodCounter_3_LC_15_13_3, PWMInstance3.periodCounter_4_LC_15_13_4, PWMInstance3.periodCounter_5_LC_15_13_5, PWMInstance3.periodCounter_6_LC_15_13_6, PWMInstance3.periodCounter_7_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack PWMInstance3.periodCounter_8_LC_15_14_0 { PWMInstance3.periodCounter_RNO[8], PWMInstance3.periodCounter[8], PWMInstance3.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance3.periodCounter_9_LC_15_14_1 { PWMInstance3.periodCounter_RNO[9], PWMInstance3.periodCounter[9], PWMInstance3.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance3.periodCounter_10_LC_15_14_2 { PWMInstance3.periodCounter_RNO[10], PWMInstance3.periodCounter[10], PWMInstance3.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance3.periodCounter_11_LC_15_14_3 { PWMInstance3.periodCounter_RNO[11], PWMInstance3.periodCounter[11], PWMInstance3.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance3.periodCounter_12_LC_15_14_4 { PWMInstance3.periodCounter_RNO[12], PWMInstance3.periodCounter[12], PWMInstance3.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance3.periodCounter_13_LC_15_14_5 { PWMInstance3.periodCounter_RNO[13], PWMInstance3.periodCounter[13], PWMInstance3.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance3.periodCounter_14_LC_15_14_6 { PWMInstance3.periodCounter_RNO[14], PWMInstance3.periodCounter[14], PWMInstance3.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance3.periodCounter_15_LC_15_14_7 { PWMInstance3.periodCounter_RNO[15], PWMInstance3.periodCounter[15], PWMInstance3.un1_periodCounter_2_cry_15_c }
clb_pack LT_15_14 { PWMInstance3.periodCounter_8_LC_15_14_0, PWMInstance3.periodCounter_9_LC_15_14_1, PWMInstance3.periodCounter_10_LC_15_14_2, PWMInstance3.periodCounter_11_LC_15_14_3, PWMInstance3.periodCounter_12_LC_15_14_4, PWMInstance3.periodCounter_13_LC_15_14_5, PWMInstance3.periodCounter_14_LC_15_14_6, PWMInstance3.periodCounter_15_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack PWMInstance3.periodCounter_16_LC_15_15_0 { PWMInstance3.periodCounter_RNO[16], PWMInstance3.periodCounter[16] }
clb_pack LT_15_15 { PWMInstance3.periodCounter_16_LC_15_15_0 }
set_location LT_15_15 15 15
ble_pack PWMInstance4.periodCounter_RNIQOSE_0_LC_15_16_0 { PWMInstance4.periodCounter_RNIQOSE[0] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_15_16_1 { PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_1_LC_15_16_3 { PWMInstance4.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_15_16_4 { PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_6_LC_15_16_5 { PWMInstance4.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_7_LC_15_16_6 { PWMInstance4.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance4.PWMPulseWidthCount_esr[7] }
ble_pack PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_15_16_7 { PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_15_16 { PWMInstance4.periodCounter_RNIQOSE_0_LC_15_16_0, PWMInstance4.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_15_16_1, PWMInstance4.PWMPulseWidthCount_esr_1_LC_15_16_3, PWMInstance4.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_15_16_4, PWMInstance4.PWMPulseWidthCount_esr_6_LC_15_16_5, PWMInstance4.PWMPulseWidthCount_esr_7_LC_15_16_6, PWMInstance4.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack PWMInstance4.out_RNO_0_LC_15_17_0 { PWMInstance4.out_RNO_0 }
ble_pack PWMInstance4.clkCount_0_LC_15_17_1 { PWMInstance4.clkCount_RNO[0], PWMInstance4.clkCount[0] }
ble_pack PWMInstance4.periodCounter_RNIAN5D_16_LC_15_17_2 { PWMInstance4.periodCounter_RNIAN5D[16] }
ble_pack PWMInstance4.clkCount_1_LC_15_17_3 { PWMInstance4.clkCount_RNO[1], PWMInstance4.clkCount[1] }
ble_pack PWMInstance4.PWMPulseWidthCount_esr_ctle_15_LC_15_17_4 { PWMInstance4.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance4.clkCount_RNI5QJC_0_LC_15_17_5 { PWMInstance4.clkCount_RNI5QJC[0] }
ble_pack PWMInstance4.periodCounter_RNII1V61_1_LC_15_17_6 { PWMInstance4.periodCounter_RNII1V61[1] }
ble_pack PWMInstance4.periodCounter_RNIKFDB3_0_LC_15_17_7 { PWMInstance4.periodCounter_RNIKFDB3[0] }
clb_pack LT_15_17 { PWMInstance4.out_RNO_0_LC_15_17_0, PWMInstance4.clkCount_0_LC_15_17_1, PWMInstance4.periodCounter_RNIAN5D_16_LC_15_17_2, PWMInstance4.clkCount_1_LC_15_17_3, PWMInstance4.PWMPulseWidthCount_esr_ctle_15_LC_15_17_4, PWMInstance4.clkCount_RNI5QJC_0_LC_15_17_5, PWMInstance4.periodCounter_RNII1V61_1_LC_15_17_6, PWMInstance4.periodCounter_RNIKFDB3_0_LC_15_17_7 }
set_location LT_15_17 15 17
ble_pack QuadInstance6.delayedCh_B_0_LC_15_18_5 { QuadInstance6.delayedCh_B_0_THRU_LUT4_0, QuadInstance6.delayedCh_B[0] }
clb_pack LT_15_18 { QuadInstance6.delayedCh_B_0_LC_15_18_5 }
set_location LT_15_18 15 18
ble_pack PWM4_obufLegalizeSB_DFF_LC_15_20_0 { PWM4_obufConstOneLUT4, PWM4_obufLegalizeSB_DFF }
clb_pack LT_15_20 { PWM4_obufLegalizeSB_DFF_LC_15_20_0 }
set_location LT_15_20 15 20
ble_pack QuadInstance1.delayedCh_B_0_LC_16_2_4 { QuadInstance1.delayedCh_B_0_THRU_LUT4_0, QuadInstance1.delayedCh_B[0] }
clb_pack LT_16_2 { QuadInstance1.delayedCh_B_0_LC_16_2_4 }
set_location LT_16_2 16 2
ble_pack OutReg_ess_RNO_4_5_LC_16_3_0 { OutReg_ess_RNO_4[5] }
ble_pack QuadInstance4.Quad_5_LC_16_3_2 { QuadInstance4.Quad_RNO[5], QuadInstance4.Quad[5] }
ble_pack QuadInstance4.Quad_RNIKVVR1_5_LC_16_3_3 { QuadInstance4.Quad_RNIKVVR1[5] }
ble_pack QuadInstance4.Quad_RNI28TL1_12_LC_16_3_4 { QuadInstance4.Quad_RNI28TL1[12] }
clb_pack LT_16_3 { OutReg_ess_RNO_4_5_LC_16_3_0, QuadInstance4.Quad_5_LC_16_3_2, QuadInstance4.Quad_RNIKVVR1_5_LC_16_3_3, QuadInstance4.Quad_RNI28TL1_12_LC_16_3_4 }
set_location LT_16_3 16 3
ble_pack OutReg_esr_RNO_4_2_LC_16_4_0 { OutReg_esr_RNO_4[2] }
ble_pack QuadInstance0.Quad_2_LC_16_4_1 { QuadInstance0.Quad_RNO[2], QuadInstance0.Quad[2] }
ble_pack QuadInstance4.delayedCh_A_RNIS1AU_2_LC_16_4_2 { QuadInstance4.delayedCh_A_RNIS1AU[2] }
ble_pack QuadInstance4.Quad_RNIHSVR1_2_LC_16_4_3 { QuadInstance4.Quad_RNIHSVR1[2] }
ble_pack QuadInstance4.Quad_RNIGRVR1_1_LC_16_4_5 { QuadInstance4.Quad_RNIGRVR1[1] }
ble_pack QuadInstance4.Quad_2_LC_16_4_6 { QuadInstance4.Quad_RNO[2], QuadInstance4.Quad[2] }
ble_pack QuadInstance4.Quad_RNIITVR1_3_LC_16_4_7 { QuadInstance4.Quad_RNIITVR1[3] }
clb_pack LT_16_4 { OutReg_esr_RNO_4_2_LC_16_4_0, QuadInstance0.Quad_2_LC_16_4_1, QuadInstance4.delayedCh_A_RNIS1AU_2_LC_16_4_2, QuadInstance4.Quad_RNIHSVR1_2_LC_16_4_3, QuadInstance4.Quad_RNIGRVR1_1_LC_16_4_5, QuadInstance4.Quad_2_LC_16_4_6, QuadInstance4.Quad_RNIITVR1_3_LC_16_4_7 }
set_location LT_16_4 16 4
ble_pack QuadInstance4.delayedCh_B_2_LC_16_5_0 { QuadInstance4.delayedCh_B_2_THRU_LUT4_0, QuadInstance4.delayedCh_B[2] }
ble_pack QuadInstance4.Quad_RNI39TL1_13_LC_16_5_1 { QuadInstance4.Quad_RNI39TL1[13] }
ble_pack QuadInstance4.Quad_RNI4ATL1_14_LC_16_5_2 { QuadInstance4.Quad_RNI4ATL1[14] }
ble_pack QuadInstance4.delayedCh_B_RNISS9M_2_LC_16_5_3 { QuadInstance4.delayedCh_B_RNISS9M[2] }
ble_pack QuadInstance4.Quad_RNIJUVR1_4_LC_16_5_4 { QuadInstance4.Quad_RNIJUVR1[4] }
ble_pack QuadInstance4.delayedCh_A_1_LC_16_5_5 { QuadInstance4.delayedCh_A_1_THRU_LUT4_0, QuadInstance4.delayedCh_A[1] }
ble_pack QuadInstance4.delayedCh_A_2_LC_16_5_6 { QuadInstance4.delayedCh_A_2_THRU_LUT4_0, QuadInstance4.delayedCh_A[2] }
ble_pack QuadInstance4.Quad_RNIN20S1_8_LC_16_5_7 { QuadInstance4.Quad_RNIN20S1[8] }
clb_pack LT_16_5 { QuadInstance4.delayedCh_B_2_LC_16_5_0, QuadInstance4.Quad_RNI39TL1_13_LC_16_5_1, QuadInstance4.Quad_RNI4ATL1_14_LC_16_5_2, QuadInstance4.delayedCh_B_RNISS9M_2_LC_16_5_3, QuadInstance4.Quad_RNIJUVR1_4_LC_16_5_4, QuadInstance4.delayedCh_A_1_LC_16_5_5, QuadInstance4.delayedCh_A_2_LC_16_5_6, QuadInstance4.Quad_RNIN20S1_8_LC_16_5_7 }
set_location LT_16_5 16 5
ble_pack OutReg_esr_RNO_4_8_LC_16_6_0 { OutReg_esr_RNO_4[8] }
ble_pack QuadInstance0.Quad_8_LC_16_6_1 { QuadInstance0.Quad_RNO[8], QuadInstance0.Quad[8] }
ble_pack QuadInstance4.Quad_8_LC_16_6_2 { QuadInstance4.Quad_RNO[8], QuadInstance4.Quad[8] }
ble_pack QuadInstance0.Quad_RNINLBH1_8_LC_16_6_3 { QuadInstance0.Quad_RNINLBH1[8] }
ble_pack QuadInstance0.Quad_RNIMKBH1_7_LC_16_6_4 { QuadInstance0.Quad_RNIMKBH1[7] }
ble_pack OutReg_ess_RNO_4_7_LC_16_6_5 { OutReg_ess_RNO_4[7] }
ble_pack QuadInstance0.Quad_7_LC_16_6_6 { QuadInstance0.Quad_RNO[7], QuadInstance0.Quad[7] }
ble_pack QuadInstance4.Quad_7_LC_16_6_7 { QuadInstance4.Quad_RNO[7], QuadInstance4.Quad[7] }
clb_pack LT_16_6 { OutReg_esr_RNO_4_8_LC_16_6_0, QuadInstance0.Quad_8_LC_16_6_1, QuadInstance4.Quad_8_LC_16_6_2, QuadInstance0.Quad_RNINLBH1_8_LC_16_6_3, QuadInstance0.Quad_RNIMKBH1_7_LC_16_6_4, OutReg_ess_RNO_4_7_LC_16_6_5, QuadInstance0.Quad_7_LC_16_6_6, QuadInstance4.Quad_7_LC_16_6_7 }
set_location LT_16_6 16 6
ble_pack OutReg_esr_RNO_4_12_LC_16_7_0 { OutReg_esr_RNO_4[12] }
ble_pack QuadInstance0.Quad_12_LC_16_7_1 { QuadInstance0.Quad_RNO[12], QuadInstance0.Quad[12] }
ble_pack QuadInstance4.Quad_12_LC_16_7_2 { QuadInstance4.Quad_RNO[12], QuadInstance4.Quad[12] }
ble_pack QuadInstance0.Quad_RNI2N8Q1_12_LC_16_7_3 { QuadInstance0.Quad_RNI2N8Q1[12] }
ble_pack QuadInstance0.Quad_RNI1M8Q1_11_LC_16_7_4 { QuadInstance0.Quad_RNI1M8Q1[11] }
ble_pack QuadInstance0.Quad_RNI3O8Q1_13_LC_16_7_5 { QuadInstance0.Quad_RNI3O8Q1[13] }
ble_pack OutReg_ess_RNO_4_13_LC_16_7_6 { OutReg_ess_RNO_4[13] }
ble_pack QuadInstance0.Quad_13_LC_16_7_7 { QuadInstance0.Quad_RNO[13], QuadInstance0.Quad[13] }
clb_pack LT_16_7 { OutReg_esr_RNO_4_12_LC_16_7_0, QuadInstance0.Quad_12_LC_16_7_1, QuadInstance4.Quad_12_LC_16_7_2, QuadInstance0.Quad_RNI2N8Q1_12_LC_16_7_3, QuadInstance0.Quad_RNI1M8Q1_11_LC_16_7_4, QuadInstance0.Quad_RNI3O8Q1_13_LC_16_7_5, OutReg_ess_RNO_4_13_LC_16_7_6, QuadInstance0.Quad_13_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack OutReg_ess_RNO_4_3_LC_16_8_0 { OutReg_ess_RNO_4[3] }
ble_pack OutReg_ess_RNO_2_3_LC_16_8_1 { OutReg_ess_RNO_2[3] }
ble_pack OutReg_ess_RNO_1_3_LC_16_8_2 { OutReg_ess_RNO_1[3] }
ble_pack OutReg_ess_RNO_0_3_LC_16_8_3 { OutReg_ess_RNO_0[3] }
ble_pack OutReg_ess_3_LC_16_8_4 { OutReg_ess_RNO[3], OutReg_ess[3] }
ble_pack OutReg_ess_4_LC_16_8_5 { OutReg_ess_RNO[4], OutReg_ess[4] }
clb_pack LT_16_8 { OutReg_ess_RNO_4_3_LC_16_8_0, OutReg_ess_RNO_2_3_LC_16_8_1, OutReg_ess_RNO_1_3_LC_16_8_2, OutReg_ess_RNO_0_3_LC_16_8_3, OutReg_ess_3_LC_16_8_4, OutReg_ess_4_LC_16_8_5 }
set_location LT_16_8 16 8
ble_pack OutReg_esr_RNO_1_6_LC_16_9_0 { OutReg_esr_RNO_1[6] }
ble_pack OutReg_esr_RNO_0_6_LC_16_9_1 { OutReg_esr_RNO_0[6] }
ble_pack OutReg_esr_6_LC_16_9_2 { OutReg_esr_RNO[6], OutReg_esr[6] }
ble_pack OutReg_esr_RNO_3_6_LC_16_9_3 { OutReg_esr_RNO_3[6] }
clb_pack LT_16_9 { OutReg_esr_RNO_1_6_LC_16_9_0, OutReg_esr_RNO_0_6_LC_16_9_1, OutReg_esr_6_LC_16_9_2, OutReg_esr_RNO_3_6_LC_16_9_3 }
set_location LT_16_9 16 9
ble_pack data_received_esr_RNIA81U_3_LC_16_10_0 { data_received_esr_RNIA81U[3] }
ble_pack pwmWrite_2_LC_16_10_1 { pwmWrite_RNO[2], pwmWrite[2] }
ble_pack OutReg_esr_RNO_4_14_LC_16_10_3 { OutReg_esr_RNO_4[14] }
ble_pack OutReg_esr_RNO_2_14_LC_16_10_4 { OutReg_esr_RNO_2[14] }
ble_pack OutReg_esr_RNO_0_14_LC_16_10_5 { OutReg_esr_RNO_0[14] }
clb_pack LT_16_10 { data_received_esr_RNIA81U_3_LC_16_10_0, pwmWrite_2_LC_16_10_1, OutReg_esr_RNO_4_14_LC_16_10_3, OutReg_esr_RNO_2_14_LC_16_10_4, OutReg_esr_RNO_0_14_LC_16_10_5 }
set_location LT_16_10 16 10
ble_pack PWMInstance2.PWMPulseWidthCount_esr_12_LC_16_11_0 { PWMInstance2.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_13_LC_16_11_1 { PWMInstance2.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_8_LC_16_11_2 { PWMInstance2.PWMPulseWidthCount_esr_8_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[8] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_9_LC_16_11_3 { PWMInstance2.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[9] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_7_LC_16_11_4 { PWMInstance2.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[7] }
clb_pack LT_16_11 { PWMInstance2.PWMPulseWidthCount_esr_12_LC_16_11_0, PWMInstance2.PWMPulseWidthCount_esr_13_LC_16_11_1, PWMInstance2.PWMPulseWidthCount_esr_8_LC_16_11_2, PWMInstance2.PWMPulseWidthCount_esr_9_LC_16_11_3, PWMInstance2.PWMPulseWidthCount_esr_7_LC_16_11_4 }
set_location LT_16_11 16 11
ble_pack PWMInstance3.PWMPulseWidthCount_esr_12_LC_16_12_0 { PWMInstance3.PWMPulseWidthCount_esr_12_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[12] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_13_LC_16_12_1 { PWMInstance3.PWMPulseWidthCount_esr_13_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[13] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_9_LC_16_12_3 { PWMInstance3.PWMPulseWidthCount_esr_9_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[9] }
clb_pack LT_16_12 { PWMInstance3.PWMPulseWidthCount_esr_12_LC_16_12_0, PWMInstance3.PWMPulseWidthCount_esr_13_LC_16_12_1, PWMInstance3.PWMPulseWidthCount_esr_9_LC_16_12_3 }
set_location LT_16_12 16 12
ble_pack PWMInstance3.periodCounter_RNINK9L_3_LC_16_13_0 { PWMInstance3.periodCounter_RNINK9L[3] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_16_13_1 { PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_2_LC_16_13_2 { PWMInstance3.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_16_13_4 { PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_14_LC_16_13_5 { PWMInstance3.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_15_LC_16_13_6 { PWMInstance3.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_16_13_7 { PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_16_13 { PWMInstance3.periodCounter_RNINK9L_3_LC_16_13_0, PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_16_13_1, PWMInstance3.PWMPulseWidthCount_esr_2_LC_16_13_2, PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_16_13_4, PWMInstance3.PWMPulseWidthCount_esr_14_LC_16_13_5, PWMInstance3.PWMPulseWidthCount_esr_15_LC_16_13_6, PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack PWMInstance3.periodCounter_RNIMJ9L_0_LC_16_14_0 { PWMInstance3.periodCounter_RNIMJ9L[0] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_16_14_1 { PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_0_LC_16_14_2 { PWMInstance3.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_1_LC_16_14_3 { PWMInstance3.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_16_14_4 { PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_6_LC_16_14_5 { PWMInstance3.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance3.PWMPulseWidthCount_esr_7_LC_16_14_6 { PWMInstance3.PWMPulseWidthCount_esr_7_THRU_LUT4_0, PWMInstance3.PWMPulseWidthCount_esr[7] }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_16_14_7 { PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_16_14 { PWMInstance3.periodCounter_RNIMJ9L_0_LC_16_14_0, PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_16_14_1, PWMInstance3.PWMPulseWidthCount_esr_0_LC_16_14_2, PWMInstance3.PWMPulseWidthCount_esr_1_LC_16_14_3, PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_16_14_4, PWMInstance3.PWMPulseWidthCount_esr_6_LC_16_14_5, PWMInstance3.PWMPulseWidthCount_esr_7_LC_16_14_6, PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_16_14_7 }
set_location LT_16_14 16 14
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c_LC_16_15_0 { PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c_LC_16_15_1 { PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c_LC_16_15_2 { PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c_LC_16_15_3 { PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c_LC_16_15_4 { PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c_LC_16_15_5 { PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c_LC_16_15_6 { PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c_LC_16_15_7 { PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_16_15 { PWMInstance3.un1_PWMPulseWidthCount_0_I_1_c_LC_16_15_0, PWMInstance3.un1_PWMPulseWidthCount_0_I_9_c_LC_16_15_1, PWMInstance3.un1_PWMPulseWidthCount_0_I_15_c_LC_16_15_2, PWMInstance3.un1_PWMPulseWidthCount_0_I_27_c_LC_16_15_3, PWMInstance3.un1_PWMPulseWidthCount_0_I_45_c_LC_16_15_4, PWMInstance3.un1_PWMPulseWidthCount_0_I_33_c_LC_16_15_5, PWMInstance3.un1_PWMPulseWidthCount_0_I_39_c_LC_16_15_6, PWMInstance3.un1_PWMPulseWidthCount_0_I_21_c_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack PWMInstance3.out_LC_16_16_0 { PWMInstance3.out_RNO, PWMInstance3.out }
clb_pack LT_16_16 { PWMInstance3.out_LC_16_16_0 }
set_location LT_16_16 16 16
ble_pack QuadInstance7.delayedCh_A_0_LC_16_18_2 { QuadInstance7.delayedCh_A_0_THRU_LUT4_0, QuadInstance7.delayedCh_A[0] }
clb_pack LT_16_18 { QuadInstance7.delayedCh_A_0_LC_16_18_2 }
set_location LT_16_18 16 18
ble_pack QuadInstance0.Quad_5_LC_17_3_6 { QuadInstance0.Quad_RNO[5], QuadInstance0.Quad[5] }
clb_pack LT_17_3 { QuadInstance0.Quad_5_LC_17_3_6 }
set_location LT_17_3 17 3
ble_pack QuadInstance4.Quad_10_LC_17_4_0 { QuadInstance4.Quad_RNO[10], QuadInstance4.Quad[10] }
ble_pack QuadInstance4.Quad_14_LC_17_4_2 { QuadInstance4.Quad_RNO[14], QuadInstance4.Quad[14] }
clb_pack LT_17_4 { QuadInstance4.Quad_10_LC_17_4_0, QuadInstance4.Quad_14_LC_17_4_2 }
set_location LT_17_4 17 4
ble_pack QuadInstance0.delayedCh_B_1_LC_17_5_1 { QuadInstance0.delayedCh_B_1_THRU_LUT4_0, QuadInstance0.delayedCh_B[1] }
ble_pack QuadInstance4.delayedCh_B_1_LC_17_5_7 { QuadInstance4.delayedCh_B_1_THRU_LUT4_0, QuadInstance4.delayedCh_B[1] }
clb_pack LT_17_5 { QuadInstance0.delayedCh_B_1_LC_17_5_1, QuadInstance4.delayedCh_B_1_LC_17_5_7 }
set_location LT_17_5 17 5
ble_pack QuadInstance0.un1_Quad_cry_0_c_LC_17_6_0 { QuadInstance0.un1_Quad_cry_0_c }
ble_pack QuadInstance0.Quad_RNO_0_1_LC_17_6_1 { QuadInstance0.Quad_RNO_0[1], QuadInstance0.un1_Quad_cry_1_c }
ble_pack QuadInstance0.Quad_RNO_0_2_LC_17_6_2 { QuadInstance0.Quad_RNO_0[2], QuadInstance0.un1_Quad_cry_2_c }
ble_pack QuadInstance0.Quad_RNO_0_3_LC_17_6_3 { QuadInstance0.Quad_RNO_0[3], QuadInstance0.un1_Quad_cry_3_c }
ble_pack QuadInstance0.Quad_RNO_0_4_LC_17_6_4 { QuadInstance0.Quad_RNO_0[4], QuadInstance0.un1_Quad_cry_4_c }
ble_pack QuadInstance0.Quad_RNO_0_5_LC_17_6_5 { QuadInstance0.Quad_RNO_0[5], QuadInstance0.un1_Quad_cry_5_c }
ble_pack QuadInstance0.Quad_RNO_0_6_LC_17_6_6 { QuadInstance0.Quad_RNO_0[6], QuadInstance0.un1_Quad_cry_6_c }
ble_pack QuadInstance0.Quad_RNO_0_7_LC_17_6_7 { QuadInstance0.Quad_RNO_0[7], QuadInstance0.un1_Quad_cry_7_c }
clb_pack LT_17_6 { QuadInstance0.un1_Quad_cry_0_c_LC_17_6_0, QuadInstance0.Quad_RNO_0_1_LC_17_6_1, QuadInstance0.Quad_RNO_0_2_LC_17_6_2, QuadInstance0.Quad_RNO_0_3_LC_17_6_3, QuadInstance0.Quad_RNO_0_4_LC_17_6_4, QuadInstance0.Quad_RNO_0_5_LC_17_6_5, QuadInstance0.Quad_RNO_0_6_LC_17_6_6, QuadInstance0.Quad_RNO_0_7_LC_17_6_7 }
set_location LT_17_6 17 6
ble_pack QuadInstance0.Quad_RNO_0_8_LC_17_7_0 { QuadInstance0.Quad_RNO_0[8], QuadInstance0.un1_Quad_cry_8_c }
ble_pack QuadInstance0.Quad_RNO_0_9_LC_17_7_1 { QuadInstance0.Quad_RNO_0[9], QuadInstance0.un1_Quad_cry_9_c }
ble_pack QuadInstance0.Quad_RNO_0_10_LC_17_7_2 { QuadInstance0.Quad_RNO_0[10], QuadInstance0.un1_Quad_cry_10_c }
ble_pack QuadInstance0.Quad_RNO_0_11_LC_17_7_3 { QuadInstance0.Quad_RNO_0[11], QuadInstance0.un1_Quad_cry_11_c }
ble_pack QuadInstance0.Quad_RNO_0_12_LC_17_7_4 { QuadInstance0.Quad_RNO_0[12], QuadInstance0.un1_Quad_cry_12_c }
ble_pack QuadInstance0.Quad_RNO_0_13_LC_17_7_5 { QuadInstance0.Quad_RNO_0[13], QuadInstance0.un1_Quad_cry_13_c }
ble_pack QuadInstance0.Quad_RNO_0_14_LC_17_7_6 { QuadInstance0.Quad_RNO_0[14], QuadInstance0.un1_Quad_cry_14_c }
ble_pack QuadInstance0.Quad_15_LC_17_7_7 { QuadInstance0.Quad_RNO[15], QuadInstance0.Quad[15] }
clb_pack LT_17_7 { QuadInstance0.Quad_RNO_0_8_LC_17_7_0, QuadInstance0.Quad_RNO_0_9_LC_17_7_1, QuadInstance0.Quad_RNO_0_10_LC_17_7_2, QuadInstance0.Quad_RNO_0_11_LC_17_7_3, QuadInstance0.Quad_RNO_0_12_LC_17_7_4, QuadInstance0.Quad_RNO_0_13_LC_17_7_5, QuadInstance0.Quad_RNO_0_14_LC_17_7_6, QuadInstance0.Quad_15_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack OutReg_esr_RNO_2_2_LC_17_8_0 { OutReg_esr_RNO_2[2] }
ble_pack OutReg_esr_RNO_0_2_LC_17_8_1 { OutReg_esr_RNO_0[2] }
ble_pack OutReg_esr_2_LC_17_8_2 { OutReg_esr_RNO[2], OutReg_esr[2] }
ble_pack OutReg_esr_RNO_3_2_LC_17_8_3 { OutReg_esr_RNO_3[2] }
ble_pack OutReg_esr_RNO_1_2_LC_17_8_4 { OutReg_esr_RNO_1[2] }
clb_pack LT_17_8 { OutReg_esr_RNO_2_2_LC_17_8_0, OutReg_esr_RNO_0_2_LC_17_8_1, OutReg_esr_2_LC_17_8_2, OutReg_esr_RNO_3_2_LC_17_8_3, OutReg_esr_RNO_1_2_LC_17_8_4 }
set_location LT_17_8 17 8
ble_pack OutReg_ess_RNO_4_0_LC_17_9_0 { OutReg_ess_RNO_4[0] }
ble_pack OutReg_ess_RNO_1_0_LC_17_9_1 { OutReg_ess_RNO_1[0] }
ble_pack OutReg_ess_0_LC_17_9_2 { OutReg_ess_RNO[0], OutReg_ess[0] }
ble_pack OutReg_ess_RNO_3_0_LC_17_9_3 { OutReg_ess_RNO_3[0] }
ble_pack OutReg_ess_RNO_0_0_LC_17_9_4 { OutReg_ess_RNO_0[0] }
ble_pack OutReg_ess_1_LC_17_9_6 { OutReg_ess_RNO[1], OutReg_ess[1] }
clb_pack LT_17_9 { OutReg_ess_RNO_4_0_LC_17_9_0, OutReg_ess_RNO_1_0_LC_17_9_1, OutReg_ess_0_LC_17_9_2, OutReg_ess_RNO_3_0_LC_17_9_3, OutReg_ess_RNO_0_0_LC_17_9_4, OutReg_ess_1_LC_17_9_6 }
set_location LT_17_9 17 9
ble_pack OutReg_esr_RNO_3_8_LC_17_10_1 { OutReg_esr_RNO_3[8] }
ble_pack data_received_esr_RNI7L871_3_LC_17_10_3 { data_received_esr_RNI7L871[3] }
ble_pack data_received_esr_RNIKE1M2_3_LC_17_10_4 { data_received_esr_RNIKE1M2[3] }
ble_pack data_received_esr_RNIDPOE1_3_LC_17_10_6 { data_received_esr_RNIDPOE1[3] }
clb_pack LT_17_10 { OutReg_esr_RNO_3_8_LC_17_10_1, data_received_esr_RNI7L871_3_LC_17_10_3, data_received_esr_RNIKE1M2_3_LC_17_10_4, data_received_esr_RNIDPOE1_3_LC_17_10_6 }
set_location LT_17_10 17 10
ble_pack PWMInstance2.periodCounter_RNIIEMR_13_LC_17_11_0 { PWMInstance2.periodCounter_RNIIEMR[13] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_17_11_1 { PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c_RNO }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_0_LC_17_11_2 { PWMInstance2.PWMPulseWidthCount_esr_0_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[0] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_1_LC_17_11_3 { PWMInstance2.PWMPulseWidthCount_esr_1_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[1] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_17_11_4 { PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c_RNO }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_6_LC_17_11_5 { PWMInstance2.PWMPulseWidthCount_esr_6_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[6] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_17_11_7 { PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c_RNO }
clb_pack LT_17_11 { PWMInstance2.periodCounter_RNIIEMR_13_LC_17_11_0, PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c_RNO_LC_17_11_1, PWMInstance2.PWMPulseWidthCount_esr_0_LC_17_11_2, PWMInstance2.PWMPulseWidthCount_esr_1_LC_17_11_3, PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c_RNO_LC_17_11_4, PWMInstance2.PWMPulseWidthCount_esr_6_LC_17_11_5, PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c_RNO_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack PWMInstance2.out_RNO_0_LC_17_12_0 { PWMInstance2.out_RNO_0 }
ble_pack PWMInstance2.clkCount_0_LC_17_12_1 { PWMInstance2.clkCount_RNO[0], PWMInstance2.clkCount[0] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_ctle_15_LC_17_12_2 { PWMInstance2.PWMPulseWidthCount_esr_ctle[15] }
ble_pack PWMInstance2.clkCount_1_LC_17_12_3 { PWMInstance2.clkCount_RNO[1], PWMInstance2.clkCount[1] }
ble_pack PWMInstance2.clkCount_RNIV7AK_0_LC_17_12_4 { PWMInstance2.clkCount_RNIV7AK[0] }
ble_pack PWMInstance2.periodCounter_RNI6H1B_16_LC_17_12_5 { PWMInstance2.periodCounter_RNI6H1B[16] }
ble_pack PWMInstance2.periodCounter_RNI43DA1_15_LC_17_12_6 { PWMInstance2.periodCounter_RNI43DA1[15] }
ble_pack PWMInstance2.periodCounter_RNICCJQ3_10_LC_17_12_7 { PWMInstance2.periodCounter_RNICCJQ3[10] }
clb_pack LT_17_12 { PWMInstance2.out_RNO_0_LC_17_12_0, PWMInstance2.clkCount_0_LC_17_12_1, PWMInstance2.PWMPulseWidthCount_esr_ctle_15_LC_17_12_2, PWMInstance2.clkCount_1_LC_17_12_3, PWMInstance2.clkCount_RNIV7AK_0_LC_17_12_4, PWMInstance2.periodCounter_RNI6H1B_16_LC_17_12_5, PWMInstance2.periodCounter_RNI43DA1_15_LC_17_12_6, PWMInstance2.periodCounter_RNICCJQ3_10_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack PWMInstance2.periodCounter_RNIJFMR_11_LC_17_13_0 { PWMInstance2.periodCounter_RNIJFMR[11] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_17_13_1 { PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c_RNO }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_2_LC_17_13_2 { PWMInstance2.PWMPulseWidthCount_esr_2_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[2] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_3_LC_17_13_3 { PWMInstance2.PWMPulseWidthCount_esr_3_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[3] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_17_13_4 { PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c_RNO }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_14_LC_17_13_5 { PWMInstance2.PWMPulseWidthCount_esr_14_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[14] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_15_LC_17_13_6 { PWMInstance2.PWMPulseWidthCount_esr_15_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[15] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_17_13_7 { PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c_RNO }
clb_pack LT_17_13 { PWMInstance2.periodCounter_RNIJFMR_11_LC_17_13_0, PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c_RNO_LC_17_13_1, PWMInstance2.PWMPulseWidthCount_esr_2_LC_17_13_2, PWMInstance2.PWMPulseWidthCount_esr_3_LC_17_13_3, PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c_RNO_LC_17_13_4, PWMInstance2.PWMPulseWidthCount_esr_14_LC_17_13_5, PWMInstance2.PWMPulseWidthCount_esr_15_LC_17_13_6, PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c_RNO_LC_17_13_7 }
set_location LT_17_13 17 13
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c_LC_17_14_0 { PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c_LC_17_14_1 { PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c_LC_17_14_2 { PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c_LC_17_14_3 { PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c_LC_17_14_4 { PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c_LC_17_14_5 { PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c_LC_17_14_6 { PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c_LC_17_14_7 { PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c }
clb_pack LT_17_14 { PWMInstance2.un1_PWMPulseWidthCount_0_I_1_c_LC_17_14_0, PWMInstance2.un1_PWMPulseWidthCount_0_I_9_c_LC_17_14_1, PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c_LC_17_14_2, PWMInstance2.un1_PWMPulseWidthCount_0_I_27_c_LC_17_14_3, PWMInstance2.un1_PWMPulseWidthCount_0_I_45_c_LC_17_14_4, PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c_LC_17_14_5, PWMInstance2.un1_PWMPulseWidthCount_0_I_39_c_LC_17_14_6, PWMInstance2.un1_PWMPulseWidthCount_0_I_21_c_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack PWMInstance2.out_LC_17_15_0 { PWMInstance2.out_RNO, PWMInstance2.out }
clb_pack LT_17_15 { PWMInstance2.out_LC_17_15_0 }
set_location LT_17_15 17 15
ble_pack MOSIr_0_LC_18_1_3 { MOSIr_0_THRU_LUT4_0, MOSIr[0] }
ble_pack QuadInstance1.delayedCh_A_0_LC_18_1_7 { QuadInstance1.delayedCh_A_0_THRU_LUT4_0, QuadInstance1.delayedCh_A[0] }
clb_pack LT_18_1 { MOSIr_0_LC_18_1_3, QuadInstance1.delayedCh_A_0_LC_18_1_7 }
set_location LT_18_1 18 1
ble_pack QuadInstance0.delayedCh_A_1_LC_18_5_0 { QuadInstance0.delayedCh_A_1_THRU_LUT4_0, QuadInstance0.delayedCh_A[1] }
ble_pack QuadInstance0.delayedCh_A_2_LC_18_5_1 { QuadInstance0.delayedCh_A_2_THRU_LUT4_0, QuadInstance0.delayedCh_A[2] }
ble_pack QuadInstance0.delayedCh_B_2_LC_18_5_4 { QuadInstance0.delayedCh_B_2_THRU_LUT4_0, QuadInstance0.delayedCh_B[2] }
clb_pack LT_18_5 { QuadInstance0.delayedCh_A_1_LC_18_5_0, QuadInstance0.delayedCh_A_2_LC_18_5_1, QuadInstance0.delayedCh_B_2_LC_18_5_4 }
set_location LT_18_5 18 5
ble_pack OutReg_esr_RNO_4_10_LC_18_6_0 { OutReg_esr_RNO_4[10] }
ble_pack QuadInstance0.Quad_10_LC_18_6_1 { QuadInstance0.Quad_RNO[10], QuadInstance0.Quad[10] }
ble_pack QuadInstance0.delayedCh_A_RNICHIP_2_LC_18_6_3 { QuadInstance0.delayedCh_A_RNICHIP[2] }
ble_pack QuadInstance0.Quad_RNIGEBH1_1_LC_18_6_4 { QuadInstance0.Quad_RNIGEBH1[1] }
ble_pack QuadInstance0.Quad_RNI0L8Q1_10_LC_18_6_5 { QuadInstance0.Quad_RNI0L8Q1[10] }
ble_pack QuadInstance0.Quad_RNIHFBH1_2_LC_18_6_6 { QuadInstance0.Quad_RNIHFBH1[2] }
ble_pack QuadInstance0.delayedCh_B_RNIK4UJ_2_LC_18_6_7 { QuadInstance0.delayedCh_B_RNIK4UJ[2] }
clb_pack LT_18_6 { OutReg_esr_RNO_4_10_LC_18_6_0, QuadInstance0.Quad_10_LC_18_6_1, QuadInstance0.delayedCh_A_RNICHIP_2_LC_18_6_3, QuadInstance0.Quad_RNIGEBH1_1_LC_18_6_4, QuadInstance0.Quad_RNI0L8Q1_10_LC_18_6_5, QuadInstance0.Quad_RNIHFBH1_2_LC_18_6_6, QuadInstance0.delayedCh_B_RNIK4UJ_2_LC_18_6_7 }
set_location LT_18_6 18 6
ble_pack QuadInstance0.Quad_14_LC_18_7_1 { QuadInstance0.Quad_RNO[14], QuadInstance0.Quad[14] }
ble_pack QuadInstance0.Quad_RNI4P8Q1_14_LC_18_7_3 { QuadInstance0.Quad_RNI4P8Q1[14] }
ble_pack QuadInstance0.Quad_RNIIGBH1_3_LC_18_7_4 { QuadInstance0.Quad_RNIIGBH1[3] }
ble_pack QuadInstance0.Quad_RNIJHBH1_4_LC_18_7_5 { QuadInstance0.Quad_RNIJHBH1[4] }
ble_pack QuadInstance0.Quad_RNIKIBH1_5_LC_18_7_6 { QuadInstance0.Quad_RNIKIBH1[5] }
ble_pack QuadInstance0.Quad_RNILJBH1_6_LC_18_7_7 { QuadInstance0.Quad_RNILJBH1[6] }
clb_pack LT_18_7 { QuadInstance0.Quad_14_LC_18_7_1, QuadInstance0.Quad_RNI4P8Q1_14_LC_18_7_3, QuadInstance0.Quad_RNIIGBH1_3_LC_18_7_4, QuadInstance0.Quad_RNIJHBH1_4_LC_18_7_5, QuadInstance0.Quad_RNIKIBH1_5_LC_18_7_6, QuadInstance0.Quad_RNILJBH1_6_LC_18_7_7 }
set_location LT_18_7 18 7
ble_pack quadWrite_0_LC_18_8_0 { quadWrite_RNO[0], quadWrite[0] }
ble_pack MOSIr_1_LC_18_8_1 { MOSIr_1_THRU_LUT4_0, MOSIr[1] }
ble_pack OutReg_esr_RNO_2_10_LC_18_8_4 { OutReg_esr_RNO_2[10] }
clb_pack LT_18_8 { quadWrite_0_LC_18_8_0, MOSIr_1_LC_18_8_1, OutReg_esr_RNO_2_10_LC_18_8_4 }
set_location LT_18_8 18 8
ble_pack bit_count_RNI5AMB_0_LC_18_9_2 { bit_count_RNI5AMB[0] }
ble_pack OutReg_ess_RNO_2_0_LC_18_9_3 { OutReg_ess_RNO_2[0] }
ble_pack OutReg_esr_RNO_0_10_LC_18_9_4 { OutReg_esr_RNO_0[10] }
clb_pack LT_18_9 { bit_count_RNI5AMB_0_LC_18_9_2, OutReg_ess_RNO_2_0_LC_18_9_3, OutReg_esr_RNO_0_10_LC_18_9_4 }
set_location LT_18_9 18 9
ble_pack OutReg_esr_10_LC_18_10_0 { OutReg_esr_RNO[10], OutReg_esr[10] }
ble_pack OutReg_esr_RNO_3_10_LC_18_10_1 { OutReg_esr_RNO_3[10] }
ble_pack OutReg_esr_RNO_1_10_LC_18_10_2 { OutReg_esr_RNO_1[10] }
clb_pack LT_18_10 { OutReg_esr_10_LC_18_10_0, OutReg_esr_RNO_3_10_LC_18_10_1, OutReg_esr_RNO_1_10_LC_18_10_2 }
set_location LT_18_10 18 10
ble_pack PWMInstance2.periodCounter_0_LC_18_11_0 { PWMInstance2.periodCounter_RNO[0], PWMInstance2.periodCounter[0], PWMInstance2.un1_periodCounter_2_cry_0_c }
ble_pack PWMInstance2.periodCounter_1_LC_18_11_1 { PWMInstance2.periodCounter_RNO[1], PWMInstance2.periodCounter[1], PWMInstance2.un1_periodCounter_2_cry_1_c }
ble_pack PWMInstance2.periodCounter_2_LC_18_11_2 { PWMInstance2.periodCounter_RNO[2], PWMInstance2.periodCounter[2], PWMInstance2.un1_periodCounter_2_cry_2_c }
ble_pack PWMInstance2.periodCounter_3_LC_18_11_3 { PWMInstance2.periodCounter_RNO[3], PWMInstance2.periodCounter[3], PWMInstance2.un1_periodCounter_2_cry_3_c }
ble_pack PWMInstance2.periodCounter_4_LC_18_11_4 { PWMInstance2.periodCounter_RNO[4], PWMInstance2.periodCounter[4], PWMInstance2.un1_periodCounter_2_cry_4_c }
ble_pack PWMInstance2.periodCounter_5_LC_18_11_5 { PWMInstance2.periodCounter_RNO[5], PWMInstance2.periodCounter[5], PWMInstance2.un1_periodCounter_2_cry_5_c }
ble_pack PWMInstance2.periodCounter_6_LC_18_11_6 { PWMInstance2.periodCounter_RNO[6], PWMInstance2.periodCounter[6], PWMInstance2.un1_periodCounter_2_cry_6_c }
ble_pack PWMInstance2.periodCounter_7_LC_18_11_7 { PWMInstance2.periodCounter_RNO[7], PWMInstance2.periodCounter[7], PWMInstance2.un1_periodCounter_2_cry_7_c }
clb_pack LT_18_11 { PWMInstance2.periodCounter_0_LC_18_11_0, PWMInstance2.periodCounter_1_LC_18_11_1, PWMInstance2.periodCounter_2_LC_18_11_2, PWMInstance2.periodCounter_3_LC_18_11_3, PWMInstance2.periodCounter_4_LC_18_11_4, PWMInstance2.periodCounter_5_LC_18_11_5, PWMInstance2.periodCounter_6_LC_18_11_6, PWMInstance2.periodCounter_7_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack PWMInstance2.periodCounter_8_LC_18_12_0 { PWMInstance2.periodCounter_RNO[8], PWMInstance2.periodCounter[8], PWMInstance2.un1_periodCounter_2_cry_8_c }
ble_pack PWMInstance2.periodCounter_9_LC_18_12_1 { PWMInstance2.periodCounter_RNO[9], PWMInstance2.periodCounter[9], PWMInstance2.un1_periodCounter_2_cry_9_c }
ble_pack PWMInstance2.periodCounter_10_LC_18_12_2 { PWMInstance2.periodCounter_RNO[10], PWMInstance2.periodCounter[10], PWMInstance2.un1_periodCounter_2_cry_10_c }
ble_pack PWMInstance2.periodCounter_11_LC_18_12_3 { PWMInstance2.periodCounter_RNO[11], PWMInstance2.periodCounter[11], PWMInstance2.un1_periodCounter_2_cry_11_c }
ble_pack PWMInstance2.periodCounter_12_LC_18_12_4 { PWMInstance2.periodCounter_RNO[12], PWMInstance2.periodCounter[12], PWMInstance2.un1_periodCounter_2_cry_12_c }
ble_pack PWMInstance2.periodCounter_13_LC_18_12_5 { PWMInstance2.periodCounter_RNO[13], PWMInstance2.periodCounter[13], PWMInstance2.un1_periodCounter_2_cry_13_c }
ble_pack PWMInstance2.periodCounter_14_LC_18_12_6 { PWMInstance2.periodCounter_RNO[14], PWMInstance2.periodCounter[14], PWMInstance2.un1_periodCounter_2_cry_14_c }
ble_pack PWMInstance2.periodCounter_15_LC_18_12_7 { PWMInstance2.periodCounter_RNO[15], PWMInstance2.periodCounter[15], PWMInstance2.un1_periodCounter_2_cry_15_c }
clb_pack LT_18_12 { PWMInstance2.periodCounter_8_LC_18_12_0, PWMInstance2.periodCounter_9_LC_18_12_1, PWMInstance2.periodCounter_10_LC_18_12_2, PWMInstance2.periodCounter_11_LC_18_12_3, PWMInstance2.periodCounter_12_LC_18_12_4, PWMInstance2.periodCounter_13_LC_18_12_5, PWMInstance2.periodCounter_14_LC_18_12_6, PWMInstance2.periodCounter_15_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack PWMInstance2.periodCounter_16_LC_18_13_0 { PWMInstance2.periodCounter_RNO[16], PWMInstance2.periodCounter[16] }
clb_pack LT_18_13 { PWMInstance2.periodCounter_16_LC_18_13_0 }
set_location LT_18_13 18 13
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_18_14_0 { PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c_RNO }
ble_pack PWMInstance2.periodCounter_RNIV91B_14_LC_18_14_1 { PWMInstance2.periodCounter_RNIV91B[14] }
ble_pack PWMInstance2.periodCounter_RNI3BPO_10_LC_18_14_2 { PWMInstance2.periodCounter_RNI3BPO[10] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_4_LC_18_14_3 { PWMInstance2.PWMPulseWidthCount_esr_4_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[4] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_5_LC_18_14_4 { PWMInstance2.PWMPulseWidthCount_esr_5_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[5] }
ble_pack PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_18_14_5 { PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c_RNO }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_10_LC_18_14_6 { PWMInstance2.PWMPulseWidthCount_esr_10_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[10] }
ble_pack PWMInstance2.PWMPulseWidthCount_esr_11_LC_18_14_7 { PWMInstance2.PWMPulseWidthCount_esr_11_THRU_LUT4_0, PWMInstance2.PWMPulseWidthCount_esr[11] }
clb_pack LT_18_14 { PWMInstance2.un1_PWMPulseWidthCount_0_I_15_c_RNO_LC_18_14_0, PWMInstance2.periodCounter_RNIV91B_14_LC_18_14_1, PWMInstance2.periodCounter_RNI3BPO_10_LC_18_14_2, PWMInstance2.PWMPulseWidthCount_esr_4_LC_18_14_3, PWMInstance2.PWMPulseWidthCount_esr_5_LC_18_14_4, PWMInstance2.un1_PWMPulseWidthCount_0_I_33_c_RNO_LC_18_14_5, PWMInstance2.PWMPulseWidthCount_esr_10_LC_18_14_6, PWMInstance2.PWMPulseWidthCount_esr_11_LC_18_14_7 }
set_location LT_18_14 18 14
ble_pack PWM2_obufLegalizeSB_DFF_LC_18_20_0 { PWM2_obufConstOneLUT4, PWM2_obufLegalizeSB_DFF }
ble_pack PWM3_obufLegalizeSB_DFF_LC_18_20_1 { PWM3_obufConstOneLUT4, PWM3_obufLegalizeSB_DFF }
clb_pack LT_18_20 { PWM2_obufLegalizeSB_DFF_LC_18_20_0, PWM3_obufLegalizeSB_DFF_LC_18_20_1 }
set_location LT_18_20 18 20
ble_pack MISO_obufLegalizeSB_DFF_LC_20_1_0 { MISO_obufConstOneLUT4, MISO_obufLegalizeSB_DFF }
clb_pack LT_20_1 { MISO_obufLegalizeSB_DFF_LC_20_1_0 }
set_location LT_20_1 20 1
ble_pack OutReg_ess_RNO_2_5_LC_20_6_5 { OutReg_ess_RNO_2[5] }
clb_pack LT_20_6 { OutReg_ess_RNO_2_5_LC_20_6_5 }
set_location LT_20_6 20 6
ble_pack OutReg_ess_RNO_1_5_LC_20_7_0 { OutReg_ess_RNO_1[5] }
ble_pack OutReg_ess_RNO_0_5_LC_20_7_1 { OutReg_ess_RNO_0[5] }
clb_pack LT_20_7 { OutReg_ess_RNO_1_5_LC_20_7_0, OutReg_ess_RNO_0_5_LC_20_7_1 }
set_location LT_20_7 20 7
ble_pack OutReg_ess_5_LC_20_8_0 { OutReg_ess_RNO[5], OutReg_ess[5] }
clb_pack LT_20_8 { OutReg_ess_5_LC_20_8_0 }
set_location LT_20_8 20 8
ble_pack dataOut_RNO_0_LC_20_9_0 { dataOut_RNO_0 }
ble_pack dataOut_LC_20_9_1 { dataOut_RNO, dataOut }
ble_pack SSELr_0_LC_20_9_2 { SSELr_0_THRU_LUT4_0, SSELr[0] }
ble_pack bit_count_RNI8CK3_0_LC_20_9_3 { bit_count_RNI8CK3[0] }
ble_pack bit_count_2_LC_20_9_4 { bit_count_RNO[2], bit_count[2] }
ble_pack OutReg_ess_RNO_0_15_LC_20_9_5 { OutReg_ess_RNO_0[15] }
ble_pack bit_count_0_LC_20_9_7 { bit_count_RNO[0], bit_count[0] }
clb_pack LT_20_9 { dataOut_RNO_0_LC_20_9_0, dataOut_LC_20_9_1, SSELr_0_LC_20_9_2, bit_count_RNI8CK3_0_LC_20_9_3, bit_count_2_LC_20_9_4, OutReg_ess_RNO_0_15_LC_20_9_5, bit_count_0_LC_20_9_7 }
set_location LT_20_9 20 9
ble_pack OutReg_esr_RNO_1_8_LC_20_10_0 { OutReg_esr_RNO_1[8] }
ble_pack OutReg_esr_RNO_0_8_LC_20_10_1 { OutReg_esr_RNO_0[8] }
ble_pack OutReg_esr_8_LC_20_10_2 { OutReg_esr_RNO[8], OutReg_esr[8] }
ble_pack OutReg_esr_RNO_2_8_LC_20_10_4 { OutReg_esr_RNO_2[8] }
clb_pack LT_20_10 { OutReg_esr_RNO_1_8_LC_20_10_0, OutReg_esr_RNO_0_8_LC_20_10_1, OutReg_esr_8_LC_20_10_2, OutReg_esr_RNO_2_8_LC_20_10_4 }
set_location LT_20_10 20 10
ble_pack SSELr_1_LC_20_11_7 { SSELr_1_THRU_LUT4_0, SSELr[1] }
clb_pack LT_20_11 { SSELr_1_LC_20_11_7 }
set_location LT_20_11 20 11
ble_pack SSELr_2_LC_20_12_6 { SSELr_2_THRU_LUT4_0, SSELr[2] }
clb_pack LT_20_12 { SSELr_2_LC_20_12_6 }
set_location LT_20_12 20 12
ble_pack SCKr_0_LC_21_4_0 { SCKr_0_THRU_LUT4_0, SCKr[0] }
clb_pack LT_21_4 { SCKr_0_LC_21_4_0 }
set_location LT_21_4 21 4
ble_pack bit_count_RNI9MD6_2_LC_21_9_2 { bit_count_RNI9MD6[2] }
ble_pack SCKr_RNIBA7C_2_LC_21_9_3 { SCKr_RNIBA7C[2] }
ble_pack SCKr_RNIMKEO_2_LC_21_9_4 { SCKr_RNIMKEO[2] }
ble_pack SCKr_1_LC_21_9_5 { SCKr_1_THRU_LUT4_0, SCKr[1] }
ble_pack bit_count_1_LC_21_9_6 { bit_count_RNO[1], bit_count[1] }
clb_pack LT_21_9 { bit_count_RNI9MD6_2_LC_21_9_2, SCKr_RNIBA7C_2_LC_21_9_3, SCKr_RNIMKEO_2_LC_21_9_4, SCKr_1_LC_21_9_5, bit_count_1_LC_21_9_6 }
set_location LT_21_9 21 9
ble_pack bit_count_4_LC_21_10_2 { bit_count_RNO[4], bit_count[4] }
ble_pack bit_count_RNIU615_0_4_LC_21_10_3 { bit_count_RNIU615_0[4] }
ble_pack SSELr_RNIGO0F_1_LC_21_10_4 { SSELr_RNIGO0F[1] }
ble_pack bit_count_3_LC_21_10_5 { bit_count_RNO[3], bit_count[3] }
ble_pack bit_count_RNIU615_4_LC_21_10_6 { bit_count_RNIU615[4] }
ble_pack SCKr_2_LC_21_10_7 { SCKr_2_THRU_LUT4_0, SCKr[2] }
clb_pack LT_21_10 { bit_count_4_LC_21_10_2, bit_count_RNIU615_0_4_LC_21_10_3, SSELr_RNIGO0F_1_LC_21_10_4, bit_count_3_LC_21_10_5, bit_count_RNIU615_4_LC_21_10_6, SCKr_2_LC_21_10_7 }
set_location LT_21_10 21 10
set_location SCKr_RNIBA7C_0[2] 19 21
set_location SCKr_RNIMKEO_0[2] 12 0
set_location RST_ibuf_RNIUR47_0 6 0
set_location PWMInstance0.N_42_g_gb 12 21
set_location My_Global_Buffer_i 6 21
set_io ch5_B 46
set_io PWM6 36
set_io ch3_A 9
set_io ch0_B 45
set_io PWM1 42
set_io ch4_B 48
set_io RST 37
set_io PWM0 43
set_io MOSI 21
set_io ch7_B 23
set_io PWM3 27
set_io ch2_B 10
set_io SSEL 6
set_io PWM2 25
set_io MISO 19
set_io ch6_B 28
set_io ch2_A 11
set_io PWM5 34
set_io ch7_A 26
set_io ch6_A 32
set_io ch3_B 4
set_io ch1_A 13
set_io ch0_A 3
set_io SCK 18
set_io PWM4 31
set_io CLK 35
set_io ch5_A 47
set_io ch4_A 2
set_io ch1_B 12
set_io PWM7 38
