# SPI Benchmark Challenge ğŸ§ª

This project simulates and benchmarks an SPI interface using:
- âœ… Verilog (SPI Slave)
- ğŸ Python Cocotb (SPI Master + Testbench)
- ğŸ“Š Performance metrics like latency, throughput, and efficiency

---

## ğŸ“ Files in This Project

- `spi_slave.v` â€” Verilog SPI slave module
- `test_spi_benchmark.py` â€” Cocotb Python testbench that sends SPI data and benchmarks it
- `Makefile` â€” Used to run the simulation with Cocotb

---

## ğŸš€ How to Run

1. âœ… Make sure you have:
   - Python (3.8+)
   - Cocotb installed (`pip install cocotb`)
   - Icarus Verilog (`sudo apt install iverilog`)
   - Make utility (`sudo apt install make`)
   - GTKWave (optional, for waveforms)

2. ğŸ“¦ Extract the zip file:
unzip spi_benchmark_project.zip
cd spi_benchmark

3. â–¶ï¸ Run the test: make

4. ğŸ§¾ You will see a **SPI BENCHMARK SUMMARY** printed like: can see the picture "output" 


---

## ğŸ“Š What I Learn from this

âœ… **How SPI works** â€” You simulate bit-by-bit transfer using SCLK, MOSI, CS, and get the response on MISO.

âœ… **How to drive hardware (Verilog) from software (Python)** â€” using Cocotb testbench to simulate SPI master.

âœ… **How to measure real SPI performance** â€” by calculating:
- **Latency** â€” how long a transfer takes
- **Throughput** â€” how fast data moves
- **Efficiency** â€” how close you are to the ideal SPI clock speed

âœ… **How simulation timing works** â€” you compare simulation time (ideal) vs real-world time (slow).

---

## ğŸ“Œ Notes

- This benchmark uses simulated time for accuracy.
- You can edit the SPI clock speed by changing `spi_clock_ns` in the Python script.
- Efficiency improves as packet size increases (due to less overhead).

---

## âœ… Next Steps

- Add MISO handling for full-duplex SPI
- Dump waveforms using VCD and view with GTKWave
- Test different SPI clock rates and packet patterns

---

