<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="triangular_test" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="triangular_test">
    <Options/>
    <Implementation title="triangular_test" dir="triangular_test" description="triangular_test" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="main"/>
        <Source name="source/triangular_test/main.v" type="Verilog" type_short="Verilog">
            <Options top_module="main"/>
        </Source>
        <Source name="source/triangular_test/triangularWaves.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/triangular_test.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/triangular_test/triangular_test.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/triangular_test/triangular_test.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="triangular_test1.sty"/>
</RadiantProject>
