<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Verilog on Khaleel Khan&#39;s CV</title>
    <link>https://khaleelkhan.com/tags/verilog/</link>
    <description>Recent content in Verilog on Khaleel Khan&#39;s CV</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>Khaleel Khan &amp;copy; {year}; </copyright>
    <lastBuildDate>Thu, 27 Apr 2017 00:00:00 +0000</lastBuildDate>
    
	<atom:link href="https://khaleelkhan.com/tags/verilog/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Microprocessor Design in Verilog</title>
      <link>https://khaleelkhan.com/project/microprocessor-design-in-verilog/</link>
      <pubDate>Thu, 27 Apr 2017 00:00:00 +0000</pubDate>
      
      <guid>https://khaleelkhan.com/project/microprocessor-design-in-verilog/</guid>
      <description>The purpose of this lab is to implement a THUMB processor with multiple pipeline stages that executes the given C-programs assembled for the ARM THUMB instruction set in Verilog. This processor features a 5 stage pipeline,hazard detection and dataforwarding.The CPU runs at a maximum frequency of 2.857 GHz.</description>
    </item>
    
  </channel>
</rss>