#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce6160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ce62f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1cff050 .functor NOT 1, L_0x1d33ce0, C4<0>, C4<0>, C4<0>;
L_0x1d33a40 .functor XOR 1, L_0x1d338e0, L_0x1d339a0, C4<0>, C4<0>;
L_0x1d33bd0 .functor XOR 1, L_0x1d33a40, L_0x1d33b00, C4<0>, C4<0>;
v0x1d29090_0 .net *"_ivl_10", 0 0, L_0x1d33b00;  1 drivers
v0x1d29190_0 .net *"_ivl_12", 0 0, L_0x1d33bd0;  1 drivers
v0x1d29270_0 .net *"_ivl_2", 0 0, L_0x1d2af70;  1 drivers
v0x1d29330_0 .net *"_ivl_4", 0 0, L_0x1d338e0;  1 drivers
v0x1d29410_0 .net *"_ivl_6", 0 0, L_0x1d339a0;  1 drivers
v0x1d29540_0 .net *"_ivl_8", 0 0, L_0x1d33a40;  1 drivers
v0x1d29620_0 .net "a", 0 0, v0x1d22880_0;  1 drivers
v0x1d296c0_0 .net "b", 0 0, v0x1d22920_0;  1 drivers
v0x1d29760_0 .net "c", 0 0, v0x1d229c0_0;  1 drivers
v0x1d29800_0 .var "clk", 0 0;
v0x1d298a0_0 .net "d", 0 0, v0x1d22b00_0;  1 drivers
v0x1d29940_0 .net "q_dut", 0 0, L_0x1d33780;  1 drivers
v0x1d299e0_0 .net "q_ref", 0 0, L_0x1cff0c0;  1 drivers
v0x1d29a80_0 .var/2u "stats1", 159 0;
v0x1d29b20_0 .var/2u "strobe", 0 0;
v0x1d29bc0_0 .net "tb_match", 0 0, L_0x1d33ce0;  1 drivers
v0x1d29c80_0 .net "tb_mismatch", 0 0, L_0x1cff050;  1 drivers
v0x1d29d40_0 .net "wavedrom_enable", 0 0, v0x1d22bf0_0;  1 drivers
v0x1d29de0_0 .net "wavedrom_title", 511 0, v0x1d22c90_0;  1 drivers
L_0x1d2af70 .concat [ 1 0 0 0], L_0x1cff0c0;
L_0x1d338e0 .concat [ 1 0 0 0], L_0x1cff0c0;
L_0x1d339a0 .concat [ 1 0 0 0], L_0x1d33780;
L_0x1d33b00 .concat [ 1 0 0 0], L_0x1cff0c0;
L_0x1d33ce0 .cmp/eeq 1, L_0x1d2af70, L_0x1d33bd0;
S_0x1ce6480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ce62f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ccfea0 .functor OR 1, v0x1d22880_0, v0x1d22920_0, C4<0>, C4<0>;
L_0x1ce6be0 .functor OR 1, v0x1d229c0_0, v0x1d22b00_0, C4<0>, C4<0>;
L_0x1cff0c0 .functor AND 1, L_0x1ccfea0, L_0x1ce6be0, C4<1>, C4<1>;
v0x1cff2c0_0 .net *"_ivl_0", 0 0, L_0x1ccfea0;  1 drivers
v0x1cff360_0 .net *"_ivl_2", 0 0, L_0x1ce6be0;  1 drivers
v0x1ccfff0_0 .net "a", 0 0, v0x1d22880_0;  alias, 1 drivers
v0x1cd0090_0 .net "b", 0 0, v0x1d22920_0;  alias, 1 drivers
v0x1d21d00_0 .net "c", 0 0, v0x1d229c0_0;  alias, 1 drivers
v0x1d21e10_0 .net "d", 0 0, v0x1d22b00_0;  alias, 1 drivers
v0x1d21ed0_0 .net "q", 0 0, L_0x1cff0c0;  alias, 1 drivers
S_0x1d22030 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ce62f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d22880_0 .var "a", 0 0;
v0x1d22920_0 .var "b", 0 0;
v0x1d229c0_0 .var "c", 0 0;
v0x1d22a60_0 .net "clk", 0 0, v0x1d29800_0;  1 drivers
v0x1d22b00_0 .var "d", 0 0;
v0x1d22bf0_0 .var "wavedrom_enable", 0 0;
v0x1d22c90_0 .var "wavedrom_title", 511 0;
E_0x1ce1070/0 .event negedge, v0x1d22a60_0;
E_0x1ce1070/1 .event posedge, v0x1d22a60_0;
E_0x1ce1070 .event/or E_0x1ce1070/0, E_0x1ce1070/1;
E_0x1ce12c0 .event posedge, v0x1d22a60_0;
E_0x1cc89f0 .event negedge, v0x1d22a60_0;
S_0x1d22380 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d22030;
 .timescale -12 -12;
v0x1d22580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d22680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d22030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d22df0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ce62f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d2a110 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a1a0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a230 .functor AND 1, L_0x1d2a110, L_0x1d2a1a0, C4<1>, C4<1>;
L_0x1d2a2a0 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a340 .functor AND 1, L_0x1d2a230, L_0x1d2a2a0, C4<1>, C4<1>;
L_0x1d2a450 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a500 .functor AND 1, L_0x1d2a340, L_0x1d2a450, C4<1>, C4<1>;
L_0x1d2a610 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a6d0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a740 .functor AND 1, L_0x1d2a610, L_0x1d2a6d0, C4<1>, C4<1>;
L_0x1d2a8b0 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a920 .functor AND 1, L_0x1d2a740, L_0x1d2a8b0, C4<1>, C4<1>;
L_0x1d2aa50 .functor AND 1, L_0x1d2a920, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d2ab10 .functor OR 1, L_0x1d2a500, L_0x1d2aa50, C4<0>, C4<0>;
L_0x1d2a9e0 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2aca0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2ada0 .functor AND 1, L_0x1d2a9e0, L_0x1d2aca0, C4<1>, C4<1>;
L_0x1d2aeb0 .functor AND 1, L_0x1d2ada0, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d2b010 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2b080 .functor AND 1, L_0x1d2aeb0, L_0x1d2b010, C4<1>, C4<1>;
L_0x1d2b240 .functor OR 1, L_0x1d2ab10, L_0x1d2b080, C4<0>, C4<0>;
L_0x1d2b350 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2b590 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2b710 .functor AND 1, L_0x1d2b350, L_0x1d2b590, C4<1>, C4<1>;
L_0x1d2b8f0 .functor AND 1, L_0x1d2b710, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d2bac0 .functor AND 1, L_0x1d2b8f0, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d2bd70 .functor OR 1, L_0x1d2b240, L_0x1d2bac0, C4<0>, C4<0>;
L_0x1d2be80 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2bfe0 .functor AND 1, L_0x1d2be80, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d2c0a0 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2c210 .functor AND 1, L_0x1d2bfe0, L_0x1d2c0a0, C4<1>, C4<1>;
L_0x1d2c320 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2c4a0 .functor AND 1, L_0x1d2c210, L_0x1d2c320, C4<1>, C4<1>;
L_0x1d2c5b0 .functor OR 1, L_0x1d2bd70, L_0x1d2c4a0, C4<0>, C4<0>;
L_0x1d2c7e0 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2c850 .functor AND 1, L_0x1d2c7e0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d2ca40 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2cab0 .functor AND 1, L_0x1d2c850, L_0x1d2ca40, C4<1>, C4<1>;
L_0x1d2cd00 .functor AND 1, L_0x1d2cab0, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d2cdc0 .functor OR 1, L_0x1d2c5b0, L_0x1d2cd00, C4<0>, C4<0>;
L_0x1d2d020 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2d090 .functor AND 1, L_0x1d2d020, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d2d2b0 .functor AND 1, L_0x1d2d090, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d2d370 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2d550 .functor AND 1, L_0x1d2d2b0, L_0x1d2d370, C4<1>, C4<1>;
L_0x1d2d660 .functor OR 1, L_0x1d2cdc0, L_0x1d2d550, C4<0>, C4<0>;
L_0x1d2d8f0 .functor NOT 1, v0x1d22880_0, C4<0>, C4<0>, C4<0>;
L_0x1d2d960 .functor AND 1, L_0x1d2d8f0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d2dbb0 .functor AND 1, L_0x1d2d960, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d2dc70 .functor AND 1, L_0x1d2dbb0, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d2ded0 .functor OR 1, L_0x1d2d660, L_0x1d2dc70, C4<0>, C4<0>;
L_0x1d2dfe0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e200 .functor AND 1, v0x1d22880_0, L_0x1d2dfe0, C4<1>, C4<1>;
L_0x1d2e2c0 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e4f0 .functor AND 1, L_0x1d2e200, L_0x1d2e2c0, C4<1>, C4<1>;
L_0x1d2e600 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e840 .functor AND 1, L_0x1d2e4f0, L_0x1d2e600, C4<1>, C4<1>;
L_0x1d2e950 .functor OR 1, L_0x1d2ded0, L_0x1d2e840, C4<0>, C4<0>;
L_0x1d2ec40 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2ecb0 .functor AND 1, v0x1d22880_0, L_0x1d2ec40, C4<1>, C4<1>;
L_0x1d2ef60 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2efd0 .functor AND 1, L_0x1d2ecb0, L_0x1d2ef60, C4<1>, C4<1>;
L_0x1d2f2e0 .functor AND 1, L_0x1d2efd0, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d2f3a0 .functor OR 1, L_0x1d2e950, L_0x1d2f2e0, C4<0>, C4<0>;
L_0x1d2f6c0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d2f730 .functor AND 1, v0x1d22880_0, L_0x1d2f6c0, C4<1>, C4<1>;
L_0x1d2fa10 .functor AND 1, L_0x1d2f730, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d2fad0 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d2fd70 .functor AND 1, L_0x1d2fa10, L_0x1d2fad0, C4<1>, C4<1>;
L_0x1d2fe80 .functor OR 1, L_0x1d2f3a0, L_0x1d2fd70, C4<0>, C4<0>;
L_0x1d301d0 .functor NOT 1, v0x1d22920_0, C4<0>, C4<0>, C4<0>;
L_0x1d30240 .functor AND 1, v0x1d22880_0, L_0x1d301d0, C4<1>, C4<1>;
L_0x1d30550 .functor AND 1, L_0x1d30240, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d30820 .functor AND 1, L_0x1d30550, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d30d50 .functor OR 1, L_0x1d2fe80, L_0x1d30820, C4<0>, C4<0>;
L_0x1d30e60 .functor AND 1, v0x1d22880_0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d31140 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d311b0 .functor AND 1, L_0x1d30e60, L_0x1d31140, C4<1>, C4<1>;
L_0x1d31540 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d315b0 .functor AND 1, L_0x1d311b0, L_0x1d31540, C4<1>, C4<1>;
L_0x1d31950 .functor OR 1, L_0x1d30d50, L_0x1d315b0, C4<0>, C4<0>;
L_0x1d31a60 .functor AND 1, v0x1d22880_0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d31d70 .functor NOT 1, v0x1d229c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d31de0 .functor AND 1, L_0x1d31a60, L_0x1d31d70, C4<1>, C4<1>;
L_0x1d321a0 .functor AND 1, L_0x1d31de0, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d32260 .functor OR 1, L_0x1d31950, L_0x1d321a0, C4<0>, C4<0>;
L_0x1d32630 .functor AND 1, v0x1d22880_0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d326a0 .functor AND 1, L_0x1d32630, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d32a30 .functor NOT 1, v0x1d22b00_0, C4<0>, C4<0>, C4<0>;
L_0x1d32aa0 .functor AND 1, L_0x1d326a0, L_0x1d32a30, C4<1>, C4<1>;
L_0x1d32e90 .functor OR 1, L_0x1d32260, L_0x1d32aa0, C4<0>, C4<0>;
L_0x1d32fa0 .functor AND 1, v0x1d22880_0, v0x1d22920_0, C4<1>, C4<1>;
L_0x1d33300 .functor AND 1, L_0x1d32fa0, v0x1d229c0_0, C4<1>, C4<1>;
L_0x1d333c0 .functor AND 1, L_0x1d33300, v0x1d22b00_0, C4<1>, C4<1>;
L_0x1d33780 .functor OR 1, L_0x1d32e90, L_0x1d333c0, C4<0>, C4<0>;
v0x1d230e0_0 .net *"_ivl_0", 0 0, L_0x1d2a110;  1 drivers
v0x1d231c0_0 .net *"_ivl_10", 0 0, L_0x1d2a450;  1 drivers
v0x1d232a0_0 .net *"_ivl_100", 0 0, L_0x1d2ded0;  1 drivers
v0x1d23390_0 .net *"_ivl_102", 0 0, L_0x1d2dfe0;  1 drivers
v0x1d23470_0 .net *"_ivl_104", 0 0, L_0x1d2e200;  1 drivers
v0x1d235a0_0 .net *"_ivl_106", 0 0, L_0x1d2e2c0;  1 drivers
v0x1d23680_0 .net *"_ivl_108", 0 0, L_0x1d2e4f0;  1 drivers
v0x1d23760_0 .net *"_ivl_110", 0 0, L_0x1d2e600;  1 drivers
v0x1d23840_0 .net *"_ivl_112", 0 0, L_0x1d2e840;  1 drivers
v0x1d23920_0 .net *"_ivl_114", 0 0, L_0x1d2e950;  1 drivers
v0x1d23a00_0 .net *"_ivl_116", 0 0, L_0x1d2ec40;  1 drivers
v0x1d23ae0_0 .net *"_ivl_118", 0 0, L_0x1d2ecb0;  1 drivers
v0x1d23bc0_0 .net *"_ivl_12", 0 0, L_0x1d2a500;  1 drivers
v0x1d23ca0_0 .net *"_ivl_120", 0 0, L_0x1d2ef60;  1 drivers
v0x1d23d80_0 .net *"_ivl_122", 0 0, L_0x1d2efd0;  1 drivers
v0x1d23e60_0 .net *"_ivl_124", 0 0, L_0x1d2f2e0;  1 drivers
v0x1d23f40_0 .net *"_ivl_126", 0 0, L_0x1d2f3a0;  1 drivers
v0x1d24020_0 .net *"_ivl_128", 0 0, L_0x1d2f6c0;  1 drivers
v0x1d24100_0 .net *"_ivl_130", 0 0, L_0x1d2f730;  1 drivers
v0x1d241e0_0 .net *"_ivl_132", 0 0, L_0x1d2fa10;  1 drivers
v0x1d242c0_0 .net *"_ivl_134", 0 0, L_0x1d2fad0;  1 drivers
v0x1d243a0_0 .net *"_ivl_136", 0 0, L_0x1d2fd70;  1 drivers
v0x1d24480_0 .net *"_ivl_138", 0 0, L_0x1d2fe80;  1 drivers
v0x1d24560_0 .net *"_ivl_14", 0 0, L_0x1d2a610;  1 drivers
v0x1d24640_0 .net *"_ivl_140", 0 0, L_0x1d301d0;  1 drivers
v0x1d24720_0 .net *"_ivl_142", 0 0, L_0x1d30240;  1 drivers
v0x1d24800_0 .net *"_ivl_144", 0 0, L_0x1d30550;  1 drivers
v0x1d248e0_0 .net *"_ivl_146", 0 0, L_0x1d30820;  1 drivers
v0x1d249c0_0 .net *"_ivl_148", 0 0, L_0x1d30d50;  1 drivers
v0x1d24aa0_0 .net *"_ivl_150", 0 0, L_0x1d30e60;  1 drivers
v0x1d24b80_0 .net *"_ivl_152", 0 0, L_0x1d31140;  1 drivers
v0x1d24c60_0 .net *"_ivl_154", 0 0, L_0x1d311b0;  1 drivers
v0x1d24d40_0 .net *"_ivl_156", 0 0, L_0x1d31540;  1 drivers
v0x1d25030_0 .net *"_ivl_158", 0 0, L_0x1d315b0;  1 drivers
v0x1d25110_0 .net *"_ivl_16", 0 0, L_0x1d2a6d0;  1 drivers
v0x1d251f0_0 .net *"_ivl_160", 0 0, L_0x1d31950;  1 drivers
v0x1d252d0_0 .net *"_ivl_162", 0 0, L_0x1d31a60;  1 drivers
v0x1d253b0_0 .net *"_ivl_164", 0 0, L_0x1d31d70;  1 drivers
v0x1d25490_0 .net *"_ivl_166", 0 0, L_0x1d31de0;  1 drivers
v0x1d25570_0 .net *"_ivl_168", 0 0, L_0x1d321a0;  1 drivers
v0x1d25650_0 .net *"_ivl_170", 0 0, L_0x1d32260;  1 drivers
v0x1d25730_0 .net *"_ivl_172", 0 0, L_0x1d32630;  1 drivers
v0x1d25810_0 .net *"_ivl_174", 0 0, L_0x1d326a0;  1 drivers
v0x1d258f0_0 .net *"_ivl_176", 0 0, L_0x1d32a30;  1 drivers
v0x1d259d0_0 .net *"_ivl_178", 0 0, L_0x1d32aa0;  1 drivers
v0x1d25ab0_0 .net *"_ivl_18", 0 0, L_0x1d2a740;  1 drivers
v0x1d25b90_0 .net *"_ivl_180", 0 0, L_0x1d32e90;  1 drivers
v0x1d25c70_0 .net *"_ivl_182", 0 0, L_0x1d32fa0;  1 drivers
v0x1d25d50_0 .net *"_ivl_184", 0 0, L_0x1d33300;  1 drivers
v0x1d25e30_0 .net *"_ivl_186", 0 0, L_0x1d333c0;  1 drivers
v0x1d25f10_0 .net *"_ivl_2", 0 0, L_0x1d2a1a0;  1 drivers
v0x1d25ff0_0 .net *"_ivl_20", 0 0, L_0x1d2a8b0;  1 drivers
v0x1d260d0_0 .net *"_ivl_22", 0 0, L_0x1d2a920;  1 drivers
v0x1d261b0_0 .net *"_ivl_24", 0 0, L_0x1d2aa50;  1 drivers
v0x1d26290_0 .net *"_ivl_26", 0 0, L_0x1d2ab10;  1 drivers
v0x1d26370_0 .net *"_ivl_28", 0 0, L_0x1d2a9e0;  1 drivers
v0x1d26450_0 .net *"_ivl_30", 0 0, L_0x1d2aca0;  1 drivers
v0x1d26530_0 .net *"_ivl_32", 0 0, L_0x1d2ada0;  1 drivers
v0x1d26610_0 .net *"_ivl_34", 0 0, L_0x1d2aeb0;  1 drivers
v0x1d266f0_0 .net *"_ivl_36", 0 0, L_0x1d2b010;  1 drivers
v0x1d267d0_0 .net *"_ivl_38", 0 0, L_0x1d2b080;  1 drivers
v0x1d268b0_0 .net *"_ivl_4", 0 0, L_0x1d2a230;  1 drivers
v0x1d26990_0 .net *"_ivl_40", 0 0, L_0x1d2b240;  1 drivers
v0x1d26a70_0 .net *"_ivl_42", 0 0, L_0x1d2b350;  1 drivers
v0x1d26b50_0 .net *"_ivl_44", 0 0, L_0x1d2b590;  1 drivers
v0x1d27040_0 .net *"_ivl_46", 0 0, L_0x1d2b710;  1 drivers
v0x1d27120_0 .net *"_ivl_48", 0 0, L_0x1d2b8f0;  1 drivers
v0x1d27200_0 .net *"_ivl_50", 0 0, L_0x1d2bac0;  1 drivers
v0x1d272e0_0 .net *"_ivl_52", 0 0, L_0x1d2bd70;  1 drivers
v0x1d273c0_0 .net *"_ivl_54", 0 0, L_0x1d2be80;  1 drivers
v0x1d274a0_0 .net *"_ivl_56", 0 0, L_0x1d2bfe0;  1 drivers
v0x1d27580_0 .net *"_ivl_58", 0 0, L_0x1d2c0a0;  1 drivers
v0x1d27660_0 .net *"_ivl_6", 0 0, L_0x1d2a2a0;  1 drivers
v0x1d27740_0 .net *"_ivl_60", 0 0, L_0x1d2c210;  1 drivers
v0x1d27820_0 .net *"_ivl_62", 0 0, L_0x1d2c320;  1 drivers
v0x1d27900_0 .net *"_ivl_64", 0 0, L_0x1d2c4a0;  1 drivers
v0x1d279e0_0 .net *"_ivl_66", 0 0, L_0x1d2c5b0;  1 drivers
v0x1d27ac0_0 .net *"_ivl_68", 0 0, L_0x1d2c7e0;  1 drivers
v0x1d27ba0_0 .net *"_ivl_70", 0 0, L_0x1d2c850;  1 drivers
v0x1d27c80_0 .net *"_ivl_72", 0 0, L_0x1d2ca40;  1 drivers
v0x1d27d60_0 .net *"_ivl_74", 0 0, L_0x1d2cab0;  1 drivers
v0x1d27e40_0 .net *"_ivl_76", 0 0, L_0x1d2cd00;  1 drivers
v0x1d27f20_0 .net *"_ivl_78", 0 0, L_0x1d2cdc0;  1 drivers
v0x1d28000_0 .net *"_ivl_8", 0 0, L_0x1d2a340;  1 drivers
v0x1d280e0_0 .net *"_ivl_80", 0 0, L_0x1d2d020;  1 drivers
v0x1d281c0_0 .net *"_ivl_82", 0 0, L_0x1d2d090;  1 drivers
v0x1d282a0_0 .net *"_ivl_84", 0 0, L_0x1d2d2b0;  1 drivers
v0x1d28380_0 .net *"_ivl_86", 0 0, L_0x1d2d370;  1 drivers
v0x1d28460_0 .net *"_ivl_88", 0 0, L_0x1d2d550;  1 drivers
v0x1d28540_0 .net *"_ivl_90", 0 0, L_0x1d2d660;  1 drivers
v0x1d28620_0 .net *"_ivl_92", 0 0, L_0x1d2d8f0;  1 drivers
v0x1d28700_0 .net *"_ivl_94", 0 0, L_0x1d2d960;  1 drivers
v0x1d287e0_0 .net *"_ivl_96", 0 0, L_0x1d2dbb0;  1 drivers
v0x1d288c0_0 .net *"_ivl_98", 0 0, L_0x1d2dc70;  1 drivers
v0x1d289a0_0 .net "a", 0 0, v0x1d22880_0;  alias, 1 drivers
v0x1d28a40_0 .net "b", 0 0, v0x1d22920_0;  alias, 1 drivers
v0x1d28b30_0 .net "c", 0 0, v0x1d229c0_0;  alias, 1 drivers
v0x1d28c20_0 .net "d", 0 0, v0x1d22b00_0;  alias, 1 drivers
v0x1d28d10_0 .net "q", 0 0, L_0x1d33780;  alias, 1 drivers
S_0x1d28e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ce62f0;
 .timescale -12 -12;
E_0x1ce0e10 .event anyedge, v0x1d29b20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d29b20_0;
    %nor/r;
    %assign/vec4 v0x1d29b20_0, 0;
    %wait E_0x1ce0e10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d22030;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d22b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d229c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d22920_0, 0;
    %assign/vec4 v0x1d22880_0, 0;
    %wait E_0x1cc89f0;
    %wait E_0x1ce12c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d22b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d229c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d22920_0, 0;
    %assign/vec4 v0x1d22880_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce1070;
    %load/vec4 v0x1d22880_0;
    %load/vec4 v0x1d22920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d229c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d22b00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d22b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d229c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d22920_0, 0;
    %assign/vec4 v0x1d22880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d22680;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce1070;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d22b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d229c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d22920_0, 0;
    %assign/vec4 v0x1d22880_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ce62f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d29800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d29b20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ce62f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d29800_0;
    %inv;
    %store/vec4 v0x1d29800_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ce62f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d22a60_0, v0x1d29c80_0, v0x1d29620_0, v0x1d296c0_0, v0x1d29760_0, v0x1d298a0_0, v0x1d299e0_0, v0x1d29940_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ce62f0;
T_7 ;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ce62f0;
T_8 ;
    %wait E_0x1ce1070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d29a80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d29a80_0, 4, 32;
    %load/vec4 v0x1d29bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d29a80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d29a80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d29a80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d299e0_0;
    %load/vec4 v0x1d299e0_0;
    %load/vec4 v0x1d29940_0;
    %xor;
    %load/vec4 v0x1d299e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d29a80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d29a80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d29a80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit3/iter1/response4/top_module.sv";
