Section,Stat,Value
SM 36,SFU Instructions,11133
SM 45,LDS Instructions,1064
Config.IMU,DispatchBufferSize,2
Config.DPU,ExecutionLatency,15
Config.SFU,ExecutionBufferSize,1
SM 14,SFU Instructions,10580
SM 24,SPU Instructions,0
Config.SPU,ReadBufferSize,1
SM 6,InstructionsPerCycle,0
SM 23,BlockCount,22
SM 29,LDS Instructions,1048
SM 36,DPU Instructions,72
SM 38,BlockCount,22
SM 22,LDS Instructions,1056
SM 39,SFU Instructions,11133
SM 20,InstructionsPerCycle,0
SM 22,BlockCount,22
SM 42,RegistersReads,0
SM 2,DPU Instructions,72
SM 11,SFU Instructions,11397
SM 24,DPU Instructions,72
SM 34,SFU Instructions,10873
SM 29,Cycles,62957
SM 45,DPU Instructions,72
Config.SFU,DispatchBufferSize,2
SM 18,IMU Instructions,1740
SM 19,LDS Instructions,1056
SM 0,LDS Instructions,1104
SM 1,Cycles,62957
SM 14,SPU Instructions,0
SM 10,IMU Instructions,1763
SM 36,InstructionsPerCycle,0
SM 28,LDS Instructions,1048
SM 11,RegistersReads,0
SM 13,Cycles,62957
SM 39,InstructionsPerCycle,0
SM 40,BRU Instructions,2224
SM 16,DPU Instructions,48
SM 9,Cycles,62957
SM 10,RegistersWrites,0
SM 44,InstructionsPerCycle,0
SM 20,BRU Instructions,2200
SM 45,Cycles,62957
Config.SM,NumWarpPools,4
SM 31,DPU Instructions,72
SM 4,DPU Instructions,72
SM 21,IMU Instructions,1740
Config.SPU,WriteLatency,1
SM 21,RegistersReads,0
SM 33,IMU Instructions,1663
SM 1,RegistersReads,0
SM 14,InstructionsPerCycle,0
SM 21,SFU Instructions,10844
SM 33,RegistersWrites,0
SM 3,InstructionsPerCycle,0
SM 16,RegistersWrites,0
SM 18,RegistersReads,0
SM 4,BRU Instructions,2280
SM 24,RegistersReads,0
SM 36,BRU Instructions,2224
SM 39,SPU Instructions,0
SM 13,SPU Instructions,0
SM 25,BRU Instructions,2224
SM 44,Cycles,62957
SM 8,BRU Instructions,2280
SM 22,SPU Instructions,0
SM 39,Cycles,62957
SM 43,SPU Instructions,0
SM 36,LDS Instructions,1064
SM 1,IMU Instructions,1779
SM 33,BRU Instructions,2104
SM 34,Cycles,62957
SM 39,RegistersWrites,0
SM 10,DPU Instructions,72
SM 30,LDS Instructions,1048
Device,GridCount,0
SM 38,DPU Instructions,72
SM 2,LDS Instructions,1104
SM 39,BlockCount,22
SM 25,BlockCount,22
SM 13,SFU Instructions,10580
SM 28,Cycles,62957
SM 41,Cycles,62957
SM 21,Cycles,62957
SM 27,IMU Instructions,1703
Config.SFU,Width,1
SM 37,LDS Instructions,1064
SM 16,SPU Instructions,0
SM 31,IMU Instructions,1703
SM 21,LDS Instructions,1056
SM 23,LDS Instructions,1056
Config.IMU,ExecutionLatency,1
SM 17,LDS Instructions,1056
SM 33,SPU Instructions,0
SM 35,LDS Instructions,1048
SM 29,RegistersReads,0
SM 8,SFU Instructions,11397
SM 10,Cycles,62957
Config.SFU,WriteLatency,1
SM 11,InstructionsPerCycle,0
SM 16,IMU Instructions,1740
SM 17,IMU Instructions,1740
SM 0,SPU Instructions,0
SM 40,BlockCount,22
SM 2,RegistersWrites,0
SM 3,IMU Instructions,1779
SM 26,IMU Instructions,1703
SM 8,IMU Instructions,1763
SM 32,BlockCount,22
SM 5,Cycles,62957
SM 26,DPU Instructions,72
SM 38,InstructionsPerCycle,0
SM 23,DPU Instructions,72
SM 22,RegistersReads,0
SM 12,DPU Instructions,48
SM 30,BlockCount,22
SM 37,SPU Instructions,0
SM 14,IMU Instructions,1676
SM 38,RegistersReads,0
SM 42,SPU Instructions,0
SM 28,IMU Instructions,1703
SM 19,IMU Instructions,1740
SM 43,LDS Instructions,1064
Config.SPU,WriteBufferSize,1
SM 7,InstructionsPerCycle,0
SM 33,RegistersReads,0
SM 33,Cycles,62957
SM 0,BRU Instructions,2280
SM 19,Cycles,62957
SM 5,RegistersWrites,0
SM 17,SFU Instructions,10844
SM 41,InstructionsPerCycle,0
SM 2,SFU Instructions,11381
SM 22,SFU Instructions,11165
Config.SPU,DispatchBufferSize,2
SM 9,SFU Instructions,11397
SM 12,SFU Instructions,10580
SM 36,RegistersWrites,0
Config.SPU,ReadLatency,1
Config.Device,NumSM,46
Config.SFU,WriteBufferSize,1
SM 14,BRU Instructions,2160
SM 24,Cycles,62957
SM 32,IMU Instructions,1663
SM 32,BRU Instructions,2104
SM 33,InstructionsPerCycle,0
SM 41,BlockCount,22
SM 44,DPU Instructions,72
SM 23,RegistersWrites,0
SM 42,InstructionsPerCycle,0
Config.SM,MaxWarpsPerWarpPool,32
SM 42,BlockCount,22
SM 9,RegistersReads,0
Device,Cycles,62957
SM 15,BRU Instructions,2160
SM 9,RegistersWrites,0
SM 19,BRU Instructions,2200
SM 39,LDS Instructions,1064
SM 8,LDS Instructions,1104
SM 41,RegistersWrites,0
SM 5,LDS Instructions,1104
SM 38,RegistersWrites,0
SM 28,BRU Instructions,2104
SM 35,Cycles,62957
SM 8,SPU Instructions,0
SM 18,SPU Instructions,0
SM 22,Cycles,62957
SM 25,RegistersReads,0
SM 19,RegistersWrites,0
SM 10,SPU Instructions,0
SM 5,BlockCount,23
SM 13,DPU Instructions,48
Config.SFU,ReadLatency,1
SM 29,InstructionsPerCycle,0
SM 12,SPU Instructions,0
SM 16,SFU Instructions,10844
SM 26,InstructionsPerCycle,0
SM 29,RegistersWrites,0
SM 37,BRU Instructions,2224
SM 35,BlockCount,22
SM 36,SPU Instructions,0
SM 16,BRU Instructions,2200
SM 40,DPU Instructions,72
Config.IMU,WriteLatency,1
Config.BRU,NumSPULanes,32
SM 42,RegistersWrites,0
SM 17,SPU Instructions,0
SM 11,BlockCount,23
SM 44,SPU Instructions,0
SM 0,IMU Instructions,1779
SM 6,DPU Instructions,72
SM 23,IMU Instructions,1779
SM 37,IMU Instructions,1731
SM 17,BlockCount,22
SM 9,DPU Instructions,72
SM 44,BRU Instructions,2224
SM 1,SPU Instructions,0
SM 43,RegistersWrites,0
SM 44,RegistersWrites,0
SM 5,DPU Instructions,72
SM 35,SFU Instructions,10873
SM 18,BRU Instructions,2200
SM 6,BRU Instructions,2280
SM 38,SPU Instructions,0
SM 1,SFU Instructions,11381
SM 3,BlockCount,23
SM 35,SPU Instructions,0
SM 27,LDS Instructions,1048
Config.IMU,ExecutionBufferSize,1
SM 17,DPU Instructions,48
SM 25,IMU Instructions,1779
SM 17,RegistersWrites,0
Config.BRU,WriteLatency,5
SM 31,LDS Instructions,1048
SM 0,Cycles,62957
SM 21,BRU Instructions,2200
SM 17,BRU Instructions,2200
SM 27,RegistersReads,0
SM 24,InstructionsPerCycle,0
SM 8,RegistersReads,0
SM 30,BRU Instructions,2104
SM 45,SPU Instructions,0
SM 34,BRU Instructions,2104
SM 34,RegistersReads,0
SM 36,Cycles,62957
Config.DPU,ReadLatency,15
Config.IMU,NumSPULanes,32
SM 14,BlockCount,22
SM 27,BlockCount,22
SM 37,Cycles,62957
SM 31,SPU Instructions,0
SM 40,RegistersWrites,0
SM 7,DPU Instructions,72
SM 30,SPU Instructions,0
SM 5,RegistersReads,0
SM 34,InstructionsPerCycle,0
SM 11,LDS Instructions,1104
SM 0,RegistersReads,0
SM 35,RegistersWrites,0
SM 3,RegistersReads,0
SM 14,DPU Instructions,48
Config.BRU,ExecutionLatency,5
Device,Instructions,0
SM 20,BlockCount,22
SM 29,BRU Instructions,2104
SM 5,BRU Instructions,2280
SM 16,BlockCount,22
SM 0,SFU Instructions,11381
Config.DPU,WriteBufferSize,12
SM 30,RegistersReads,0
SM 25,SFU Instructions,11165
SM 26,BlockCount,22
SM 36,IMU Instructions,1731
SM 22,IMU Instructions,1779
SM 21,BlockCount,22
SM 37,SFU Instructions,11133
SM 43,BRU Instructions,2224
Config.FrontEnd,DispatchWidth,5
SM 12,Cycles,62957
SM 32,LDS Instructions,1048
SM 7,SPU Instructions,0
SM 35,IMU Instructions,1663
SM 13,BRU Instructions,2160
SM 45,BRU Instructions,2224
SM 9,IMU Instructions,1763
SM 23,InstructionsPerCycle,0
SM 6,Cycles,62957
SM 38,Cycles,62957
SM 18,DPU Instructions,48
SM 16,RegistersReads,0
Config.SFU,ReadBufferSize,1
SM 18,InstructionsPerCycle,0
SM 26,SPU Instructions,0
SM 11,SPU Instructions,0
SM 22,BRU Instructions,2224
SM 28,RegistersWrites,0
SM 43,BlockCount,22
Config.SPU,NumSPULanes,32
SM 40,SFU Instructions,11133
SM 42,DPU Instructions,72
SM 43,IMU Instructions,1731
SM 32,DPU Instructions,72
Device,instructionsPerCycle,0
SM 31,BlockCount,22
SM 13,IMU Instructions,1676
SM 37,DPU Instructions,72
SM 7,RegistersWrites,0
SM 44,BlockCount,22
SM 14,RegistersWrites,0
SM 43,InstructionsPerCycle,0
SM 17,RegistersReads,0
SM 25,SPU Instructions,0
SM 38,BRU Instructions,2224
SM 38,SFU Instructions,11133
SM 42,LDS Instructions,1064
SM 34,DPU Instructions,72
SM 39,RegistersReads,0
SM 7,BlockCount,23
Config.BRU,ExecutionBufferSize,5
Config.Device,Frequency,1132
SM 17,Cycles,62957
SM 30,InstructionsPerCycle,0
SM 34,SPU Instructions,0
Config.IMU,ReadBufferSize,1
SM 8,RegistersWrites,0
SM 32,Cycles,62957
SM 15,LDS Instructions,1056
Config.FrontEnd,FetchBufferSize,10
SM 42,SFU Instructions,11133
SM 13,LDS Instructions,1056
SM 6,SPU Instructions,0
SM 12,RegistersReads,0
Config.DPU,Width,1
SM 9,InstructionsPerCycle,0
SM 5,SPU Instructions,0
SM 2,InstructionsPerCycle,0
SM 36,RegistersReads,0
SM 18,Cycles,62957
Config.DPU,ExecutionBufferSize,15
SM 6,LDS Instructions,1104
Config.IMU,WriteBufferSize,1
SM 10,BlockCount,23
SM 14,LDS Instructions,1056
SM 23,SPU Instructions,0
SM 33,DPU Instructions,72
SM 6,IMU Instructions,1763
SM 21,SPU Instructions,0
SM 45,SFU Instructions,11133
SM 9,SPU Instructions,0
SM 36,BlockCount,22
SM 8,DPU Instructions,72
SM 39,DPU Instructions,72
SM 1,InstructionsPerCycle,0
SM 10,InstructionsPerCycle,0
SM 38,IMU Instructions,1731
Config.FrontEnd,FetchLatency,2
SM 7,LDS Instructions,1104
SM 4,InstructionsPerCycle,0
SM 35,RegistersReads,0
SM 42,BRU Instructions,2224
Config.BRU,Width,1
SM 19,DPU Instructions,48
SM 1,BlockCount,23
SM 0,RegistersWrites,0
SM 3,Cycles,62957
SM 2,Cycles,62957
SM 26,Cycles,62957
SM 19,SFU Instructions,10844
SM 37,RegistersReads,0
SM 45,RegistersWrites,0
SM 44,LDS Instructions,1064
Config.SPU,ExecutionBufferSize,1
SM 41,LDS Instructions,1064
SM 32,SFU Instructions,10873
Config.SM,MaxBlocksPerWarpPool,4
SM 11,IMU Instructions,1763
SM 2,RegistersReads,0
SM 28,SPU Instructions,0
SM 25,DPU Instructions,72
SM 13,RegistersWrites,0
SM 27,SFU Instructions,10929
SM 23,Cycles,62957
SM 28,RegistersReads,0
SM 16,Cycles,62957
SM 29,BlockCount,22
Config.IMU,ReadLatency,1
SM 12,BlockCount,22
SM 28,SFU Instructions,10929
SM 22,RegistersWrites,0
SM 4,RegistersReads,0
SM 11,RegistersWrites,0
SM 20,RegistersWrites,0
SM 20,Cycles,62957
SM 40,InstructionsPerCycle,0
SM 41,DPU Instructions,72
SM 6,SFU Instructions,11397
SM 33,LDS Instructions,1048
SM 20,SPU Instructions,0
SM 1,DPU Instructions,72
SM 28,InstructionsPerCycle,0
SM 40,SPU Instructions,0
SM 8,BlockCount,23
SM 33,SFU Instructions,10873
SM 25,InstructionsPerCycle,0
SM 19,RegistersReads,0
SM 15,DPU Instructions,48
SM 20,SFU Instructions,10844
Config.FrontEnd,MaxInstDispatchedPerType,2
SM 2,IMU Instructions,1779
SM 1,BRU Instructions,2280
SM 37,InstructionsPerCycle,0
SM 12,LDS Instructions,1056
SM 30,Cycles,62957
Config.DPU,NumSPULanes,32
SM 9,BlockCount,23
SM 27,BRU Instructions,2104
SM 21,InstructionsPerCycle,0
SM 43,Cycles,62957
SM 34,LDS Instructions,1048
SM 11,BRU Instructions,2280
SM 38,LDS Instructions,1064
SM 44,RegistersReads,0
SM 18,RegistersWrites,0
Config.DPU,DispatchBufferSize,2
SM 40,LDS Instructions,1064
SM 40,Cycles,62957
SM 29,SFU Instructions,10929
SM 0,InstructionsPerCycle,0
SM 16,LDS Instructions,1056
SM 21,DPU Instructions,48
SM 45,IMU Instructions,1731
SM 12,IMU Instructions,1676
SM 24,BRU Instructions,2224
SM 2,BlockCount,23
SM 31,Cycles,62957
SM 24,BlockCount,22
SM 6,RegistersReads,0
SM 12,BRU Instructions,2160
SM 31,SFU Instructions,10929
SM 4,SFU Instructions,11381
SM 3,SFU Instructions,11381
SM 8,InstructionsPerCycle,0
SM 5,IMU Instructions,1779
SM 4,SPU Instructions,0
SM 18,LDS Instructions,1056
SM 28,BlockCount,22
SM 7,Cycles,62957
SM 31,RegistersReads,0
SM 34,IMU Instructions,1663
SM 35,InstructionsPerCycle,0
SM 37,RegistersWrites,0
SM 19,BlockCount,22
SM 8,Cycles,62957
SM 3,RegistersWrites,0
SM 13,RegistersReads,0
SM 15,IMU Instructions,1676
SM 40,IMU Instructions,1731
SM 40,RegistersReads,0
SM 42,IMU Instructions,1731
SM 43,DPU Instructions,72
SM 4,LDS Instructions,1104
SM 45,BlockCount,22
SM 31,InstructionsPerCycle,0
SM 43,RegistersReads,0
SM 34,BlockCount,22
SM 23,BRU Instructions,2224
SM 27,DPU Instructions,72
SM 23,SFU Instructions,11165
SM 11,Cycles,62957
SM 0,DPU Instructions,72
SM 41,SFU Instructions,11133
SM 0,BlockCount,23
SM 32,SPU Instructions,0
SM 41,IMU Instructions,1731
SM 5,InstructionsPerCycle,0
Config.SPU,ExecutionLatency,1
SM 44,IMU Instructions,1731
SM 32,RegistersWrites,0
Config.SFU,ExecutionLatency,1
SM 16,InstructionsPerCycle,0
SM 22,InstructionsPerCycle,0
SM 26,BRU Instructions,2104
SM 33,BlockCount,22
SM 5,SFU Instructions,11381
SM 3,BRU Instructions,2280
SM 15,SPU Instructions,0
Config.IMU,Width,1
SM 25,RegistersWrites,0
SM 27,SPU Instructions,0
SM 14,RegistersReads,0
SM 4,BlockCount,23
SM 15,Cycles,62957
SM 27,Cycles,62957
SM 29,DPU Instructions,72
SM 3,SPU Instructions,0
SM 41,SPU Instructions,0
Config.SPU,Width,1
Config.BRU,WriteBufferSize,5
SM 3,DPU Instructions,72
SM 29,SPU Instructions,0
SM 7,IMU Instructions,1763
SM 31,BRU Instructions,2104
SM 41,BRU Instructions,2224
SM 25,LDS Instructions,1056
SM 10,BRU Instructions,2280
Config.DPU,ReadBufferSize,15
SM 44,SFU Instructions,11133
SM 11,DPU Instructions,72
SM 2,SPU Instructions,0
SM 15,RegistersReads,0
SM 23,RegistersReads,0
SM 26,SFU Instructions,10929
SM 18,BlockCount,22
SM 4,Cycles,62957
SM 13,InstructionsPerCycle,0
SM 26,RegistersReads,0
SM 43,SFU Instructions,11133
SM 30,IMU Instructions,1703
SM 29,IMU Instructions,1703
SM 41,RegistersReads,0
Config.LSU,WriteLatency,1
SM 24,LDS Instructions,1056
SM 39,BRU Instructions,2224
SM 32,InstructionsPerCycle,0
SM 15,InstructionsPerCycle,0
SM 28,DPU Instructions,72
SM 6,RegistersWrites,0
SM 1,LDS Instructions,1104
SM 35,DPU Instructions,72
SM 27,RegistersWrites,0
SM 31,RegistersWrites,0
SM 45,RegistersReads,0
SM 26,LDS Instructions,1048
SM 7,SFU Instructions,11397
SM 12,InstructionsPerCycle,0
Config.LSU,Width,1
SM 12,RegistersWrites,0
Config.SFU,NumSPULanes,32
SM 20,RegistersReads,0
SM 14,Cycles,62957
SM 21,RegistersWrites,0
SM 42,Cycles,62957
Config.LSU,ReadBufferSize,1
SM 7,BRU Instructions,2280
SM 19,InstructionsPerCycle,0
SM 30,SFU Instructions,10929
Config.BRU,DispatchBufferSize,2
SM 10,SFU Instructions,11397
Config.LSU,DispatchBufferSize,2
SM 10,LDS Instructions,1104
SM 4,RegistersWrites,0
SM 18,SFU Instructions,10844
Config.LSU,ReadLatency,1
SM 7,RegistersReads,0
SM 39,IMU Instructions,1731
SM 13,BlockCount,22
SM 37,BlockCount,22
SM 1,RegistersWrites,0
Config.SM,NumRegisters,65536
SM 20,LDS Instructions,1056
Config.BRU,ReadLatency,5
SM 4,IMU Instructions,1779
SM 24,IMU Instructions,1779
SM 45,InstructionsPerCycle,0
Config.DPU,WriteLatency,12
SM 6,BlockCount,23
SM 3,LDS Instructions,1104
SM 9,LDS Instructions,1104
SM 15,SFU Instructions,10580
SM 2,BRU Instructions,2280
SM 32,RegistersReads,0
SM 15,RegistersWrites,0
SM 22,DPU Instructions,72
SM 35,BRU Instructions,2104
SM 20,DPU Instructions,48
SM 25,Cycles,62957
SM 9,BRU Instructions,2280
SM 26,RegistersWrites,0
SM 34,RegistersWrites,0
SM 10,RegistersReads,0
Config.LSU,WriteBufferSize,1
SM 24,RegistersWrites,0
SM 30,DPU Instructions,72
Config.BRU,ReadBufferSize,5
SM 19,SPU Instructions,0
SM 20,IMU Instructions,1740
SM 30,RegistersWrites,0
SM 27,InstructionsPerCycle,0
SM 15,BlockCount,22
SM 24,SFU Instructions,11165
SM 17,InstructionsPerCycle,0
Config.FrontEnd,DispatchLatency,2
