// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > dense_input_V_ap_vld;
    sc_in< sc_lv<64> > dense_input_V;
    sc_out< sc_lv<16> > layer5_out_0_V;
    sc_out< sc_logic > layer5_out_0_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_1_V;
    sc_out< sc_logic > layer5_out_1_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_2_V;
    sc_out< sc_logic > layer5_out_2_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71;
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s* call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s* grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > dense_input_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > dense_input_V_preg;
    sc_signal< sc_lv<64> > dense_input_V_in_sig;
    sc_signal< sc_logic > dense_input_V_ap_vld_preg;
    sc_signal< sc_logic > dense_input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > layer3_out_5_V_reg_841;
    sc_signal< sc_lv<16> > layer3_out_8_V_reg_846;
    sc_signal< sc_lv<16> > layer3_out_14_V_reg_851;
    sc_signal< sc_lv<16> > layer3_out_15_V_reg_856;
    sc_signal< sc_lv<16> > layer3_out_17_V_reg_861;
    sc_signal< sc_lv<16> > layer3_out_20_V_reg_866;
    sc_signal< sc_lv<16> > layer3_out_21_V_reg_871;
    sc_signal< sc_lv<16> > layer3_out_22_V_reg_876;
    sc_signal< sc_lv<16> > layer3_out_23_V_reg_881;
    sc_signal< sc_lv<16> > layer3_out_24_V_reg_886;
    sc_signal< sc_lv<16> > layer3_out_25_V_reg_891;
    sc_signal< sc_lv<16> > layer3_out_31_V_reg_896;
    sc_signal< sc_lv<16> > layer3_out_32_V_reg_901;
    sc_signal< sc_lv<16> > layer3_out_36_V_reg_906;
    sc_signal< sc_lv<16> > layer3_out_37_V_reg_911;
    sc_signal< sc_lv<16> > layer3_out_38_V_reg_916;
    sc_signal< sc_lv<16> > layer3_out_41_V_reg_921;
    sc_signal< sc_lv<16> > layer3_out_45_V_reg_926;
    sc_signal< sc_lv<16> > layer3_out_46_V_reg_931;
    sc_signal< sc_lv<16> > layer3_out_47_V_reg_936;
    sc_signal< sc_lv<16> > layer3_out_49_V_reg_941;
    sc_signal< sc_lv<16> > layer3_out_50_V_reg_946;
    sc_signal< sc_lv<16> > layer3_out_51_V_reg_951;
    sc_signal< sc_lv<16> > layer3_out_52_V_reg_956;
    sc_signal< sc_lv<16> > layer3_out_53_V_reg_961;
    sc_signal< sc_lv<16> > layer3_out_54_V_reg_966;
    sc_signal< sc_lv<16> > layer3_out_58_V_reg_971;
    sc_signal< sc_lv<16> > layer3_out_59_V_reg_976;
    sc_signal< sc_lv<16> > layer3_out_62_V_reg_981;
    sc_signal< sc_lv<16> > layer3_out_63_V_reg_986;
    sc_signal< sc_lv<16> > layer3_out_64_V_reg_991;
    sc_signal< sc_lv<16> > layer3_out_65_V_reg_996;
    sc_signal< sc_lv<16> > layer3_out_68_V_reg_1001;
    sc_signal< sc_lv<16> > layer3_out_70_V_reg_1006;
    sc_signal< sc_lv<16> > layer3_out_71_V_reg_1011;
    sc_signal< sc_lv<16> > layer3_out_72_V_reg_1016;
    sc_signal< sc_lv<16> > layer3_out_74_V_reg_1021;
    sc_signal< sc_lv<16> > layer3_out_75_V_reg_1026;
    sc_signal< sc_lv<16> > layer3_out_76_V_reg_1031;
    sc_signal< sc_lv<16> > layer3_out_77_V_reg_1036;
    sc_signal< sc_lv<16> > layer3_out_80_V_reg_1041;
    sc_signal< sc_lv<16> > layer3_out_81_V_reg_1046;
    sc_signal< sc_lv<16> > layer3_out_82_V_reg_1051;
    sc_signal< sc_lv<16> > layer3_out_83_V_reg_1056;
    sc_signal< sc_lv<16> > layer3_out_86_V_reg_1061;
    sc_signal< sc_lv<16> > layer3_out_87_V_reg_1066;
    sc_signal< sc_lv<16> > layer3_out_88_V_reg_1071;
    sc_signal< sc_lv<16> > layer3_out_89_V_reg_1076;
    sc_signal< sc_lv<16> > layer3_out_93_V_reg_1081;
    sc_signal< sc_lv<16> > layer3_out_94_V_reg_1086;
    sc_signal< sc_lv<16> > layer3_out_95_V_reg_1091;
    sc_signal< sc_lv<16> > layer3_out_96_V_reg_1096;
    sc_signal< sc_lv<16> > layer3_out_97_V_reg_1101;
    sc_signal< sc_lv<16> > layer3_out_99_V_reg_1106;
    sc_signal< sc_lv<16> > layer3_out_104_V_reg_1111;
    sc_signal< sc_lv<16> > layer3_out_106_V_reg_1116;
    sc_signal< sc_lv<16> > layer3_out_112_V_reg_1121;
    sc_signal< sc_lv<16> > layer3_out_113_V_reg_1126;
    sc_signal< sc_lv<16> > layer3_out_115_V_reg_1131;
    sc_signal< sc_lv<16> > layer3_out_116_V_reg_1136;
    sc_signal< sc_lv<16> > layer3_out_118_V_reg_1141;
    sc_signal< sc_lv<16> > layer3_out_121_V_reg_1146;
    sc_signal< sc_lv<16> > layer3_out_123_V_reg_1151;
    sc_signal< sc_lv<16> > layer3_out_124_V_reg_1156;
    sc_signal< sc_lv<16> > layer3_out_126_V_reg_1161;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ready;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_8;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_9;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_10;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_11;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_12;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_13;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_14;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_15;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_16;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_17;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_18;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_19;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_20;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_21;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_22;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_23;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_24;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_25;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_26;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_27;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_28;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_29;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_30;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_31;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_32;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_33;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_34;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_35;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_36;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_37;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_38;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_39;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_40;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_41;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_42;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_43;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_44;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_45;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_46;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_47;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_48;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_49;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_50;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_51;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_52;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_53;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_54;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_55;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_56;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_57;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_58;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_59;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_60;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_61;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_62;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_63;
    sc_signal< sc_lv<16> > call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_64;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_2;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call141;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call141;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call141;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call141;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp139;
    sc_signal< sc_logic > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_35;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_36;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_37;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_38;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_39;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_40;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_41;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_42;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_43;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_44;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_45;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_46;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_47;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_48;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_49;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_50;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_51;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_52;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_53;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_54;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_55;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_56;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_57;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_58;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_59;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_60;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_61;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_62;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_63;
    sc_signal< sc_lv<16> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146_ap_return_64;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_start;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_done;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_idle;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_ready;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_ce;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_return_0;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_return_1;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_return_2;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call145;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call145;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call145;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call145;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call145;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp144;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp139();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp144();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call141();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call145();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call141();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call145();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call141();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call145();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call141();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call145();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call141();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call145();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_dense_input_V_ap_vld_in_sig();
    void thread_dense_input_V_blk_n();
    void thread_dense_input_V_in_sig();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_start();
    void thread_layer5_out_0_V();
    void thread_layer5_out_0_V_ap_vld();
    void thread_layer5_out_1_V();
    void thread_layer5_out_1_V_ap_vld();
    void thread_layer5_out_2_V();
    void thread_layer5_out_2_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
