<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/nicag/Desktop/Organosi Project/MEMSTAGE_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="memstage_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/memstage_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_tb/mem_wren" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wren</obj_property>
      <obj_property name="ObjectShortName">mem_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_tb/alu_mem_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_mem_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_tb/mem_datain" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_datain[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_datain[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_tb/mem_dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dataout[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dataout[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
