// Seed: 1251530289
module module_0;
  assign id_1 = -1'h0;
  always if (1'b0) id_2 = 1'b0;
  wire id_3, id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  tri id_9, id_10;
  tri1 id_11, id_12 = (1) + id_10, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_20;
  xor primCall (id_10, id_11, id_14, id_15, id_16, id_2, id_20, id_21, id_5, id_7, id_9);
  parameter id_21 = 1;
  module_0 modCall_1 ();
endmodule
