# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3a.srcs/sources_1/imports/new/displayASCII.vhd" \
"../../../../project_3a.srcs/sources_1/imports/new/top_displayASCII.vhd" \
"../../../../project_3a.srcs/sim_1/imports/new/tb_top_displayASCII.vhd" \

# Do not sort compile order
nosort
