

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'
================================================================
* Date:           Tue Feb 21 09:47:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30014|    30014|  0.300 ms|  0.300 ms|  30014|  30014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_B_ROWS_MAT_B_COLS  |    30012|    30012|        14|          1|          1|  30000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shiftreg23 = alloca i32 1"   --->   Operation 17 'alloca' 'shiftreg23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 18 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln45"   --->   Operation 21 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i60 %sext_ln45_read"   --->   Operation 22 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i112 0, i112 %shiftreg23"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [real_matmul.cpp:45]   --->   Operation 29 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.31ns)   --->   "%icmp_ln45 = icmp_eq  i15 %indvar_flatten6_load, i15 30000" [real_matmul.cpp:45]   --->   Operation 30 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.94ns)   --->   "%add_ln45_1 = add i15 %indvar_flatten6_load, i15 1" [real_matmul.cpp:45]   --->   Operation 31 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc69, void %for.inc86.preheader.exitStub" [real_matmul.cpp:45]   --->   Operation 32 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_1_load = load i8 %j_1" [real_matmul.cpp:47]   --->   Operation 33 'load' 'j_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [real_matmul.cpp:45]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln45 = add i8 %i_load, i8 1" [real_matmul.cpp:45]   --->   Operation 35 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln47 = icmp_eq  i8 %j_1_load, i8 200" [real_matmul.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%j_1_mid2 = select i1 %icmp_ln47, i8 0, i8 %j_1_load" [real_matmul.cpp:47]   --->   Operation 37 'select' 'j_1_mid2' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln45 = select i1 %icmp_ln47, i8 %add_ln45, i8 %i_load" [real_matmul.cpp:45]   --->   Operation 38 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_42 = trunc i8 %j_1_mid2" [real_matmul.cpp:47]   --->   Operation 39 'trunc' 'empty_42' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %empty_42, i3 0" [real_matmul.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln47 = add i8 %j_1_mid2, i8 1" [real_matmul.cpp:47]   --->   Operation 41 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln47 = store i15 %add_ln45_1, i15 %indvar_flatten6" [real_matmul.cpp:47]   --->   Operation 42 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %select_ln45, i8 %i" [real_matmul.cpp:47]   --->   Operation 43 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %add_ln47, i8 %j_1" [real_matmul.cpp:47]   --->   Operation 44 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 45 [12/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 45 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln45_cast = zext i8 %select_ln45" [real_matmul.cpp:45]   --->   Operation 46 'zext' 'select_ln45_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.52ns)   --->   "%mul156 = mul i17 %select_ln45_cast, i17 410" [real_matmul.cpp:45]   --->   Operation 47 'mul' 'mul156' <Predicate = (!icmp_ln45)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul156, i32 13, i32 16" [real_matmul.cpp:45]   --->   Operation 48 'partselect' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %tmp" [real_matmul.cpp:49]   --->   Operation 49 'zext' 'zext_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 50 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 51 [11/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 51 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 52 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%j_1_mid2_cast = zext i8 %j_1_mid2" [real_matmul.cpp:47]   --->   Operation 53 'zext' 'j_1_mid2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 54 [10/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 54 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i11 %zext_ln49, i11 200" [real_matmul.cpp:49]   --->   Operation 55 'mul' 'mul_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %mul_ln49, i11 %j_1_mid2_cast" [real_matmul.cpp:49]   --->   Operation 56 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 57 [9/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 57 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %mul_ln49, i11 %j_1_mid2_cast" [real_matmul.cpp:49]   --->   Operation 58 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 59 [8/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 59 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 60 [7/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 60 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 61 [6/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 61 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 62 [5/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 62 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 63 [4/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 63 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 64 [3/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 64 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 65 [2/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 65 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln45_cast" [real_matmul.cpp:45]   --->   Operation 67 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/12] (4.38ns)   --->   "%empty_43 = urem i8 %select_ln45, i8 20" [real_matmul.cpp:45]   --->   Operation 69 'urem' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%empty_44 = trunc i5 %empty_43" [real_matmul.cpp:45]   --->   Operation 70 'trunc' 'empty_44' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (7.30ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %mem_addr" [real_matmul.cpp:49]   --->   Operation 71 'read' 'mem_addr_read' <Predicate = (!icmp_ln45 & icmp_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 72 [1/1] (0.95ns)   --->   "%switch_ln49 = switch i5 %empty_44, void %arrayidx658.case.19, i5 0, void %arrayidx658.case.0, i5 1, void %arrayidx658.case.1, i5 2, void %arrayidx658.case.2, i5 3, void %arrayidx658.case.3, i5 4, void %arrayidx658.case.4, i5 5, void %arrayidx658.case.5, i5 6, void %arrayidx658.case.6, i5 7, void %arrayidx658.case.7, i5 8, void %arrayidx658.case.8, i5 9, void %arrayidx658.case.9, i5 10, void %arrayidx658.case.10, i5 11, void %arrayidx658.case.11, i5 12, void %arrayidx658.case.12, i5 13, void %arrayidx658.case.13, i5 14, void %arrayidx658.case.14, i5 15, void %arrayidx658.case.15, i5 16, void %arrayidx658.case.16, i5 17, void %arrayidx658.case.17, i5 18, void %arrayidx658.case.18" [real_matmul.cpp:49]   --->   Operation 72 'switch' 'switch_ln49' <Predicate = (!icmp_ln45)> <Delay = 0.95>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%shiftreg23_load = load i112 %shiftreg23"   --->   Operation 73 'load' 'shiftreg23_load' <Predicate = (!icmp_ln45 & !icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_B_ROWS_MAT_B_COLS_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30000, i64 30000, i64 30000"   --->   Operation 75 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.46ns)   --->   "%shiftreg23_mid2 = select i1 %icmp_ln47, i112 0, i112 %shiftreg23_load" [real_matmul.cpp:47]   --->   Operation 76 'select' 'shiftreg23_mid2' <Predicate = (!icmp_ln45)> <Delay = 1.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%shiftreg23_cast = zext i112 %shiftreg23_mid2" [real_matmul.cpp:47]   --->   Operation 78 'zext' 'shiftreg23_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i11 %add_ln49" [real_matmul.cpp:49]   --->   Operation 79 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%MatB_V_addr = getelementptr i16 %MatB_V, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 80 'getelementptr' 'MatB_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%MatB_V_1_addr = getelementptr i16 %MatB_V_1, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 81 'getelementptr' 'MatB_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%MatB_V_2_addr = getelementptr i16 %MatB_V_2, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 82 'getelementptr' 'MatB_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%MatB_V_3_addr = getelementptr i16 %MatB_V_3, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 83 'getelementptr' 'MatB_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%MatB_V_4_addr = getelementptr i16 %MatB_V_4, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 84 'getelementptr' 'MatB_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%MatB_V_5_addr = getelementptr i16 %MatB_V_5, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 85 'getelementptr' 'MatB_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%MatB_V_6_addr = getelementptr i16 %MatB_V_6, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 86 'getelementptr' 'MatB_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%MatB_V_7_addr = getelementptr i16 %MatB_V_7, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 87 'getelementptr' 'MatB_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%MatB_V_8_addr = getelementptr i16 %MatB_V_8, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 88 'getelementptr' 'MatB_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%MatB_V_9_addr = getelementptr i16 %MatB_V_9, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 89 'getelementptr' 'MatB_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%MatB_V_10_addr = getelementptr i16 %MatB_V_10, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 90 'getelementptr' 'MatB_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%MatB_V_11_addr = getelementptr i16 %MatB_V_11, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 91 'getelementptr' 'MatB_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%MatB_V_12_addr = getelementptr i16 %MatB_V_12, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 92 'getelementptr' 'MatB_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%MatB_V_13_addr = getelementptr i16 %MatB_V_13, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 93 'getelementptr' 'MatB_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%MatB_V_14_addr = getelementptr i16 %MatB_V_14, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 94 'getelementptr' 'MatB_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%MatB_V_15_addr = getelementptr i16 %MatB_V_15, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 95 'getelementptr' 'MatB_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%MatB_V_16_addr = getelementptr i16 %MatB_V_16, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 96 'getelementptr' 'MatB_V_16_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%MatB_V_17_addr = getelementptr i16 %MatB_V_17, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 97 'getelementptr' 'MatB_V_17_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%MatB_V_18_addr = getelementptr i16 %MatB_V_18, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 98 'getelementptr' 'MatB_V_18_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%MatB_V_19_addr = getelementptr i16 %MatB_V_19, i64 0, i64 %zext_ln49_1" [real_matmul.cpp:49]   --->   Operation 99 'getelementptr' 'MatB_V_19_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [real_matmul.cpp:47]   --->   Operation 100 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc66.split._crit_edge, void" [real_matmul.cpp:49]   --->   Operation 101 'br' 'br_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_14 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln49 = br void %for.inc66.split._crit_edge" [real_matmul.cpp:49]   --->   Operation 102 'br' 'br_ln49' <Predicate = (!icmp_ln45 & icmp_ln49)> <Delay = 1.58>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%empty = phi i128 %mem_addr_read, void, i128 %shiftreg23_cast, void %for.inc69" [real_matmul.cpp:49]   --->   Operation 103 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i128 %empty" [real_matmul.cpp:49]   --->   Operation 104 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %empty, i32 16, i32 127" [real_matmul.cpp:49]   --->   Operation 105 'partselect' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_18_addr" [real_matmul.cpp:49]   --->   Operation 106 'store' 'store_ln49' <Predicate = (empty_44 == 18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 107 'br' 'br_ln49' <Predicate = (empty_44 == 18)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_17_addr" [real_matmul.cpp:49]   --->   Operation 108 'store' 'store_ln49' <Predicate = (empty_44 == 17)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 109 'br' 'br_ln49' <Predicate = (empty_44 == 17)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_16_addr" [real_matmul.cpp:49]   --->   Operation 110 'store' 'store_ln49' <Predicate = (empty_44 == 16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 111 'br' 'br_ln49' <Predicate = (empty_44 == 16)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_15_addr" [real_matmul.cpp:49]   --->   Operation 112 'store' 'store_ln49' <Predicate = (empty_44 == 15)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 113 'br' 'br_ln49' <Predicate = (empty_44 == 15)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_14_addr" [real_matmul.cpp:49]   --->   Operation 114 'store' 'store_ln49' <Predicate = (empty_44 == 14)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 115 'br' 'br_ln49' <Predicate = (empty_44 == 14)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_13_addr" [real_matmul.cpp:49]   --->   Operation 116 'store' 'store_ln49' <Predicate = (empty_44 == 13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 117 'br' 'br_ln49' <Predicate = (empty_44 == 13)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_12_addr" [real_matmul.cpp:49]   --->   Operation 118 'store' 'store_ln49' <Predicate = (empty_44 == 12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 119 'br' 'br_ln49' <Predicate = (empty_44 == 12)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_11_addr" [real_matmul.cpp:49]   --->   Operation 120 'store' 'store_ln49' <Predicate = (empty_44 == 11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 121 'br' 'br_ln49' <Predicate = (empty_44 == 11)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_10_addr" [real_matmul.cpp:49]   --->   Operation 122 'store' 'store_ln49' <Predicate = (empty_44 == 10)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 123 'br' 'br_ln49' <Predicate = (empty_44 == 10)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_9_addr" [real_matmul.cpp:49]   --->   Operation 124 'store' 'store_ln49' <Predicate = (empty_44 == 9)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 125 'br' 'br_ln49' <Predicate = (empty_44 == 9)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_8_addr" [real_matmul.cpp:49]   --->   Operation 126 'store' 'store_ln49' <Predicate = (empty_44 == 8)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 127 'br' 'br_ln49' <Predicate = (empty_44 == 8)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_7_addr" [real_matmul.cpp:49]   --->   Operation 128 'store' 'store_ln49' <Predicate = (empty_44 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 129 'br' 'br_ln49' <Predicate = (empty_44 == 7)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_6_addr" [real_matmul.cpp:49]   --->   Operation 130 'store' 'store_ln49' <Predicate = (empty_44 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 131 'br' 'br_ln49' <Predicate = (empty_44 == 6)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_5_addr" [real_matmul.cpp:49]   --->   Operation 132 'store' 'store_ln49' <Predicate = (empty_44 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 133 'br' 'br_ln49' <Predicate = (empty_44 == 5)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_4_addr" [real_matmul.cpp:49]   --->   Operation 134 'store' 'store_ln49' <Predicate = (empty_44 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 135 'br' 'br_ln49' <Predicate = (empty_44 == 4)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_3_addr" [real_matmul.cpp:49]   --->   Operation 136 'store' 'store_ln49' <Predicate = (empty_44 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 137 'br' 'br_ln49' <Predicate = (empty_44 == 3)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_2_addr" [real_matmul.cpp:49]   --->   Operation 138 'store' 'store_ln49' <Predicate = (empty_44 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 139 'br' 'br_ln49' <Predicate = (empty_44 == 2)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_1_addr" [real_matmul.cpp:49]   --->   Operation 140 'store' 'store_ln49' <Predicate = (empty_44 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 141 'br' 'br_ln49' <Predicate = (empty_44 == 1)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_addr" [real_matmul.cpp:49]   --->   Operation 142 'store' 'store_ln49' <Predicate = (empty_44 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 143 'br' 'br_ln49' <Predicate = (empty_44 == 0)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %trunc_ln49, i11 %MatB_V_19_addr" [real_matmul.cpp:49]   --->   Operation 144 'store' 'store_ln49' <Predicate = (empty_44 == 31) | (empty_44 == 30) | (empty_44 == 29) | (empty_44 == 28) | (empty_44 == 27) | (empty_44 == 26) | (empty_44 == 25) | (empty_44 == 24) | (empty_44 == 23) | (empty_44 == 22) | (empty_44 == 21) | (empty_44 == 20) | (empty_44 == 19)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx658.exit" [real_matmul.cpp:49]   --->   Operation 145 'br' 'br_ln49' <Predicate = (empty_44 == 31) | (empty_44 == 30) | (empty_44 == 29) | (empty_44 == 28) | (empty_44 == 27) | (empty_44 == 26) | (empty_44 == 25) | (empty_44 == 24) | (empty_44 == 23) | (empty_44 == 22) | (empty_44 == 21) | (empty_44 == 20) | (empty_44 == 19)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln47 = store i112 %trunc_ln49_1, i112 %shiftreg23" [real_matmul.cpp:47]   --->   Operation 146 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc66" [real_matmul.cpp:47]   --->   Operation 147 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.3ns
The critical path consists of the following:
	'alloca' operation ('j') [24]  (0 ns)
	'load' operation ('j_1_load', real_matmul.cpp:47) on local variable 'j' [45]  (0 ns)
	'icmp' operation ('icmp_ln47', real_matmul.cpp:47) [50]  (1.55 ns)
	'select' operation ('j_1_mid2', real_matmul.cpp:47) [51]  (1.25 ns)
	'add' operation ('add_ln47', real_matmul.cpp:47) [159]  (1.92 ns)
	'store' operation ('store_ln47', real_matmul.cpp:47) of variable 'add_ln47', real_matmul.cpp:47 on local variable 'j' [162]  (1.59 ns)

 <State 2>: 5.57ns
The critical path consists of the following:
	'mul' operation ('mul156', real_matmul.cpp:45) [60]  (4.52 ns)
	'mul' operation of DSP[64] ('mul_ln49', real_matmul.cpp:49) [63]  (1.05 ns)

 <State 3>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 4>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 6>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty_43', real_matmul.cpp:45) [58]  (4.39 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', real_matmul.cpp:45) [38]  (0 ns)
	bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) [91]  (7.3 ns)

 <State 14>: 6.31ns
The critical path consists of the following:
	'load' operation ('shiftreg23_load') on local variable 'shiftreg23' [44]  (0 ns)
	'select' operation ('shiftreg23_mid2', real_matmul.cpp:47) [52]  (1.47 ns)
	multiplexor before 'phi' operation ('empty', real_matmul.cpp:49) with incoming values : ('shiftreg23_cast', real_matmul.cpp:47) ('mem_addr_read', real_matmul.cpp:49) [94]  (1.59 ns)
	'phi' operation ('empty', real_matmul.cpp:49) with incoming values : ('shiftreg23_cast', real_matmul.cpp:47) ('mem_addr_read', real_matmul.cpp:49) [94]  (0 ns)
	'store' operation ('store_ln49', real_matmul.cpp:49) of variable 'trunc_ln49', real_matmul.cpp:49 on array 'MatB_V_17' [102]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
