INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/Mordor/xillyFIFO_test2-master/netlist/edge_det_cw.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/Mordor/xillyFIFO_test2-master/netlist/edge_det.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
