# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../riscv_microprocessor.srcs/sources_1/new/RISCV_package.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/generic_shifter.vhdl" \
"../../../../riscv_microprocessor.srcs/sources_1/new/alu.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/branch_test_unit.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/decoder_pkg.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/register_file.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/program_counter.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/datapath.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/decoder.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/load_store_unit.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/sequencer.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/microprocessor.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_microprocessor_0_0/sim/system_microprocessor_0_0.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_rst_clk_wiz_100M_0/sim/system_rst_clk_wiz_100M_0.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_bram_ctrl_1_1/sim/system_axi_bram_ctrl_1_1.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/sim/system.vhd" \
"../../../../riscv_microprocessor.gen/sources_1/bd/system/hdl/system_wrapper.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/microprocessor_testbench.vhd" \

# Do not sort compile order
nosort
