{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702233856976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702233856977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:44:16 2023 " "Processing started: Sun Dec 10 21:44:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702233856977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233856977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MipsALU -c MipsALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233856977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702233857129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702233857129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/And4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/And4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And4Bit " "Found entity 1: And4Bit" {  } { { "Components/And4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And4Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/And16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/And16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16Bit " "Found entity 1: And16Bit" {  } { { "Components/And16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And16Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/And32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/And32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And32Bit " "Found entity 1: And32Bit" {  } { { "Components/And32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And32Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/And32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/And32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 And32BitTestBench " "Found entity 1: And32BitTestBench" {  } { { "Components/And32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And32BitTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Or4BitLU.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Or4BitLU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or4Bit " "Found entity 1: Or4Bit" {  } { { "Components/Or4BitLU.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or4BitLU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Or16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Or16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16Bit " "Found entity 1: Or16Bit" {  } { { "Components/Or16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or16Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Or32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Or32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or32Bit " "Found entity 1: Or32Bit" {  } { { "Components/Or32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or32Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Or32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Or32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or32BitTestBench " "Found entity 1: Or32BitTestBench" {  } { { "Components/Or32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or32BitTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Xor4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Xor4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor4Bit " "Found entity 1: Xor4Bit" {  } { { "Components/Xor4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor4Bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Xor16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Xor16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor16Bit " "Found entity 1: Xor16Bit" {  } { { "Components/Xor16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor16Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Xor32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Xor32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor32Bit " "Found entity 1: Xor32Bit" {  } { { "Components/Xor32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor32Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Xor32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Xor32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor32BitTestBench " "Found entity 1: Xor32BitTestBench" {  } { { "Components/Xor32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor32BitTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Nor4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Nor4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor4Bit " "Found entity 1: Nor4Bit" {  } { { "Components/Nor4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor4Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Nor16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Nor16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor16Bit " "Found entity 1: Nor16Bit" {  } { { "Components/Nor16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor16Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Nor32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Nor32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor32Bit " "Found entity 1: Nor32Bit" {  } { { "Components/Nor32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor32Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Nor32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Nor32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor32BitTestBench " "Found entity 1: Nor32BitTestBench" {  } { { "Components/Nor32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor32BitTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux8x1_1Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mux8x1_1Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1_1Bit " "Found entity 1: Mux8x1_1Bit" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux8x1_4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mux8x1_4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1_4Bit " "Found entity 1: Mux8x1_4Bit" {  } { { "Components/Mux8x1_4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux8x1_32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mux8x1_32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1_32Bit " "Found entity 1: Mux8x1_32Bit" {  } { { "Components/Mux8x1_32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux8x1_16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mux8x1_16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1_16Bit " "Found entity 1: Mux8x1_16Bit" {  } { { "Components/Mux8x1_16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_16Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux8x1_32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mux8x1_32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1_32BitTestBench " "Found entity 1: Mux8x1_32BitTestBench" {  } { { "Components/Mux8x1_32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/FullAdder1Bit.v " "Can't analyze file -- file Components/FullAdder1Bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702233861128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/FullAdder4Bit.v " "Can't analyze file -- file Components/FullAdder4Bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702233861129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/FullAdder16Bit.v " "Can't analyze file -- file Components/FullAdder16Bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702233861129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/FullAdder32Bit.v " "Can't analyze file -- file Components/FullAdder32Bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702233861129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/FullAdder32BitTestBench.v " "Can't analyze file -- file Components/FullAdder32BitTestBench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702233861130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder1Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder1Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder1Bit " "Found entity 1: CarryLookaheadAdder1Bit" {  } { { "Components/CarryLookaheadAdder1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder4Bit " "Found entity 1: CarryLookaheadAdder4Bit" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder4BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder4BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder4BitTestBench " "Found entity 1: CarryLookaheadAdder4BitTestBench" {  } { { "Components/CarryLookaheadAdder4BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder16Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder16Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder16Bit " "Found entity 1: CarryLookaheadAdder16Bit" {  } { { "Components/CarryLookaheadAdder16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder16BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder16BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder16BitTestBench " "Found entity 1: CarryLookaheadAdder16BitTestBench" {  } { { "Components/CarryLookaheadAdder16BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder32Bit " "Found entity 1: CarryLookaheadAdder32Bit" {  } { { "Components/CarryLookaheadAdder32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadLogic32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadLogic32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadLogic32Bit " "Found entity 1: CarryLookaheadLogic32Bit" {  } { { "Components/CarryLookaheadLogic32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/CarryLookaheadAdder32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/CarryLookaheadAdder32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarryLookaheadAdder32BitTestBench " "Found entity 1: CarryLookaheadAdder32BitTestBench" {  } { { "Components/CarryLookaheadAdder32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Subtractor32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Subtractor32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor32Bit " "Found entity 1: Subtractor32Bit" {  } { { "Components/Subtractor32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Subtractor32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Subtractor32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor32BitTestBench " "Found entity 1: Subtractor32BitTestBench" {  } { { "Components/Subtractor32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/SetLessThen32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/SetLessThen32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SetLessThen32Bit " "Found entity 1: SetLessThen32Bit" {  } { { "Components/SetLessThen32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/SetLessThen32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/SetLessThen32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/SetLessThen32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SetLessThen32BitTestBench " "Found entity 1: SetLessThen32BitTestBench" {  } { { "Components/SetLessThen32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/SetLessThen32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Alu32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Alu32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Bit " "Found entity 1: Alu32Bit" {  } { { "Components/Alu32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Alu32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Alu32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32BitTestBench " "Found entity 1: Alu32BitTestBench" {  } { { "Components/Alu32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ModControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/ModControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModControlUnit " "Found entity 1: ModControlUnit" {  } { { "Components/ModControlUnit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ModDataPath.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/ModDataPath.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModDataPath " "Found entity 1: ModDataPath" {  } { { "Components/ModDataPath.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mod32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mod32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod32Bit " "Found entity 1: Mod32Bit" {  } { { "Components/Mod32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mod32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mod32BitTestBench.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/Mod32BitTestBench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod32BitTestBench " "Found entity 1: Mod32BitTestBench" {  } { { "Components/Mod32BitTestBench.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mod32BitTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ModDataPathWithSUBAndSLT.v 1 1 " "Found 1 design units, including 1 entities, in source file Components/ModDataPathWithSUBAndSLT.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModDataPathWithSUBAndSLT " "Found entity 1: ModDataPathWithSUBAndSLT" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702233861135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOp0 Mux8x1_1Bit.v(8) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(8): created implicit net for \"notOp0\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOp1 Mux8x1_1Bit.v(9) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(9): created implicit net for \"notOp1\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOp2 Mux8x1_1Bit.v(10) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(10): created implicit net for \"notOp2\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 Mux8x1_1Bit.v(12) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(12): created implicit net for \"w1\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 Mux8x1_1Bit.v(13) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(13): created implicit net for \"w2\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 Mux8x1_1Bit.v(14) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(14): created implicit net for \"w3\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 Mux8x1_1Bit.v(15) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(15): created implicit net for \"w4\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 Mux8x1_1Bit.v(16) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(16): created implicit net for \"w5\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 Mux8x1_1Bit.v(17) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(17): created implicit net for \"w6\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 Mux8x1_1Bit.v(18) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(18): created implicit net for \"w7\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 Mux8x1_1Bit.v(19) " "Verilog HDL Implicit Net warning at Mux8x1_1Bit.v(19): created implicit net for \"w8\"" {  } { { "Components/Mux8x1_1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_1Bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aXorB CarryLookaheadAdder1Bit.v(3) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder1Bit.v(3): created implicit net for \"aXorB\"" {  } { { "Components/CarryLookaheadAdder1Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder1Bit.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0c_in CarryLookaheadAdder4Bit.v(18) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(18): created implicit net for \"p0c_in\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 CarryLookaheadAdder4Bit.v(19) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(19): created implicit net for \"c1\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1c1 CarryLookaheadAdder4Bit.v(21) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(21): created implicit net for \"p1c1\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 CarryLookaheadAdder4Bit.v(22) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(22): created implicit net for \"c2\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2c2 CarryLookaheadAdder4Bit.v(24) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(24): created implicit net for \"p2c2\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 CarryLookaheadAdder4Bit.v(25) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(25): created implicit net for \"c3\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3c3 CarryLookaheadAdder4Bit.v(27) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder4Bit.v(27): created implicit net for \"p3c3\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out0 CarryLookaheadAdder16Bit.v(6) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder16Bit.v(6): created implicit net for \"c_out0\"" {  } { { "Components/CarryLookaheadAdder16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out1 CarryLookaheadAdder16Bit.v(7) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder16Bit.v(7): created implicit net for \"c_out1\"" {  } { { "Components/CarryLookaheadAdder16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out2 CarryLookaheadAdder16Bit.v(8) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder16Bit.v(8): created implicit net for \"c_out2\"" {  } { { "Components/CarryLookaheadAdder16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out3 CarryLookaheadAdder16Bit.v(9) " "Verilog HDL Implicit Net warning at CarryLookaheadAdder16Bit.v(9): created implicit net for \"c_out3\"" {  } { { "Components/CarryLookaheadAdder16Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu32Bit " "Elaborating entity \"Alu32Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702233861159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And32Bit And32Bit:and32Bit " "Elaborating entity \"And32Bit\" for hierarchy \"And32Bit:and32Bit\"" {  } { { "Components/Alu32Bit.v" "and32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861165 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[32\] And32Bit.v(2) " "Output port \"result\[32\]\" at And32Bit.v(2) has no driver" {  } { { "Components/And32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And32Bit.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702233861166 "|CarryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16Bit And32Bit:and32Bit\|And16Bit:and1 " "Elaborating entity \"And16Bit\" for hierarchy \"And32Bit:and32Bit\|And16Bit:and1\"" {  } { { "Components/And32Bit.v" "and1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And32Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And4Bit And32Bit:and32Bit\|And16Bit:and1\|And4Bit:and1 " "Elaborating entity \"And4Bit\" for hierarchy \"And32Bit:and32Bit\|And16Bit:and1\|And4Bit:and1\"" {  } { { "Components/And16Bit.v" "and1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/And16Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or32Bit Or32Bit:or32Bit " "Elaborating entity \"Or32Bit\" for hierarchy \"Or32Bit:or32Bit\"" {  } { { "Components/Alu32Bit.v" "or32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861168 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[32\] Or32Bit.v(2) " "Output port \"result\[32\]\" at Or32Bit.v(2) has no driver" {  } { { "Components/Or32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or32Bit.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702233861168 "|Alu32Bit|Or32Bit:or32Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or16Bit Or32Bit:or32Bit\|Or16Bit:or1 " "Elaborating entity \"Or16Bit\" for hierarchy \"Or32Bit:or32Bit\|Or16Bit:or1\"" {  } { { "Components/Or32Bit.v" "or1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or32Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or4Bit Or32Bit:or32Bit\|Or16Bit:or1\|Or4Bit:or1 " "Elaborating entity \"Or4Bit\" for hierarchy \"Or32Bit:or32Bit\|Or16Bit:or1\|Or4Bit:or1\"" {  } { { "Components/Or16Bit.v" "or1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Or16Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor32Bit Xor32Bit:xor32Bit " "Elaborating entity \"Xor32Bit\" for hierarchy \"Xor32Bit:xor32Bit\"" {  } { { "Components/Alu32Bit.v" "xor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861170 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[32\] Xor32Bit.v(2) " "Output port \"result\[32\]\" at Xor32Bit.v(2) has no driver" {  } { { "Components/Xor32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor32Bit.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702233861170 "|CarryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor16Bit Xor32Bit:xor32Bit\|Xor16Bit:xor1 " "Elaborating entity \"Xor16Bit\" for hierarchy \"Xor32Bit:xor32Bit\|Xor16Bit:xor1\"" {  } { { "Components/Xor32Bit.v" "xor1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor32Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor4Bit Xor32Bit:xor32Bit\|Xor16Bit:xor1\|Xor4Bit:xor1 " "Elaborating entity \"Xor4Bit\" for hierarchy \"Xor32Bit:xor32Bit\|Xor16Bit:xor1\|Xor4Bit:xor1\"" {  } { { "Components/Xor16Bit.v" "xor1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Xor16Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor32Bit Nor32Bit:nor32Bit " "Elaborating entity \"Nor32Bit\" for hierarchy \"Nor32Bit:nor32Bit\"" {  } { { "Components/Alu32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861172 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[32\] Nor32Bit.v(2) " "Output port \"result\[32\]\" at Nor32Bit.v(2) has no driver" {  } { { "Components/Nor32Bit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor32Bit.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702233861172 "|Subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor16Bit Nor32Bit:nor32Bit\|Nor16Bit:nor1 " "Elaborating entity \"Nor16Bit\" for hierarchy \"Nor32Bit:nor32Bit\|Nor16Bit:nor1\"" {  } { { "Components/Nor32Bit.v" "nor1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor32Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor4Bit Nor32Bit:nor32Bit\|Nor16Bit:nor1\|Nor4Bit:nor1 " "Elaborating entity \"Nor4Bit\" for hierarchy \"Nor32Bit:nor32Bit\|Nor16Bit:nor1\|Nor4Bit:nor1\"" {  } { { "Components/Nor16Bit.v" "nor1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Nor16Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetLessThen32Bit SetLessThen32Bit:setLessThen32Bit " "Elaborating entity \"SetLessThen32Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\"" {  } { { "Components/Alu32Bit.v" "setLessThen32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor32Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit " "Elaborating entity \"Subtractor32Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\"" {  } { { "Components/SetLessThen32Bit.v" "subtractor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/SetLessThen32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookaheadAdder32Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit " "Elaborating entity \"CarryLookaheadAdder32Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\"" {  } { { "Components/Subtractor32Bit.v" "carryLookaheadAdder32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookaheadLogic32Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit " "Elaborating entity \"CarryLookaheadLogic32Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit\"" {  } { { "Components/CarryLookaheadAdder32Bit.v" "carryLookaheadLogic32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder32Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookaheadAdder16Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1 " "Elaborating entity \"CarryLookaheadAdder16Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1\"" {  } { { "Components/CarryLookaheadAdder32Bit.v" "carryLookaheadAdder16Bit1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder32Bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookaheadAdder4Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1\|CarryLookaheadAdder4Bit:carryLookaheadAdder4Bit1 " "Elaborating entity \"CarryLookaheadAdder4Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1\|CarryLookaheadAdder4Bit:carryLookaheadAdder4Bit1\"" {  } { { "Components/CarryLookaheadAdder16Bit.v" "carryLookaheadAdder4Bit1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder16Bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryLookaheadAdder1Bit SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1\|CarryLookaheadAdder4Bit:carryLookaheadAdder4Bit1\|CarryLookaheadAdder1Bit:carryLookaheadAdder1Bit1 " "Elaborating entity \"CarryLookaheadAdder1Bit\" for hierarchy \"SetLessThen32Bit:setLessThen32Bit\|Subtractor32Bit:subtractor32Bit\|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit\|CarryLookaheadAdder16Bit:carryLookaheadAdder16Bit1\|CarryLookaheadAdder4Bit:carryLookaheadAdder4Bit1\|CarryLookaheadAdder1Bit:carryLookaheadAdder1Bit1\"" {  } { { "Components/CarryLookaheadAdder4Bit.v" "carryLookaheadAdder1Bit1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadAdder4Bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod32Bit Mod32Bit:mod32Bit " "Elaborating entity \"Mod32Bit\" for hierarchy \"Mod32Bit:mod32Bit\"" {  } { { "Components/Alu32Bit.v" "mod32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModControlUnit Mod32Bit:mod32Bit\|ModControlUnit:control " "Elaborating entity \"ModControlUnit\" for hierarchy \"Mod32Bit:mod32Bit\|ModControlUnit:control\"" {  } { { "Components/Mod32Bit.v" "control" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mod32Bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861239 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState ModControlUnit.v(29) " "Verilog HDL Always Construct warning at ModControlUnit.v(29): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ModControlUnit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModControlUnit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702233861239 "|Mod32Bit|ModControlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.RESULT ModControlUnit.v(29) " "Inferred latch for \"nextState.RESULT\" at ModControlUnit.v(29)" {  } { { "Components/ModControlUnit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModControlUnit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModControlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SUBTRACT ModControlUnit.v(29) " "Inferred latch for \"nextState.SUBTRACT\" at ModControlUnit.v(29)" {  } { { "Components/ModControlUnit.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModControlUnit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModControlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModDataPathWithSUBAndSLT Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath " "Elaborating entity \"ModDataPathWithSUBAndSLT\" for hierarchy \"Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\"" {  } { { "Components/Mod32Bit.v" "datapath" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mod32Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ModDataPathWithSUBAndSLT.v(43) " "Verilog HDL Always Construct warning at ModDataPathWithSUBAndSLT.v(43): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[0\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[1\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[2\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[3\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[4\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[5\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[6\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[7\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861240 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[8\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[9\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[10\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[11\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[12\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[13\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[14\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[15\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[16\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[17\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[18\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[19\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[20\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[21\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[22\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[23\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[24\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[25\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[26\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[27\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[28\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[29\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[30\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ModDataPathWithSUBAndSLT.v(46) " "Inferred latch for \"result\[31\]\" at ModDataPathWithSUBAndSLT.v(46)" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233861241 "|Mod32Bit|ModDataPathWithSUBAndSLT:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1_32Bit Mux8x1_32Bit:mux8x1_32Bit " "Elaborating entity \"Mux8x1_32Bit\" for hierarchy \"Mux8x1_32Bit:mux8x1_32Bit\"" {  } { { "Components/Alu32Bit.v" "mux8x1_32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1_16Bit Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1 " "Elaborating entity \"Mux8x1_16Bit\" for hierarchy \"Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1\"" {  } { { "Components/Mux8x1_32Bit.v" "mux1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_32Bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1_4Bit Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1\|Mux8x1_4Bit:mux1 " "Elaborating entity \"Mux8x1_4Bit\" for hierarchy \"Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1\|Mux8x1_4Bit:mux1\"" {  } { { "Components/Mux8x1_16Bit.v" "mux1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_16Bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1_1Bit Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1\|Mux8x1_4Bit:mux1\|Mux8x1_1Bit:mux1 " "Elaborating entity \"Mux8x1_1Bit\" for hierarchy \"Mux8x1_32Bit:mux8x1_32Bit\|Mux8x1_16Bit:mux1\|Mux8x1_4Bit:mux1\|Mux8x1_1Bit:mux1\"" {  } { { "Components/Mux8x1_4Bit.v" "mux1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Mux8x1_4Bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233861301 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 a1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861387 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 a1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861387 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 a1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861387 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 x1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861388 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 x1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861388 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 x1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861388 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 nor32Bit 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861389 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 nor32Bit 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861389 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 nor32Bit 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861389 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 a1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 a1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 a1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 x1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 x1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 x1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861392 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 nor32Bit 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861393 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 nor32Bit 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861393 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 nor32Bit 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861393 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 a1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861396 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 a1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861396 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 a1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861397 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 x1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861397 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 x1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861397 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 x1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861397 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 nor32Bit 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861398 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 nor32Bit 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861398 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 nor32Bit 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"nor32Bit\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/Subtractor32Bit.v" "nor32Bit" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Subtractor32Bit.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861398 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|Nor32Bit:nor32Bit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 a1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861400 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 a1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861401 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 a1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"a1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "a1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861401 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|And32Bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 x1 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702233861401 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 x1 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861401 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 x1 32 33 " "Port \"ordered port 2\" on the entity instantiation of \"x1\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "Components/CarryLookaheadLogic32Bit.v" "x1" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/CarryLookaheadLogic32Bit.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702233861401 "|Alu32Bit|SetLessThen32Bit:setLessThen32Bit|Subtractor32Bit:subtractor32Bit|CarryLookaheadAdder32Bit:carryLookaheadAdder32Bit|CarryLookaheadLogic32Bit:carryLookaheadLogic32Bit|Xor32Bit:x1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[31\] " "Net \"sltResult\[31\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[31\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[30\] " "Net \"sltResult\[30\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[30\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[29\] " "Net \"sltResult\[29\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[29\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[28\] " "Net \"sltResult\[28\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[28\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[27\] " "Net \"sltResult\[27\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[27\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[26\] " "Net \"sltResult\[26\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[26\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[25\] " "Net \"sltResult\[25\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[25\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[24\] " "Net \"sltResult\[24\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[24\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[23\] " "Net \"sltResult\[23\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[23\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[22\] " "Net \"sltResult\[22\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[22\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[21\] " "Net \"sltResult\[21\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[21\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[20\] " "Net \"sltResult\[20\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[20\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[19\] " "Net \"sltResult\[19\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[19\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[18\] " "Net \"sltResult\[18\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[18\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[17\] " "Net \"sltResult\[17\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[17\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[16\] " "Net \"sltResult\[16\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[16\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[15\] " "Net \"sltResult\[15\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[15\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[14\] " "Net \"sltResult\[14\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[14\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[13\] " "Net \"sltResult\[13\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[13\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[12\] " "Net \"sltResult\[12\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[12\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[11\] " "Net \"sltResult\[11\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[11\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[10\] " "Net \"sltResult\[10\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[10\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[9\] " "Net \"sltResult\[9\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[9\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[8\] " "Net \"sltResult\[8\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[8\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[7\] " "Net \"sltResult\[7\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[7\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[6\] " "Net \"sltResult\[6\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[6\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[5\] " "Net \"sltResult\[5\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[5\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[4\] " "Net \"sltResult\[4\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[4\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[3\] " "Net \"sltResult\[3\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[3\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[2\] " "Net \"sltResult\[2\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[2\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[1\] " "Net \"sltResult\[1\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[1\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861407 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702233861407 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[31\] " "Net \"sltResult\[31\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[31\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[30\] " "Net \"sltResult\[30\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[30\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[29\] " "Net \"sltResult\[29\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[29\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[28\] " "Net \"sltResult\[28\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[28\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[27\] " "Net \"sltResult\[27\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[27\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[26\] " "Net \"sltResult\[26\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[26\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[25\] " "Net \"sltResult\[25\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[25\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[24\] " "Net \"sltResult\[24\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[24\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[23\] " "Net \"sltResult\[23\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[23\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[22\] " "Net \"sltResult\[22\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[22\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[21\] " "Net \"sltResult\[21\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[21\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[20\] " "Net \"sltResult\[20\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[20\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[19\] " "Net \"sltResult\[19\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[19\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[18\] " "Net \"sltResult\[18\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[18\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[17\] " "Net \"sltResult\[17\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[17\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[16\] " "Net \"sltResult\[16\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[16\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[15\] " "Net \"sltResult\[15\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[15\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[14\] " "Net \"sltResult\[14\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[14\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[13\] " "Net \"sltResult\[13\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[13\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[12\] " "Net \"sltResult\[12\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[12\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[11\] " "Net \"sltResult\[11\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[11\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[10\] " "Net \"sltResult\[10\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[10\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[9\] " "Net \"sltResult\[9\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[9\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[8\] " "Net \"sltResult\[8\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[8\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[7\] " "Net \"sltResult\[7\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[7\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[6\] " "Net \"sltResult\[6\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[6\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[5\] " "Net \"sltResult\[5\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[5\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[4\] " "Net \"sltResult\[4\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[4\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[3\] " "Net \"sltResult\[3\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[3\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[2\] " "Net \"sltResult\[2\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[2\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[1\] " "Net \"sltResult\[1\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[1\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861408 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702233861408 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[31\] " "Net \"sltResult\[31\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[31\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[30\] " "Net \"sltResult\[30\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[30\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[29\] " "Net \"sltResult\[29\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[29\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[28\] " "Net \"sltResult\[28\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[28\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[27\] " "Net \"sltResult\[27\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[27\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[26\] " "Net \"sltResult\[26\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[26\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[25\] " "Net \"sltResult\[25\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[25\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[24\] " "Net \"sltResult\[24\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[24\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[23\] " "Net \"sltResult\[23\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[23\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[22\] " "Net \"sltResult\[22\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[22\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[21\] " "Net \"sltResult\[21\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[21\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[20\] " "Net \"sltResult\[20\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[20\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[19\] " "Net \"sltResult\[19\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[19\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[18\] " "Net \"sltResult\[18\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[18\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[17\] " "Net \"sltResult\[17\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[17\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[16\] " "Net \"sltResult\[16\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[16\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[15\] " "Net \"sltResult\[15\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[15\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[14\] " "Net \"sltResult\[14\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[14\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[13\] " "Net \"sltResult\[13\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[13\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[12\] " "Net \"sltResult\[12\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[12\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[11\] " "Net \"sltResult\[11\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[11\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[10\] " "Net \"sltResult\[10\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[10\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[9\] " "Net \"sltResult\[9\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[9\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[8\] " "Net \"sltResult\[8\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[8\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[7\] " "Net \"sltResult\[7\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[7\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[6\] " "Net \"sltResult\[6\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[6\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[5\] " "Net \"sltResult\[5\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[5\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[4\] " "Net \"sltResult\[4\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[4\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[3\] " "Net \"sltResult\[3\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[3\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[2\] " "Net \"sltResult\[2\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[2\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[1\] " "Net \"sltResult\[1\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[1\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861409 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702233861409 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[31\] " "Net \"sltResult\[31\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[31\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[30\] " "Net \"sltResult\[30\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[30\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[29\] " "Net \"sltResult\[29\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[29\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[28\] " "Net \"sltResult\[28\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[28\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[27\] " "Net \"sltResult\[27\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[27\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[26\] " "Net \"sltResult\[26\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[26\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[25\] " "Net \"sltResult\[25\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[25\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[24\] " "Net \"sltResult\[24\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[24\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[23\] " "Net \"sltResult\[23\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[23\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[22\] " "Net \"sltResult\[22\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[22\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[21\] " "Net \"sltResult\[21\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[21\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[20\] " "Net \"sltResult\[20\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[20\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[19\] " "Net \"sltResult\[19\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[19\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[18\] " "Net \"sltResult\[18\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[18\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[17\] " "Net \"sltResult\[17\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[17\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[16\] " "Net \"sltResult\[16\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[16\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[15\] " "Net \"sltResult\[15\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[15\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[14\] " "Net \"sltResult\[14\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[14\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[13\] " "Net \"sltResult\[13\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[13\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[12\] " "Net \"sltResult\[12\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[12\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[11\] " "Net \"sltResult\[11\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[11\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[10\] " "Net \"sltResult\[10\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[10\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[9\] " "Net \"sltResult\[9\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[9\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[8\] " "Net \"sltResult\[8\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[8\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[7\] " "Net \"sltResult\[7\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[7\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[6\] " "Net \"sltResult\[6\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[6\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[5\] " "Net \"sltResult\[5\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[5\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[4\] " "Net \"sltResult\[4\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[4\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[3\] " "Net \"sltResult\[3\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[3\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[2\] " "Net \"sltResult\[2\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[2\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[1\] " "Net \"sltResult\[1\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[1\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861411 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702233861411 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[31\] " "Net \"sltResult\[31\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[31\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[30\] " "Net \"sltResult\[30\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[30\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[29\] " "Net \"sltResult\[29\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[29\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[28\] " "Net \"sltResult\[28\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[28\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[27\] " "Net \"sltResult\[27\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[27\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[26\] " "Net \"sltResult\[26\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[26\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[25\] " "Net \"sltResult\[25\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[25\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[24\] " "Net \"sltResult\[24\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[24\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[23\] " "Net \"sltResult\[23\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[23\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[22\] " "Net \"sltResult\[22\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[22\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[21\] " "Net \"sltResult\[21\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[21\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[20\] " "Net \"sltResult\[20\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[20\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[19\] " "Net \"sltResult\[19\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[19\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[18\] " "Net \"sltResult\[18\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[18\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[17\] " "Net \"sltResult\[17\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[17\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[16\] " "Net \"sltResult\[16\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[16\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[15\] " "Net \"sltResult\[15\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[15\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[14\] " "Net \"sltResult\[14\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[14\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[13\] " "Net \"sltResult\[13\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[13\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[12\] " "Net \"sltResult\[12\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[12\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[11\] " "Net \"sltResult\[11\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[11\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[10\] " "Net \"sltResult\[10\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[10\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[9\] " "Net \"sltResult\[9\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[9\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[8\] " "Net \"sltResult\[8\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[8\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[7\] " "Net \"sltResult\[7\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[7\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[6\] " "Net \"sltResult\[6\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[6\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[5\] " "Net \"sltResult\[5\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[5\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[4\] " "Net \"sltResult\[4\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[4\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[3\] " "Net \"sltResult\[3\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[3\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[2\] " "Net \"sltResult\[2\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[2\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sltResult\[1\] " "Net \"sltResult\[1\]\" is missing source, defaulting to GND" {  } { { "Components/Alu32Bit.v" "sltResult\[1\]" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/Alu32Bit.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702233861412 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702233861412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702233861911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[29\] " "Latch Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[29\] " "Ports D and ENA on the latch are fed by the same signal Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[29\]" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702233861917 ""}  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702233861917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[30\] " "Latch Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[30\] " "Ports D and ENA on the latch are fed by the same signal Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[30\]" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702233861917 ""}  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702233861917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[31\] " "Latch Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[31\] " "Ports D and ENA on the latch are fed by the same signal Mod32Bit:mod32Bit\|ModDataPathWithSUBAndSLT:datapath\|temp\[31\]" {  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702233861917 ""}  } { { "Components/ModDataPathWithSUBAndSLT.v" "" { Text "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/Components/ModDataPathWithSUBAndSLT.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702233861917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702233862189 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702233862577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702233862577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702233862609 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702233862609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702233862609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702233862609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702233862617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:44:22 2023 " "Processing ended: Sun Dec 10 21:44:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702233862617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702233862617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702233862617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702233862617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702233863036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702233863036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:44:22 2023 " "Processing started: Sun Dec 10 21:44:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702233863036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702233863036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702233863036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702233863052 ""}
{ "Info" "0" "" "Project  = MipsALU" {  } {  } 0 0 "Project  = MipsALU" 0 0 "Fitter" 0 0 1702233863053 ""}
{ "Info" "0" "" "Revision = MipsALU" {  } {  } 0 0 "Revision = MipsALU" 0 0 "Fitter" 0 0 1702233863053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702233863136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702233863136 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MipsALU 5CEBA9F31C8 " "Selected device 5CEBA9F31C8 for design \"MipsALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702233863139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702233863171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702233863171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702233863563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702233863572 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702233863600 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702233863718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702233869006 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 35 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 35 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702233869157 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702233869157 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233869157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702233869160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702233869160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702233869161 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702233869161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702233869162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702233869162 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702233869616 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MipsALU.sdc " "Synopsys Design Constraints File file not found: 'MipsALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702233869616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702233869617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: datab  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702233869619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702233869619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702233869620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702233869621 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702233869621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702233869636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702233869637 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702233869637 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233869671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702233875370 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702233875547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233876788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702233879221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702233881311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233881311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702233882002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X36_Y0 X47_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10" {  } { { "loc" "" { Generic "/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10"} { { 12 { 0 ""} 36 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702233887365 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702233887365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702233899262 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702233899262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233899264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702233900300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702233900329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702233900678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702233900678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702233901271 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702233904319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2614 " "Peak virtual memory: 2614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702233904939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:45:04 2023 " "Processing ended: Sun Dec 10 21:45:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702233904939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702233904939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702233904939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702233904939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702233905440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702233905440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:45:05 2023 " "Processing started: Sun Dec 10 21:45:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702233905440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702233905440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702233905440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702233905804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702233912031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702233912609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:45:12 2023 " "Processing ended: Sun Dec 10 21:45:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702233912609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702233912609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702233912609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702233912609 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702233913198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702233913541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702233913542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:45:13 2023 " "Processing started: Sun Dec 10 21:45:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702233913542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702233913542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MipsALU -c MipsALU " "Command: quartus_sta MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702233913542 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702233913561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702233913813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702233913813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233913848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233913848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702233914414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MipsALU.sdc " "Synopsys Design Constraints File file not found: 'MipsALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702233914431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233914431 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702233914433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " "create_clock -period 1.000 -name Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702233914433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name b\[0\] b\[0\] " "create_clock -period 1.000 -name b\[0\] b\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702233914433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702233914433 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702233914434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702233914434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702233914434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702233914434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702233914435 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702233914439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702233914450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702233914450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.988 " "Worst-case setup slack is -11.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.988            -359.028 b\[0\]  " "  -11.988            -359.028 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.777             -23.454 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "  -11.777             -23.454 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.339            -267.443 CLK  " "   -8.339            -267.443 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233914450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLK  " "    0.433               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.428               0.000 b\[0\]  " "    4.428               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.511               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    4.511               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233914451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233914451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233914452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -39.112 CLK  " "   -0.724             -39.112 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 b\[0\]  " "    0.186               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.330               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233914452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233914452 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702233914460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702233914480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702233915436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702233915514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702233915514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702233915515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702233915517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702233915517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.045 " "Worst-case setup slack is -12.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.045            -358.695 b\[0\]  " "  -12.045            -358.695 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.638             -23.182 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "  -11.638             -23.182 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.950            -254.397 CLK  " "   -7.950            -254.397 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233915517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.420 " "Worst-case hold slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 CLK  " "    0.420               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.102               0.000 b\[0\]  " "    4.102               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.593               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    4.593               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233915518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233915519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233915519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -39.557 CLK  " "   -0.724             -39.557 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 b\[0\]  " "    0.085               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.307               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233915519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233915519 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702233915528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702233915680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702233916276 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702233916321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702233916321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702233916322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702233916323 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702233916323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.535 " "Worst-case setup slack is -6.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.535            -194.397 b\[0\]  " "   -6.535            -194.397 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.244              -8.481 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "   -4.244              -8.481 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981             -95.287 CLK  " "   -2.981             -95.287 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLK  " "    0.176               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    1.919               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.510               0.000 b\[0\]  " "    2.510               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233916325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233916325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.072 " "Worst-case minimum pulse width slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.570 b\[0\]  " "   -0.072              -0.570 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -2.381 CLK  " "   -0.071              -2.381 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.465               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916326 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702233916333 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702233916431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702233916431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702233916432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702233916433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702233916433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.579 " "Worst-case setup slack is -5.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579            -166.545 b\[0\]  " "   -5.579            -166.545 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921              -7.815 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "   -3.921              -7.815 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -82.271 CLK  " "   -2.596             -82.271 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLK  " "    0.167               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    1.850               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 b\[0\]  " "    2.164               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233916435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702233916436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.074 " "Worst-case minimum pulse width slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -2.504 CLK  " "   -0.074              -2.504 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.612 b\[0\]  " "   -0.071              -0.612 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.461               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702233916436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702233916436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702233917403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702233917407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702233917428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:45:17 2023 " "Processing ended: Sun Dec 10 21:45:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702233917428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702233917428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702233917428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702233917428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702233918392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702233918392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:45:18 2023 " "Processing started: Sun Dec 10 21:45:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702233918392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702233918392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702233918392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702233918786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MipsALU.vo /home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/simulation/modelsim/ simulation " "Generated file MipsALU.vo in folder \"/home/yusuf/Desktop/ORG 2. odev/YusufArslanProject2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702233918866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702233918892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:45:18 2023 " "Processing ended: Sun Dec 10 21:45:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702233918892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702233918892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702233918892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702233918892 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 250 s " "Quartus Prime Full Compilation was successful. 0 errors, 250 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702233918964 ""}
