
GPS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000294  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00000294  00000328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800068  00800068  00000330  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000330  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000090  00000000  00000000  00000360  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000979  00000000  00000000  000003f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002c5  00000000  00000000  00000d69  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000369  00000000  00000000  0000102e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000180  00000000  00000000  00001398  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000249  00000000  00000000  00001518  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000004cb  00000000  00000000  00001761  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000080  00000000  00000000  00001c2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e9       	ldi	r30, 0x94	; 148
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a8 36       	cpi	r26, 0x68	; 104
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a8 e6       	ldi	r26, 0x68	; 104
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 36       	cpi	r26, 0x6D	; 109
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 36 01 	call	0x26c	; 0x26c <main>
  8a:	0c 94 48 01 	jmp	0x290	; 0x290 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <i2cstart>:
uint8_t twi_status_register;
void ssd1306_command(uint8_t data);

uint8_t i2cstart(void)
{
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
  92:	84 ea       	ldi	r24, 0xA4	; 164
  94:	86 bf       	out	0x36, r24	; 54
	while(!(TWCR & (1<<TWINT)));
  96:	06 b6       	in	r0, 0x36	; 54
  98:	07 fe       	sbrs	r0, 7
  9a:	fd cf       	rjmp	.-6      	; 0x96 <i2cstart+0x4>

	twi_status_register = TW_STATUS & 0xF8;
  9c:	81 b1       	in	r24, 0x01	; 1
  9e:	88 7f       	andi	r24, 0xF8	; 248
  a0:	80 93 6c 00 	sts	0x006C, r24
	if ((twi_status_register != TW_START) && (twi_status_register != TW_REP_START))
  a4:	88 30       	cpi	r24, 0x08	; 8
  a6:	11 f0       	breq	.+4      	; 0xac <i2cstart+0x1a>
  a8:	80 31       	cpi	r24, 0x10	; 16
  aa:	91 f4       	brne	.+36     	; 0xd0 <i2cstart+0x3e>
	return 1;

	TWDR = I2CADDR;
  ac:	88 e7       	ldi	r24, 0x78	; 120
  ae:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
  b0:	84 e8       	ldi	r24, 0x84	; 132
  b2:	86 bf       	out	0x36, r24	; 54

	while(!(TWCR & (1<<TWINT)));
  b4:	06 b6       	in	r0, 0x36	; 54
  b6:	07 fe       	sbrs	r0, 7
  b8:	fd cf       	rjmp	.-6      	; 0xb4 <i2cstart+0x22>

	twi_status_register = TW_STATUS & 0xF8;
  ba:	91 b1       	in	r25, 0x01	; 1
  bc:	98 7f       	andi	r25, 0xF8	; 248
  be:	90 93 6c 00 	sts	0x006C, r25
	if ((twi_status_register != TW_MT_SLA_ACK) && (twi_status_register != TW_MR_SLA_ACK))
  c2:	98 31       	cpi	r25, 0x18	; 24
  c4:	39 f0       	breq	.+14     	; 0xd4 <i2cstart+0x42>
  c6:	81 e0       	ldi	r24, 0x01	; 1
  c8:	90 34       	cpi	r25, 0x40	; 64
  ca:	29 f4       	brne	.+10     	; 0xd6 <i2cstart+0x44>
  cc:	80 e0       	ldi	r24, 0x00	; 0
  ce:	08 95       	ret
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
	while(!(TWCR & (1<<TWINT)));

	twi_status_register = TW_STATUS & 0xF8;
	if ((twi_status_register != TW_START) && (twi_status_register != TW_REP_START))
	return 1;
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	08 95       	ret
	if ((twi_status_register != TW_MT_SLA_ACK) && (twi_status_register != TW_MR_SLA_ACK))
	{
		return 1;
	}

	return 0;
  d4:	80 e0       	ldi	r24, 0x00	; 0
}
  d6:	08 95       	ret

000000d8 <i2cwrite>:

uint8_t i2cwrite(uint8_t data)
{
	TWDR = data;
  d8:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
  da:	84 e8       	ldi	r24, 0x84	; 132
  dc:	86 bf       	out	0x36, r24	; 54

	while(!(TWCR & (1<<TWINT)));
  de:	06 b6       	in	r0, 0x36	; 54
  e0:	07 fe       	sbrs	r0, 7
  e2:	fd cf       	rjmp	.-6      	; 0xde <i2cwrite+0x6>

	twi_status_register = TW_STATUS & 0xF8;
  e4:	91 b1       	in	r25, 0x01	; 1
  e6:	98 7f       	andi	r25, 0xF8	; 248
  e8:	90 93 6c 00 	sts	0x006C, r25
	if (twi_status_register != TW_MT_DATA_ACK)
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	98 32       	cpi	r25, 0x28	; 40
  f0:	09 f4       	brne	.+2      	; 0xf4 <i2cwrite+0x1c>
  f2:	80 e0       	ldi	r24, 0x00	; 0
	return 1;
	else
	return 0;
}
  f4:	08 95       	ret

000000f6 <i2cstop>:

void i2cstop(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
  f6:	84 e9       	ldi	r24, 0x94	; 148
  f8:	86 bf       	out	0x36, r24	; 54
	while(TWCR & (1<<TWSTO));
  fa:	06 b6       	in	r0, 0x36	; 54
  fc:	04 fc       	sbrc	r0, 4
  fe:	fd cf       	rjmp	.-6      	; 0xfa <i2cstop+0x4>
}
 100:	08 95       	ret

00000102 <ssd1306_command>:
	//if(i == 18) return;
	//}
}	

void ssd1306_command(uint8_t data)
{
 102:	cf 93       	push	r28
 104:	c8 2f       	mov	r28, r24
	i2cstart();
 106:	0e 94 49 00 	call	0x92	; 0x92 <i2cstart>
	i2cwrite(0x00);      // Co = 0, D/C = 0
 10a:	80 e0       	ldi	r24, 0x00	; 0
 10c:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(data);
 110:	8c 2f       	mov	r24, r28
 112:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cstop();
 116:	0e 94 7b 00 	call	0xf6	; 0xf6 <i2cstop>
	//return;
	//
///*Stop bit*/
	//TWCR = (1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
	//while(TWCR & (1<<TWSTO));
}
 11a:	cf 91       	pop	r28
 11c:	08 95       	ret

0000011e <InitI2C>:
}
	
void InitI2C()
{
	//int i = 0;
	TWBR = TWBR_VALUE;
 11e:	88 e4       	ldi	r24, 0x48	; 72
 120:	80 b9       	out	0x00, r24	; 0
	TWSR = 0;
 122:	11 b8       	out	0x01, r1	; 1
	//while(1)
	//{
		//ssd1306_command(init[i]);
		//i++;
	//
	ssd1306_command(SSD1306_DISPLAYOFF);                    // 0xAE
 124:	8e ea       	ldi	r24, 0xAE	; 174
 126:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_SETDISPLAYCLOCKDIV);            // 0xD5
 12a:	85 ed       	ldi	r24, 0xD5	; 213
 12c:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(0x80);                                  // the suggested ratio 0x80
 130:	80 e8       	ldi	r24, 0x80	; 128
 132:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>

	ssd1306_command(SSD1306_SETMULTIPLEX);                  // 0xA8
 136:	88 ea       	ldi	r24, 0xA8	; 168
 138:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_LCDHEIGHT - 1);
 13c:	8f e3       	ldi	r24, 0x3F	; 63
 13e:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>

	ssd1306_command(SSD1306_SETDISPLAYOFFSET);              // 0xD3
 142:	80 ec       	ldi	r24, 0xC0	; 192
 144:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(0x0);                                   // no offset
 148:	80 e0       	ldi	r24, 0x00	; 0
 14a:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_SETSTARTLINE | 0x0);            // line #0
 14e:	80 e4       	ldi	r24, 0x40	; 64
 150:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_CHARGEPUMP);                    // 0x8D
 154:	8d e8       	ldi	r24, 0x8D	; 141
 156:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	if (0x2 == SSD1306_EXTERNALVCC)
	{ ssd1306_command(0x10); }
	else
	{ ssd1306_command(0x14); }
 15a:	84 e1       	ldi	r24, 0x14	; 20
 15c:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_MEMORYMODE);                    // 0x20
 160:	80 e2       	ldi	r24, 0x20	; 32
 162:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(0x00);                                  // 0x0 act like ks0108
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_SEGREMAP | 0x1);
 16c:	81 ea       	ldi	r24, 0xA1	; 161
 16e:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_COMSCANDEC);
 172:	88 ec       	ldi	r24, 0xC8	; 200
 174:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>

	
		ssd1306_command(SSD1306_SETCOMPINS);                    // 0xDA
 178:	8a ed       	ldi	r24, 0xDA	; 218
 17a:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
		ssd1306_command(0x02);
 17e:	82 e0       	ldi	r24, 0x02	; 2
 180:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
		ssd1306_command(SSD1306_SETCONTRAST);                   // 0x81
 184:	81 e8       	ldi	r24, 0x81	; 129
 186:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
		ssd1306_command(0x8F);
 18a:	8f e8       	ldi	r24, 0x8F	; 143
 18c:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	
	
	ssd1306_command(SSD1306_SETPRECHARGE);                  // 0xd9
 190:	89 ed       	ldi	r24, 0xD9	; 217
 192:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	if (0x2 == SSD1306_EXTERNALVCC)
	{ ssd1306_command(0x22); }
	else
	{ ssd1306_command(0xF1); }
 196:	81 ef       	ldi	r24, 0xF1	; 241
 198:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_SETVCOMDETECT);                 // 0xDB
 19c:	8b ed       	ldi	r24, 0xDB	; 219
 19e:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(0x40);
 1a2:	80 e4       	ldi	r24, 0x40	; 64
 1a4:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_DISPLAYALLON_RESUME);           // 0xA4
 1a8:	84 ea       	ldi	r24, 0xA4	; 164
 1aa:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
	ssd1306_command(SSD1306_NORMALDISPLAY);                 // 0xA6
 1ae:	86 ea       	ldi	r24, 0xA6	; 166
 1b0:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>

	ssd1306_command(SSD1306_DEACTIVATE_SCROLL);
 1b4:	8e e2       	ldi	r24, 0x2E	; 46
 1b6:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>

	ssd1306_command(SSD1306_DISPLAYON);//--turn on oled panel
 1ba:	8f ea       	ldi	r24, 0xAF	; 175
 1bc:	0e 94 81 00 	call	0x102	; 0x102 <ssd1306_command>
 1c0:	08 95       	ret

000001c2 <ClearOLED>:
///*Stop bit*/
	//TWCR = (1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
	//while(TWCR & (1<<TWSTO));
}
void ClearOLED()
{
 1c2:	ef 92       	push	r14
 1c4:	ff 92       	push	r15
 1c6:	0f 93       	push	r16
 1c8:	1f 93       	push	r17
 1ca:	cf 93       	push	r28
 1cc:	df 93       	push	r29
	i2cstart();
 1ce:	0e 94 49 00 	call	0x92	; 0x92 <i2cstart>
	i2cwrite(0b10000000);
 1d2:	80 e8       	ldi	r24, 0x80	; 128
 1d4:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0x20);
 1d8:	80 e2       	ldi	r24, 0x20	; 32
 1da:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0b10000000);
 1de:	80 e8       	ldi	r24, 0x80	; 128
 1e0:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0x00);
 1e4:	80 e0       	ldi	r24, 0x00	; 0
 1e6:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0b01000000);
 1ea:	80 e4       	ldi	r24, 0x40	; 64
 1ec:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
 1f0:	08 e0       	ldi	r16, 0x08	; 8
 1f2:	10 e0       	ldi	r17, 0x00	; 0
///*Stop bit*/
	//TWCR = (1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
	//while(TWCR & (1<<TWSTO));
}
void ClearOLED()
{
 1f4:	68 94       	set
 1f6:	ee 24       	eor	r14, r14
 1f8:	e7 f8       	bld	r14, 7
 1fa:	f1 2c       	mov	r15, r1
 1fc:	0b c0       	rjmp	.+22     	; 0x214 <ClearOLED+0x52>
	i2cwrite(0b01000000);
	
	for(int kk = 0; kk < 8; kk++)
	{
		for(int k = 0; k < 128; k++)
			i2cwrite(0x00);	//LSB вверху, MSB снизу
 1fe:	80 e0       	ldi	r24, 0x00	; 0
 200:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
 204:	21 97       	sbiw	r28, 0x01	; 1
	i2cwrite(0x00);
	i2cwrite(0b01000000);
	
	for(int kk = 0; kk < 8; kk++)
	{
		for(int k = 0; k < 128; k++)
 206:	20 97       	sbiw	r28, 0x00	; 0
 208:	d1 f7       	brne	.-12     	; 0x1fe <ClearOLED+0x3c>
 20a:	01 50       	subi	r16, 0x01	; 1
 20c:	11 09       	sbc	r17, r1
	i2cwrite(0x20);
	i2cwrite(0b10000000);
	i2cwrite(0x00);
	i2cwrite(0b01000000);
	
	for(int kk = 0; kk < 8; kk++)
 20e:	01 15       	cp	r16, r1
 210:	11 05       	cpc	r17, r1
 212:	19 f0       	breq	.+6      	; 0x21a <ClearOLED+0x58>
///*Stop bit*/
	//TWCR = (1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
	//while(TWCR & (1<<TWSTO));
}
void ClearOLED()
{
 214:	ce 2d       	mov	r28, r14
 216:	df 2d       	mov	r29, r15
 218:	f2 cf       	rjmp	.-28     	; 0x1fe <ClearOLED+0x3c>
	for(int kk = 0; kk < 8; kk++)
	{
		for(int k = 0; k < 128; k++)
			i2cwrite(0x00);	//LSB вверху, MSB снизу
	}
	i2cstop();
 21a:	0e 94 7b 00 	call	0xf6	; 0xf6 <i2cstop>
}
 21e:	df 91       	pop	r29
 220:	cf 91       	pop	r28
 222:	1f 91       	pop	r17
 224:	0f 91       	pop	r16
 226:	ff 90       	pop	r15
 228:	ef 90       	pop	r14
 22a:	08 95       	ret

0000022c <SetOLED>:
	}
	
}

void SetOLED(void)
{
 22c:	0f 93       	push	r16
 22e:	1f 93       	push	r17
 230:	cf 93       	push	r28
 232:	df 93       	push	r29
	i2cstart();
 234:	0e 94 49 00 	call	0x92	; 0x92 <i2cstart>
	i2cwrite(0x40);
 238:	80 e4       	ldi	r24, 0x40	; 64
 23a:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0xFF);
 23e:	8f ef       	ldi	r24, 0xFF	; 255
 240:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
	i2cwrite(0x40);
 244:	80 e4       	ldi	r24, 0x40	; 64
 246:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
 24a:	c0 e6       	ldi	r28, 0x60	; 96
 24c:	d0 e0       	ldi	r29, 0x00	; 0
 24e:	08 e6       	ldi	r16, 0x68	; 104
 250:	10 e0       	ldi	r17, 0x00	; 0
	for(int kk = 0; kk < 8; kk++)
	{
		//for(int k = 0; k < 128; k++)
		i2cwrite(ONE[kk]);	//LSB вверху, MSB снизу
 252:	89 91       	ld	r24, Y+
 254:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cwrite>
{
	i2cstart();
	i2cwrite(0x40);
	i2cwrite(0xFF);
	i2cwrite(0x40);
	for(int kk = 0; kk < 8; kk++)
 258:	c0 17       	cp	r28, r16
 25a:	d1 07       	cpc	r29, r17
 25c:	d1 f7       	brne	.-12     	; 0x252 <SetOLED+0x26>
	{
		//for(int k = 0; k < 128; k++)
		i2cwrite(ONE[kk]);	//LSB вверху, MSB снизу
	}
	
	i2cstop();
 25e:	0e 94 7b 00 	call	0xf6	; 0xf6 <i2cstop>
}
 262:	df 91       	pop	r29
 264:	cf 91       	pop	r28
 266:	1f 91       	pop	r17
 268:	0f 91       	pop	r16
 26a:	08 95       	ret

0000026c <main>:

int main(void)
{
	DDRB |= ((1<<PORTB0)|(1<<PORTB3)|(1<<PORTB4)|(1<<PORTB5)|(1<<PORTB7)); //ножки SPI на выход
 26c:	87 b3       	in	r24, 0x17	; 23
 26e:	89 6b       	ori	r24, 0xB9	; 185
 270:	87 bb       	out	0x17, r24	; 23
	
	PORTB &= ~((1<<PORTB0)|(1<<PORTB3)|(1<<PORTB4)|(1<<PORTB5)|(1<<PORTB7)); //низкий уровень
 272:	88 b3       	in	r24, 0x18	; 24
 274:	86 74       	andi	r24, 0x46	; 70
 276:	88 bb       	out	0x18, r24	; 24
	
	
	SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
 278:	80 e5       	ldi	r24, 0x50	; 80
 27a:	8d b9       	out	0x0d, r24	; 13
	SPSR=(0<<SPI2X);
 27c:	1e b8       	out	0x0e, r1	; 14
	//_delay_ms(1000);
	//WriteNum(SEVEN, EITHT, NINE);
	//_delay_ms(1000);
	//WriteNum(Z, Y, X);
	
	InitI2C();
 27e:	0e 94 8f 00 	call	0x11e	; 0x11e <InitI2C>
	PORTB |= (1<<PORTB3);
 282:	c3 9a       	sbi	0x18, 3	; 24
	//_delay_ms(1000);
	PORTB &= ~(1<<PORTB3);
 284:	c3 98       	cbi	0x18, 3	; 24
	ClearOLED();
 286:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <ClearOLED>
	SetOLED();
 28a:	0e 94 16 01 	call	0x22c	; 0x22c <SetOLED>
 28e:	ff cf       	rjmp	.-2      	; 0x28e <main+0x22>

00000290 <_exit>:
 290:	f8 94       	cli

00000292 <__stop_program>:
 292:	ff cf       	rjmp	.-2      	; 0x292 <__stop_program>
