---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-S2
series: ESP32 S-Series
version: "19"
description: 32-bit MCU & 2.4 GHz Wi-Fi
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: Xtensa LX7
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: false
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1610850304
    addressBlock:
      - offset: 0
        size: 188
        usage: registers
    interrupt:
      - name: AES
        value: 56
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: "KEY[%s]"
          description: AES key register %s
          addressOffset: 0
          size: 32
          fields:
            - name: KEY
              description: Stores AES keys.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: "TEXT_IN[%s]"
          description: Source data register %s
          addressOffset: 32
          size: 32
          fields:
            - name: TEXT_IN
              description: Stores the source data when the AES Accelerator operates in the Typical AES working mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: "TEXT_OUT[%s]"
          description: Result data register %s
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT_OUT
              description: Stores the result data when the AES Accelerator operates in the Typical AES working mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: AES working mode configuration register
          addressOffset: 64
          size: 32
          fields:
            - name: MODE
              description: "Defines the operation type of the AES Accelerator operating under the Typical AES working mode.\n&\n0x0(AES_EN_128): AES-EN-128 #\n0x1(AES_EN_192): AES-EN-192 #\n0x2(AES_EN_256): AES-EN-256 #\n0x4(AES_DE_128): AES-DE-128 #\n0x5(AES_DE_192): AES-DE-192 #\n0x6(AES_DE_256): AES-DE-256 \n&"
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: ENDIAN
          description: Endian configuration register
          addressOffset: 68
          size: 32
          fields:
            - name: ENDIAN
              description: "Defines the endianness of input and output texts.\n&\n[1:0] key endian #\n[3:2] text_in endian or in_stream endian #\n[5:4] text_out endian or out_stream endian #\n&"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TRIGGER
          description: Operation start controlling register
          addressOffset: 72
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to 1 to start AES operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: Operation status register
          addressOffset: 76
          size: 32
          fields:
            - name: STATE
              description: "Stores the working status of the AES Accelerator. For details, see Table 3 for Typical AES working mode and Table 9 for DMA AES working mode.\nFor typical AES; 0 = idle; 1 = busy.\nFor DMA-AES; 0 = idle; 1 = busy; 2 = calculation_done."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: IV_%s
          description: initialization vector
          addressOffset: 80
          size: 32
          fields:
            - name: IV
              description: This register stores the %sth 32-bit piece of 128-bit initialization vector
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: H_%s
          description: GCM hash subkey
          addressOffset: 96
          size: 32
          fields:
            - name: H
              description: GCM hash subkey
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: J0_%s
          description: J0
          addressOffset: 112
          size: 32
          fields:
            - name: J0
              description: This register stores the %sth 32-bit piece of 128-bit J0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: T0_%s
          description: T0
          addressOffset: 128
          size: 32
          fields:
            - name: T0
              description: This register stores the %sth 32-bit piece of 128-bit T0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_ENABLE
          description: DMA enable register
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_ENABLE
              description: "Defines the working mode of the AES Accelerator. For details, see Table 1.\n1'h0: typical AES operation\n1'h1: DMA-AES operation"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BLOCK_MODE
          description: Block operation type register
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK_MODE
              description: "Defines the operation type of the AES Accelerator operating under the DMA-AES working mode. For details, see Table 8.\n&\n3'h0(BLOCK_MODE_ECB): ECB #\n3'h1(BLOCK_MODE_CBC): CBC #\n3'h2(BLOCK_MODE_OFB): OFB #\n3'h3(BLOCK_MODE_CTR): CTR #\n3'h4(BLOCK_MODE_CFB8): CFB-8 #\n3'h5(BLOCK_MODE_CFB128): CFB-128 #\n3'h6(BLOCK_MODE_GCM): GCM\n&"
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: BLOCK_NUM
          description: Block number configuration register
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_NUM
              description: "Stores the Block Number of plaintext or cipertext when the AES Accelerator operates under the DMA-AES working mode. For details, see Section 1.5.4."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INC_SEL
          description: Standard incrementing function register
          addressOffset: 156
          size: 32
          fields:
            - name: INC_SEL
              description: Defines the Standard Incrementing Function for CTR block operation. Set this bit to 0 or 1 to choose INC 32 or INC 128 .
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AAD_BLOCK_NUM
          description: AAD block number configuration register
          addressOffset: 160
          size: 32
          fields:
            - name: AAD_BLOCK_NUM
              description: Stores the ADD Block Number for the GCM operation.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REMAINDER_BIT_NUM
          description: Remainder bit number of plaintext/ciphertext
          addressOffset: 164
          size: 32
          fields:
            - name: REMAINDER_BIT_NUM
              description: Stores the Remainder Bit Number for the GCM operation.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CONTINUE_OP
          description: Operation continue controlling register
          addressOffset: 168
          size: 32
          fields:
            - name: CONTINUE_OP
              description: Set this bit to 1 to continue AES operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLR
          description: DMA-AES interrupt clear register
          addressOffset: 172
          size: 32
          fields:
            - name: INT_CLR
              description: Set this bit to 1 to clear AES interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: DMA-AES interrupt enable register
          addressOffset: 176
          size: 32
          fields:
            - name: INT_ENA
              description: Set this bit to 1 to enable AES interrupt and 0 to disable interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 180
          size: 32
          resetValue: 538510612
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DMA_EXIT
          description: Operation exit controlling register
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_EXIT
              description: Set this bit to 1 to exit AES operation. This register is only effective for DMA-AES operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
  - name: APB_SARADC
    description: SAR (Successive Approximation Register) Analog-to-Digital Converter
    groupName: APB_SARADC
    baseAddress: 1061421056
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: APB_ADC
        value: 89
    registers:
      - register:
          name: CTRL
          description: DIG ADC common configuration
          addressOffset: 0
          size: 32
          resetValue: 1082098240
          fields:
            - name: START_FORCE
              description: "0: select FSM to start SAR ADC. 1: select software to start SAR ADC."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: START
              description: Start SAR ADC by software.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WORK_MODE
              description: "0: single-channel scan mode. 1: double-channel scan mode. 2:\nalternate-channel scan mode."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SAR_SEL
              description: "0: select SAR ADC1. 1: select SAR ADC2, only work for single-channel scan mode."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_CLK_GATED
              description: SAR clock gate enable bit.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SAR1_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: SAR2_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: SAR1_PATT_P_CLEAR
              description: Clear the pointer of pattern table for DIG ADC1 CTRL.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SAR2_PATT_P_CLEAR
              description: Clear the pointer of pattern table for DIG ADC2 CTRL.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DATA_SAR_SEL
              description: "1: sar_sel will be coded to the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DATA_TO_I2S
              description: "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_FORCE
              description: Force option to xpd sar blocks.
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WAIT_ARB_CYCLE
              description: Wait arbit signal stable after sar_done.
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: DIG ADC common configuration
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: MEAS_NUM_LIMIT
              description: Enable limit times of SAR ADC sample.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MAX_MEAS_NUM
              description: Set maximum conversion number.
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TIMER_SEL
              description: "1: select saradc timer 0: i2s_ws trigger"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TIMER_TARGET
              description: Set SAR ADC timer target.
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: TIMER_EN
              description: Enable SAR ADC timer trigger.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: digital adc control register
          addressOffset: 8
          size: 32
          resetValue: 33554432
          fields:
            - name: SAMPLE_NUM
              description: sample number
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SAMPLE_CYCLE
              description: sample cycles
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: FSM_WAIT
          description: configure saradc fsm internal parameter base on test
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: XPD_WAIT
              description: xpd wait
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RSTB_WAIT
              description: reset time
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: STANDBY_WAIT
              description: standby wait
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: digital adc1 status
          addressOffset: 16
          size: 32
          fields:
            - name: SAR1_STATUS
              description: digital adc1 status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: digital adc2 status
          addressOffset: 20
          size: 32
          fields:
            - name: SAR2_STATUS
              description: digital adc2 status
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR1_PATT_TAB1
          description: item 0 ~ 3 for pattern table 1 (each item one byte)
          addressOffset: 24
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR1_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR1_PATT_TAB2
          description: Item 4 ~ 7 for pattern table 1 (each item one byte)
          addressOffset: 28
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR1_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR1_PATT_TAB3
          description: Item 8 ~ 11 for pattern table 1 (each item one byte)
          addressOffset: 32
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR1_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR1_PATT_TAB4
          description: Item 12 ~ 15 for pattern table 1 (each item one byte)
          addressOffset: 36
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR1_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR2_PATT_TAB1
          description: item 0 ~ 3 for pattern table 2 (each item one byte)
          addressOffset: 40
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR2_PATT_TAB1
              description: item 0 ~ 3 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR2_PATT_TAB2
          description: Item 4 ~ 7 for pattern table 2 (each item one byte)
          addressOffset: 44
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR2_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR2_PATT_TAB3
          description: Item 8 ~ 11 for pattern table 2 (each item one byte)
          addressOffset: 48
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR2_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR2_PATT_TAB4
          description: Item 12 ~ 15 for pattern table 2 (each item one byte)
          addressOffset: 52
          size: 32
          resetValue: 252645135
          fields:
            - name: SAR2_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ARB_CTRL
          description: Configure the settings of DIG ADC2 arbiter
          addressOffset: 56
          size: 32
          resetValue: 2304
          fields:
            - name: ADC_ARB_APB_FORCE
              description: ADC2 arbiter forces to enable DIG ADC2 CTRL.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_RTC_FORCE
              description: ADC2 arbiter forces to enable RTC ADC2 CTRL.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_WIFI_FORCE
              description: ADC2 arbiter forces to enable PWDET/PKDET CTRL.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_GRANT_FORCE
              description: ADC2 arbiter force grant.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_APB_PRIORITY
              description: Set DIG ADC2 CTRL priority.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_RTC_PRIORITY
              description: Set RTC ADC2 CTRL priority.
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_WIFI_PRIORITY
              description: Set PWDET/PKDET CTRL priority.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_FIX_PRIORITY
              description: ADC2 arbiter uses fixed priority.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL
          description: Configure the settings of DIG ADC2 filter
          addressOffset: 60
          size: 32
          resetValue: 541065216
          fields:
            - name: ADC2_FILTER_RESET
              description: Reset ADC2 filter.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC1_FILTER_RESET
              description: Reset ADC1 filter.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ADC2_FILTER_FACTOR
              description: Set filter factor for DIG ADC2 CRTL.
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: ADC1_FILTER_FACTOR
              description: Set filter factor for DIG ADC1 CRTL.
              bitOffset: 23
              bitWidth: 7
              access: read-write
            - name: ADC2_FILTER_EN
              description: Enable DIG ADC2 CRTL filter.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADC1_FILTER_EN
              description: Enable DIG ADC1 CRTL filter.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_STATUS
          description: Data status of DIG ADC2 filter
          addressOffset: 64
          size: 32
          fields:
            - name: ADC2_FILTER_DATA
              description: ADC2 filter data.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: ADC1_FILTER_DATA
              description: ADC1 filter data.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: THRES_CTRL
          description: Configure monitor threshold for DIG ADC2
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: Clock gate enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC2_THRES_MODE
              description: "1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold, generate interrupt."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC1_THRES_MODE
              description: "1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold, generate interrupt."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC2_THRES
              description: ADC2 threshold.
              bitOffset: 4
              bitWidth: 13
              access: read-write
            - name: ADC1_THRES
              description: ADC1 threshold.
              bitOffset: 17
              bitWidth: 13
              access: read-write
            - name: ADC2_THRES_EN
              description: Enable ADC2 threshold monitor.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADC1_THRES_EN
              description: Enable ADC1 threshold monitor.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Enable DIG ADC interrupts
          addressOffset: 72
          size: 32
          fields:
            - name: ADC2_THRES_INT_ENA
              description: Enable bit of APB_SARADC_ADC2_THRES_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ADC1_THRES_INT_ENA
              description: Enable bit of APB_SARADC_ADC1_THRES_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_DONE_INT_ENA
              description: Enable bit of APB_SARADC_ADC2_DONE_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADC1_DONE_INT_ENA
              description: Enable bit of APB_SARADC_ADC1_DONE_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: DIG ADC interrupt raw bits
          addressOffset: 76
          size: 32
          fields:
            - name: ADC2_THRES_INT_RAW
              description: Raw bit of APB_SARADC_ADC2_THRES_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: ADC1_THRES_INT_RAW
              description: Raw bit of APB_SARADC_ADC1_THRES_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: ADC2_DONE_INT_RAW
              description: Raw bit of APB_SARADC_ADC2_DONE_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: ADC1_DONE_INT_RAW
              description: Raw bit of APB_SARADC_ADC1_DONE_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: DIG ADC interrupt status
          addressOffset: 80
          size: 32
          fields:
            - name: ADC2_THRES_INT_ST
              description: Status of APB_SARADC_ADC2_THRES_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: ADC1_THRES_INT_ST
              description: Status of APB_SARADC_ADC1_THRES_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: ADC2_DONE_INT_ST
              description: Status of APB_SARADC_ADC2_DONE_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: ADC1_DONE_INT_ST
              description: Status of APB_SARADC_ADC1_DONE_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Clear DIG ADC interrupts
          addressOffset: 84
          size: 32
          fields:
            - name: ADC2_THRES_INT_CLR
              description: Clear bit of APB_SARADC_ADC2_THRES_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: ADC1_THRES_INT_CLR
              description: Clear bit of APB_SARADC_ADC1_THRES_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: ADC2_DONE_INT_CLR
              description: Clear bit of APB_SARADC_ADC2_DONE_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: ADC1_DONE_INT_CLR
              description: Clear bit of APB_SARADC_ADC1_DONE_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: Configure digital ADC DMA path
          addressOffset: 88
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: Generate dma_in_suc_eof when sample cnt = spi_eof_num.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: Reset DIG ADC CTRL status.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: "Set this bit, DIG ADC CTRL uses SPI DMA."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLKM_CONF
          description: Configure DIG ADC clock
          addressOffset: 92
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              description: Integral DIG_ADC clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_SEL
              description: "1: select APLL. 2: select APB_CLK. Other values: disable clock."
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: APB_DAC_CTRL
          description: Configure DAC settings
          addressOffset: 96
          size: 32
          resetValue: 8292
          fields:
            - name: DAC_TIMER_TARGET
              description: Set DAC timer target.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: DAC_TIMER_EN
              description: Enable read dac data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: APB_DAC_ALTER_MODE
              description: Enable DAC alter mode.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: APB_DAC_TRANS
              description: Enable DMA_DAC.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DAC_RESET_FIFO
              description: Reset DIG DAC FIFO.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: APB_DAC_RST
              description: Reset DIG DAC by software.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: APB_CTRL_DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 26243426
          fields:
            - name: APB_CTRL_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: BB
    description: BB Peripheral
    groupName: BB
    baseAddress: 1061277696
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: BBPD_CTRL
          description: Baseband control register
          addressOffset: 84
          size: 32
          fields:
            - name: DC_EST_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_EST_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: DEDICATED_GPIO
    description: DEDICATED_GPIO Peripheral
    groupName: DEDIC_GPIO
    baseAddress: 1062006784
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    interrupt:
      - name: DEDICATED_GPIO
        value: 27
    registers:
      - register:
          name: OUT_DRT
          description: Dedicated GPIO directive output register
          addressOffset: 0
          size: 32
          fields:
            - name: VLAUE
              description: This register is used to configure directive output value of 8-channel dedicated GPIO.
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: OUT_MSK
          description: Dedicated GPIO mask output register
          addressOffset: 4
          size: 32
          fields:
            - name: OUT_VALUE
              description: This register is used to configure updated output value of 8-channel dedicated GPIO.
              bitOffset: 0
              bitWidth: 8
              access: write-only
            - name: OUT_MSK
              description: "This register is used to configure channels which would be updated. 1: corresponding channel's output would be updated."
              bitOffset: 8
              bitWidth: 8
              access: write-only
      - register:
          name: OUT_IDV
          description: Dedicated GPIO individual output register
          addressOffset: 8
          size: 32
          fields:
            - name: CH0
              description: "Configure channel 0 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 0
              bitWidth: 2
              access: write-only
            - name: CH1
              description: "Configure channel 1 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 2
              bitWidth: 2
              access: write-only
            - name: CH2
              description: "Configure channel 2 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 4
              bitWidth: 2
              access: write-only
            - name: CH3
              description: "Configure channel 3 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 6
              bitWidth: 2
              access: write-only
            - name: CH4
              description: "Configure channel 4 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 8
              bitWidth: 2
              access: write-only
            - name: CH5
              description: "Configure channel 5 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 10
              bitWidth: 2
              access: write-only
            - name: CH6
              description: "Configure channel 6 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 12
              bitWidth: 2
              access: write-only
            - name: CH7
              description: "Configure channel 7 output value. 0: hold output value. 1: set output value. 2: clear output value. 3: inverse output value."
              bitOffset: 14
              bitWidth: 2
              access: write-only
      - register:
          name: OUT_SCAN
          description: Dedicated GPIO output status register
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_STATUS
              description: "GPIO out value configured by DEDIC_GPIO_OUT_DRT_REG, DEDIC_GPIO_OUT_MSK_REG, DEDIC_GPIO_OUT_IDV_REG."
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_CPU
          description: Dedicated GPIO output mode selection register
          addressOffset: 16
          size: 32
          fields:
            - name: SEL0
              description: "Select GPIO out value configured by registers or CPU instructions for channel 0. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SEL1
              description: "Select GPIO out value configured by registers or CPU instructions for channel 1. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SEL2
              description: "Select GPIO out value configured by registers or CPU instructions for channel 2. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SEL3
              description: "Select GPIO out value configured by registers or CPU instructions for channel 3. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEL4
              description: "Select GPIO out value configured by registers or CPU instructions for channel 4. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEL5
              description: "Select GPIO out value configured by registers or CPU instructions for channel 5. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SEL6
              description: "Select GPIO out value configured by registers or CPU instructions for channel 6. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEL7
              description: "Select GPIO out value configured by registers or CPU instructions for channel 7. 0: Configured by registers. 1: configured by CPU instructions."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: IN_DLY
          description: Dedicated GPIO input delay configuration register
          addressOffset: 20
          size: 32
          fields:
            - name: CH0
              description: "Configure GPIO0 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CH1
              description: "Configure GPIO1 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: CH2
              description: "Configure GPIO2 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: CH3
              description: "Configure GPIO3 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: CH4
              description: "Configure GPIO4 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: CH5
              description: "Configure GPIO5 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CH6
              description: "Configure GPIO6 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CH7
              description: "Configure GPIO7 input delay. 0: no delay. 1: one clock delay. 2: two clock delay. 3: three clock delay."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: IN_SCAN
          description: Dedicated GPIO input status register
          addressOffset: 24
          size: 32
          fields:
            - name: IN_STATUS
              description: GPIO input value after configured by DEDIC_GPIO_IN_DLY_REG.
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: INTR_RCGN
          description: Dedicated GPIO interrupts generation mode register
          addressOffset: 28
          size: 32
          fields:
            - name: INTR_MODE_CH0
              description: "Configure channel 0 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH1
              description: "Configure channel 1 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH2
              description: "Configure channel 2 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH3
              description: "Configure channel 3 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH4
              description: "Configure channel 4 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH5
              description: "Configure channel 5 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH6
              description: "Configure channel 6 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: INTR_MODE_CH7
              description: "Configure channel 7 interrupt generate mode. \n0/1: do not generate interrupt. \n2: low level trigger.\n3: high level trigger. \n4: falling edge trigger. \n5: raising edge trigger. \n6/7: falling and raising edge trigger."
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: INTR_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          fields:
            - name: GPIO0
              description: This interrupt raw bit turns to high level when dedicated GPIO0 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: GPIO1
              description: This interrupt raw bit turns to high level when dedicated GPIO1 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: GPIO2
              description: This interrupt raw bit turns to high level when dedicated GPIO2 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: GPIO3
              description: This interrupt raw bit turns to high level when dedicated GPIO3 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: GPIO4
              description: This interrupt raw bit turns to high level when dedicated GPIO4 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: GPIO5
              description: This interrupt raw bit turns to high level when dedicated GPIO5 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: GPIO6
              description: This interrupt raw bit turns to high level when dedicated GPIO6 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GPIO7
              description: This interrupt raw bit turns to high level when dedicated GPIO7 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INTR_RLS
          description: Interrupt enable bits
          addressOffset: 36
          size: 32
          fields:
            - name: GPIO0_INT_ENA
              description: The enable bit for DEDIC_GPIO0_INT_ST register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPIO1_INT_ENA
              description: The enable bit for DEDIC_GPIO1_INT_ST register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GPIO2_INT_ENA
              description: The enable bit for DEDIC_GPIO2_INT_ST register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO3_INT_ENA
              description: The enable bit for DEDIC_GPIO3_INT_ST register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO4_INT_ENA
              description: The enable bit for DEDIC_GPIO4_INT_ST register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO5_INT_ENA
              description: The enable bit for DEDIC_GPIO5_INT_ST register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GPIO6_INT_ENA
              description: The enable bit for DEDIC_GPIO6_INT_ST register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO7_INT_ENA
              description: The enable bit for DEDIC_GPIO7_INT_ST register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INTR_ST
          description: Masked interrupt status
          addressOffset: 40
          size: 32
          fields:
            - name: GPIO0_INT_ST
              description: This is the status bit for DEDIC_GPIO0_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: GPIO1_INT_ST
              description: This is the status bit for DEDIC_GPIO1_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: GPIO2_INT_ST
              description: This is the status bit for DEDIC_GPIO2_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: GPIO3_INT_ST
              description: This is the status bit for DEDIC_GPIO3_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: GPIO4_INT_ST
              description: This is the status bit for DEDIC_GPIO4_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: GPIO5_INT_ST
              description: This is the status bit for DEDIC_GPIO5_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: GPIO6_INT_ST
              description: This is the status bit for DEDIC_GPIO6_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GPIO7_INT_ST
              description: This is the status bit for DEDIC_GPIO7_INT_RAW when DEDIC_GPIO7_INT_ENA is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INTR_CLR
          description: Interrupt clear bits
          addressOffset: 44
          size: 32
          fields:
            - name: GPIO0_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO0_INT_RAW interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: GPIO1_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO1_INT_RAW interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: GPIO2_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO2_INT_RAW interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: GPIO3_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO3_INT_RAW interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: GPIO4_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO4_INT_RAW interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: GPIO5_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO5_INT_RAW interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: GPIO6_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO6_INT_RAW interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: GPIO7_INT_CLR
              description: Set this bit to clear the DEDIC_GPIO7_INT_RAW interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
  - name: DS
    description: Digital Signature
    groupName: DS
    baseAddress: 1610862592
    addressBlock:
      - offset: 0
        size: 2652
        usage: registers
    registers:
      - register:
          dim: 396
          dimIncrement: 4
          name: "C_MEM[%s]"
          description: memory C
          addressOffset: 0
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: IV_%s
          description: IV block data.
          addressOffset: 1584
          size: 32
          fields:
            - name: IV
              description: IV block data.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: memory X
          addressOffset: 2048
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: memory Z
          addressOffset: 2560
          size: 32
      - register:
          name: SET_START
          description: Activates the DS peripheral
          addressOffset: 3584
          size: 32
          fields:
            - name: SET_START
              description: Write 1 to this register to activate the DS peripheral.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_ME
          description: Starts DS operation
          addressOffset: 3588
          size: 32
          fields:
            - name: SET_ME
              description: Write 1 to this register to start DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_FINISH
          description: Ends DS operation
          addressOffset: 3592
          size: 32
          fields:
            - name: SET_FINISH
              description: Write 1 to this register to end DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_BUSY
          description: Status of the DS
          addressOffset: 3596
          size: 32
          fields:
            - name: QUERY_BUSY
              description: "1: The DS peripheral is busy. 0: The DS peripheral is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_KEY_WRONG
          description: Checks the reason why DS_KEY is not ready.
          addressOffset: 3600
          size: 32
          fields:
            - name: QUERY_KEY_WRONG
              description: "1-15: HMAC was activated, but the DS peripheral did not successfully receive the DS_KEY value from the HMAC peripheral. The biggest value is 15. 0: HMAC is not activated."
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: QUERY_CHECK
          description: Queries DS check result
          addressOffset: 3604
          size: 32
          fields:
            - name: MD_ERROR
              description: "1: MD check fails. 0: MD check passes."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PADDING_BAD
              description: "1: The padding check fails. 0: The padding check passes."
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 3616
          size: 32
          resetValue: 538510360
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1061265408
    addressBlock:
      - offset: 0
        size: 464
        usage: registers
    interrupt:
      - name: EFUSE
        value: 46
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: PGM_DATA%s
          description: Register %s that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA
              description: The content of the %sth 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 3
          dimIncrement: 4
          name: PGM_CHECK_VALUE%s
          description: Register %s that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA
              description: The content of the %sth 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: Register 0 of BLOCK0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: Disables programming of individual eFuses.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: Register 1 of BLOCK0.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: Disables software reading from individual eFuse blocks (BLOCK4-10).
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT
              description: Reserved.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE
              description: Set this bit to disable Icache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_DCACHE
              description: Set this bit to disable Dcache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE
              description: Disables Icache when SoC is in Download mode.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_DCACHE
              description: Disables Dcache when SoC is in Download mode.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD
              description: Set this bit to disable the function that forces chip into download mode.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DIS_USB
              description: Set this bit to disable USB OTG function.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN
              description: Set this bit to disable the TWAI Controller function.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_BOOT_REMAP
              description: Disables capability to Remap RAM to ROM address space.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED5
              description: Reserved (used for four backups method).
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG
              description: "Software disables JTAG. When software disabled, JTAG can be activated temporarily by HMAC peripheral."
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HARD_DIS_JTAG
              description: Hardware disables JTAG permanently.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: Disables flash encryption when in download boot modes.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: USB_DREFH
              description: "Controls single-end input threshold vrefh, 1.76 V to 2 V with step of 80 mV, stored in eFuse."
              bitOffset: 20
              bitWidth: 2
              access: read-only
            - name: USB_DREFL
              description: "Controls single-end input threshold vrefl, 0.8 V to 1.04 V with step of 80 mV, stored in eFuse."
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS
              description: Set this bit to exchange USB D+ and D- pins.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: EXT_PHY_ENABLE
              description: Set this bit to enable external USB PHY.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: USB_FORCE_NOPERSIST
              description: "If set, forces USB BVALID to 1."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0
              description: Reserved (used for four backups method).
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_MODECURLIM
              description: SPI regulator switches current limit mode.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DREFH
              description: SPI regulator high voltage reference.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_DATA1
          description: Register 2 of BLOCK0.
          addressOffset: 52
          size: 32
          fields:
            - name: VDD_SPI_DREFM
              description: SPI regulator medium voltage reference.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DREFL
              description: SPI regulator low voltage reference.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_XPD
              description: "If VDD_SPI_FORCE is 1, this value determines if the VDD_SPI regulator is powered on."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_TIEH
              description: "If VDD_SPI_FORCE is 1, determines VDD_SPI voltage. 0: VDD_SPI connects to 1.8 V LDO. 1: VDD_SPI connects to VDD_RTC_IO."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_FORCE
              description: Set this bit to use XPD_VDD_PSI_REG and VDD_SPI_TIEH to configure VDD_SPI LDO.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_EN_INIT
              description: "Set SPI regulator to 0 to configure init[1:0]=0."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_ENCURLIM
              description: Set SPI regulator to 1 to enable output current limit.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DCURLIM
              description: "Tunes the current limit threshold of SPI regulator when tieh=0, about 800 mA/(8+d)."
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: VDD_SPI_INIT
              description: "Adds resistor from LDO output to ground. 0: no resistance. 1: 6 K. 2: 4 K. 3: 2 K."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DCAP
              description: Prevents SPI regulator from overshoot.
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Selects RTC watchdog timeout threshold at startup. 0: 40,000 slow clock cycles. 1: 80,000 slow clock cycles. 2: 160,000 slow clock cycles. 3: 320,000 slow clock cycles."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT
              description: "Enables encryption and decryption, when an SPI boot mode is set. Feature is enabled 1 or 3 bits are set in the eFuse, disabled otherwise."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0
              description: "If set, revokes use of secure boot key digest 0."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1
              description: "If set, revokes use of secure boot key digest 1."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2
              description: "If set, revokes use of secure boot key digest 2."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0
              description: Purpose of KEY0. Refer to Table Key Purpose Values.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1
              description: Purpose of KEY1. Refer to Table Key Purpose Values.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA2
          description: Register 3 of BLOCK0.
          addressOffset: 56
          size: 32
          fields:
            - name: KEY_PURPOSE_2
              description: Purpose of KEY2. Refer to Table Key Purpose Values.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3
              description: Purpose of KEY3. Refer to Table Key Purpose Values.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4
              description: Purpose of KEY4. Refer to Table Key Purpose Values.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5
              description: Purpose of KEY5. Refer to Table Key Purpose Values.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_6
              description: Purpose of KEY6. Refer to Table Key Purpose Values.
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN
              description: Set this bit to enable secure boot.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE
              description: Set this bit to enable aggressive secure boot key revocation mode.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED1
              description: Reserved (used for four backups method).
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW
              description: "Configures flash startup delay after SoC power-up, in unit of (ms/2). When the value is 15, delay is 7.5 ms."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA3
          description: Register 4 of BLOCK0.
          addressOffset: 60
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE
              description: Set this bit to disable all download boot modes.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT
              description: Set this bit to disable Legacy SPI boot mode.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL
              description: "Selects the default UART for printing boot messages. 0: UART0. 1: UART1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3
              description: Reserved (used for four backups method).
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE
              description: Set this bit to disable use of USB OTG in UART download boot mode.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: Set this bit to enable secure UART download mode (read/write flash only).
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: "Set the default UART boot message output mode. 00: Enabled. 01: Enable when GPIO46 is low at reset. 10: Enable when GPIO46 is high at reset. 11: Disabled."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION
              description: "Set default power supply for GPIO33-GPIO37, set when SPI flash is initialized. 0: VDD3P3_CPU. 1: VDD_SPI."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE
              description: "SPI flash type. 0: maximum four data lines, 1: eight data lines."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME
              description: "If set, forces ROM code to send an SPI flash resume command during SPI boot."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION
              description: Secure version (used by ESP-IDF anti-rollback feature).
              bitOffset: 11
              bitWidth: 16
              access: read-only
            - name: RPT4_RESERVED2
              description: Reserved (used for four backups method).
              bitOffset: 27
              bitWidth: 5
              access: read-only
      - register:
          name: RD_REPEAT_DATA4
          description: Register 5 of BLOCK0.
          addressOffset: 64
          size: 32
          fields:
            - name: RPT4_RESERVED4
              description: Reserved (used for four backups method).
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_0
          description: Register 0 of BLOCK1.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_0
              description: Stores the low 32 bits of MAC address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_1
          description: Register 1 of BLOCK1.
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_1
              description: Stores the high 16 bits of MAC address.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SPI_PAD_CONF_0
              description: Stores the zeroth part of SPI_PAD_CONF.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_2
          description: Register 2 of BLOCK1.
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_PAD_CONF_1
              description: Stores the first part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_3
          description: Register 3 of BLOCK1.
          addressOffset: 80
          size: 32
          fields:
            - name: SPI_PAD_CONF_2
              description: Stores the second part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: SYS_DATA_PART0_0
              description: Stores the zeroth part  of the zeroth part of system data.
              bitOffset: 18
              bitWidth: 14
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_4
          description: Register 4 of BLOCK1.
          addressOffset: 84
          size: 32
          fields:
            - name: SYS_DATA_PART0_1
              description: Stores the fist part of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_5
          description: Register 5 of BLOCK1.
          addressOffset: 88
          size: 32
          fields:
            - name: SYS_DATA_PART0_2
              description: Stores the second part of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_SYS_DATA_PART1_%s
          description: Register %s of BLOCK2 (system).
          addressOffset: 92
          size: 32
          fields:
            - name: SYS_DATA_PART1
              description: Stores the %sth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_USR_DATA%s
          description: Register %s of BLOCK3 (user).
          addressOffset: 124
          size: 32
          fields:
            - name: USR_DATA
              description: Stores the %sth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY0_DATA%s
          description: Register %s of BLOCK4 (KEY0).
          addressOffset: 156
          size: 32
          fields:
            - name: KEY0_DATA
              description: Stores the %sth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY1_DATA%s
          description: Register %s of BLOCK5 (KEY1).
          addressOffset: 188
          size: 32
          fields:
            - name: KEY1_DATA
              description: Stores the %sth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY2_DATA%s
          description: Register %s of BLOCK6 (KEY2).
          addressOffset: 220
          size: 32
          fields:
            - name: KEY2_DATA
              description: Stores the %sth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY3_DATA%s
          description: Register %s of BLOCK7 (KEY3).
          addressOffset: 252
          size: 32
          fields:
            - name: KEY3_DATA
              description: Stores the %sth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY4_DATA%s
          description: Register %s of BLOCK8 (KEY4).
          addressOffset: 284
          size: 32
          fields:
            - name: KEY4_DATA
              description: Stores the %sth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_KEY5_DATA%s
          description: Register %s of BLOCK9 (KEY5).
          addressOffset: 316
          size: 32
          fields:
            - name: KEY5_DATA
              description: Stores the %sth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_SYS_DATA_PART2_%s
          description: Register %s of BLOCK10 (system).
          addressOffset: 348
          size: 32
          fields:
            - name: SYS_DATA_PART2
              description: Stores the %sth 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR0
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 380
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RD_DIS.
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_RTC_RAM_BOOT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_RTC_RAM_BOOT.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_ICACHE.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_DCACHE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DCACHE.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_ICACHE.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_DCACHE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_DCACHE.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_FORCE_DOWNLOAD.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DIS_USB_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_CAN.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_BOOT_REMAP_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_BOOT_REMAP.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED5_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED5.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SOFT_DIS_JTAG.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: HARD_DIS_JTAG_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_HARD_DIS_JTAG.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: USB_DREFH_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFH.
              bitOffset: 20
              bitWidth: 2
              access: read-only
            - name: USB_DREFL_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFL.
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_USB_EXCHG_PINS.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: EXT_PHY_ENABLE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_EXT_PHY_ENABLE.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: USB_FORCE_NOPERSIST_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_USB_FORCE_NOPERSIST.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED0.
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_MODECURLIM_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_MODECURLIM.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DREFH_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFH.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR1
          description: Programming error record register 1 of BLOCK0.
          addressOffset: 384
          size: 32
          fields:
            - name: VDD_SPI_DREFM_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFM.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DREFL_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFL.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_XPD_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_XPD.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_TIEH_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_TIEH.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_FORCE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_FORCE.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_EN_INIT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_EN_INIT.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_ENCURLIM_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_ENCURLIM.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_DCURLIM_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCURLIM.
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: VDD_SPI_INIT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_INIT.
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: VDD_SPI_DCAP_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCAP.
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_WDT_DELAY_SEL.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SPI_BOOT_CRYPT_CNT.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE1.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE2.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR2
          description: Programming error record register 2 of BLOCK0.
          addressOffset: 388
          size: 32
          fields:
            - name: KEY_PURPOSE_2_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_6_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_6.
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_EN.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED1_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED1.
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TPUW.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR3
          description: Programming error record register 3 of BLOCK0.
          addressOffset: 392
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MODE.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_LEGACY_SPI_BOOT_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_LEGACY_SPI_BOOT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CHANNEL_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CHANNEL.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED3.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_DOWNLOAD_MODE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB_DOWNLOAD_MODE.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_ENABLE_SECURITY_DOWNLOAD.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CONTROL.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: PIN_POWER_SELECTION_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_PIN_POWER_SELECTION.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TYPE.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_FORCE_SEND_RESUME.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_VERSION.
              bitOffset: 11
              bitWidth: 16
              access: read-only
            - name: RPT4_RESERVED2_ERR
              description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED2.
              bitOffset: 27
              bitWidth: 5
              access: read-only
      - register:
          name: RD_REPEAT_ERR4
          description: Programming error record register 4 of BLOCK0.
          addressOffset: 400
          size: 32
          fields:
            - name: RPT4_RESERVED4_ERR
              description: "If any bit in RPT4_RESERVED4 is 1, there is a programming error in EFUSE_RPT4_RESERVED4."
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_RS_ERR0
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 448
          size: 32
          fields:
            - name: MAC_SPI_8M_ERR_NUM
              description: The value of this signal means the number of error bytes in BLOCK1.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: MAC_SPI_8M_FAIL
              description: "0: Means no failure and that the data of BLOCK1 is reliable. 1: Means that programming BLOCK1 data failed and the number of error bytes is over 5."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART1_NUM
              description: The value of this signal means the number of error bytes in BLOCK2.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART1_FAIL
              description: "0: Means no failure and that the data of BLOCK2 is reliable. 1: Means that programming BLOCK2 data failed and the number of error bytes is over 5."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USR_DATA_ERR_NUM
              description: The value of this signal means the number of error bytes in BLOCK3.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: USR_DATA_FAIL
              description: "0: Means no failure and that the data of BLOCK3 is reliable. 1: Means that programming BLOCK3 data failed and the number of error bytes is over 5."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: KEY0_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY0.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: KEY0_FAIL
              description: "0: Means no failure and that the data of KEY0 is reliable. 1: Means that programming KEY0 failed and the number of error bytes is over 5."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: KEY1_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY1.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: KEY1_FAIL
              description: "0: Means no failure and that the data of KEY1 is reliable. 1: Means that programming KEY1 failed and the number of error bytes is over 5."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: KEY2_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY2.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: KEY2_FAIL
              description: "0: Means no failure and that the data of KEY2 is reliable. 1: Means that programming KEY2 failed and the number of error bytes is over 5."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY3_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY3.
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: KEY3_FAIL
              description: "0: Means no failure and that the data of KEY3 is reliable. 1: Means that programming KEY3 failed and the number of error bytes is over 5."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: KEY4_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY4.
              bitOffset: 28
              bitWidth: 3
              access: read-only
            - name: KEY4_FAIL
              description: "0: Means no failure and that the data of KEY4 is reliable. 1: Means that programming KEY4 failed and the number of error bytes is over 5."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR1
          description: Programming error record register 1 of BLOCK1-10.
          addressOffset: 452
          size: 32
          fields:
            - name: KEY5_ERR_NUM
              description: The value of this signal means the number of error bytes in KEY5.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KEY5_FAIL
              description: "0: Means no failure and that the data of KEY5 is reliable. 1: Means that programming user data failed and the number of error bytes is over 5."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART2_ERR_NUM
              description: The value of this signal means the number of error bytes in BLOCK10.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART2_FAIL
              description: "0: Means no failure and that the data of BLOCK10 is reliable. 1: Means that programming BLOCK10 data failed and the number of error bytes is over 5."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clock configuration register.
          addressOffset: 456
          size: 32
          resetValue: 2
          fields:
            - name: EFUSE_MEM_FORCE_PD
              description: "If set, forces eFuse SRAM into power-saving mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: "If set, forces to activate clock signal of eFuse SRAM."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_MEM_FORCE_PU
              description: "If set, forces eFuse SRAM into working mode."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: "If set, forces to enable clock signal of eFuse memory."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuration register.
          addressOffset: 460
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A: Operate programming command. 0x5AA5: Operate read command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 464
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: REPEAT_ERR_CNT
              description: Indicates the number of error bits during programming BLOCK0.
              bitOffset: 10
              bitWidth: 8
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 468
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 472
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 476
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 480
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 484
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 488
          size: 32
          resetValue: 130588
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 492
          size: 32
          resetValue: 302055681
          fields:
            - name: THR_A
              description: Configures the hold time of read operation.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TRD
              description: Configures the length of pulse of read operation.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TSUR_A
              description: Configures the setup time of read operation.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: READ_INIT_NUM
              description: Configures the initial read time of eFuse.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF0
          description: Configuration register 0 of eFuse programming timing parameters.
          addressOffset: 496
          size: 32
          resetValue: 13107457
          fields:
            - name: THP_A
              description: Configures the hold time of programming operation.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TPGM_INACTIVE
              description: Configures the length of pulse during programming 0 to eFuse.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TPGM
              description: Configures the length of pulse during programming 1 to eFuse.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configuration register 1 of eFuse programming timing parameters.
          addressOffset: 500
          size: 32
          resetValue: 2654209
          fields:
            - name: TSUP_A
              description: Configures the setup time of programming operation.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configuration register 2 of eFuse programming timing parameters.
          addressOffset: 504
          size: 32
          resetValue: 400
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: Version control register.
          addressOffset: 508
          size: 32
          resetValue: 419959040
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: EXTMEM
    description: External Memory
    groupName: EXTMEM
    baseAddress: 1635778560
    addressBlock:
      - offset: 0
        size: 320
        usage: registers
    registers:
      - register:
          name: PRO_DCACHE_CTRL
          description: register description
          addressOffset: 0
          size: 32
          resetValue: 256
          fields:
            - name: PRO_DCACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_SETSIZE_MODE
              description: "The bit is used to configure cache memory size.0: 8KB, 1: 16KB"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_BLOCKSIZE_MODE
              description: "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_INVALIDATE_DONE
              description: The bit is used to indicate invalidate operation is finished.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_FLUSH_ENA
              description: The bit is used to enable flush operation. It will be cleared by hardware after flush operation done.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_FLUSH_DONE
              description: The bit is used to indicate flush operation is finished.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_CLEAN_ENA
              description: The bit is used to enable clean operation. It will be cleared by hardware after clean operation done.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_CLEAN_DONE
              description: The bit is used to indicate clean operation is finished.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_LOCK0_EN
              description: The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_LOCK1_EN
              description: The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_DONE
              description: The bit is used to indicate conditional-preload operation is finished.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_PRELOAD_DONE
              description: The bit is used to indicate preload operation is finished.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_UNLOCK_DONE
              description: The bit is used to indicate unlock operation is finished.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_LOCK_DONE
              description: The bit is used to indicate lock operation is finished.
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DCACHE_CTRL1
          description: register description
          addressOffset: 4
          size: 32
          resetValue: 7
          fields:
            - name: PRO_DCACHE_MASK_BUS0
              description: "The bit is used to disable dbus0, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_MASK_BUS1
              description: "The bit is used to disable dbus1, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_MASK_BUS2
              description: "The bit is used to disable dbus2, 0: enable, 1: disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DCACHE_TAG_POWER_CTRL
          description: register description
          addressOffset: 8
          size: 32
          resetValue: 5
          fields:
            - name: PRO_DCACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of dcache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DCACHE_LOCK0_ADDR
          description: register description
          addressOffset: 12
          size: 32
          fields:
            - name: PRO_DCACHE_LOCK0_ADDR
              description: "The bits are used to configure the first start virtual address of data locking, which is combined with PRO_DCACHE_LOCK0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_LOCK0_SIZE
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: PRO_DCACHE_LOCK0_SIZE
              description: "The bits are used to configure the first length of data locking, which is combined with PRO_DCACHE_LOCK0_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: PRO_DCACHE_LOCK1_ADDR
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: PRO_DCACHE_LOCK1_ADDR
              description: "The bits are used to configure the second start virtual address of data locking, which is combined with PRO_DCACHE_LOCK1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_LOCK1_SIZE
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: PRO_DCACHE_LOCK1_SIZE
              description: "The bits are used to configure the second length of data locking, which is combined with PRO_DCACHE_LOCK1_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: PRO_DCACHE_MEM_SYNC0
          description: register description
          addressOffset: 28
          size: 32
          fields:
            - name: PRO_DCACHE_MEMSYNC_ADDR
              description: "The bits are used to configure the start virtual address for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if the address is validate. The auto operations will be issued if the address is invalidate. It should be combined with PRO_DCACHE_MEM_SYNC1."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_MEM_SYNC1
          description: register description
          addressOffset: 32
          size: 32
          fields:
            - name: PRO_DCACHE_MEMSYNC_SIZE
              description: "The bits are used to configure the length for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if it is validate. The auto operations will be issued if it is invalidate. It should be combined with PRO_DCACHE_MEM_SYNC0."
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          name: PRO_DCACHE_PRELOAD_ADDR
          description: register description
          addressOffset: 36
          size: 32
          fields:
            - name: PRO_DCACHE_PRELOAD_ADDR
              description: The bits are used to configure the start virtual address for manual pre-load operation. It should be combined with PRO_DCACHE_PRELOAD_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_PRELOAD_SIZE
          description: register description
          addressOffset: 40
          size: 32
          resetValue: 512
          fields:
            - name: PRO_DCACHE_PRELOAD_SIZE
              description: The bits are used to configure the length for manual pre-load operation.  It should be combined with PRO_DCACHE_PRELOAD_ADDR_REG..
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: PRO_DCACHE_PRELOAD_ORDER
              description: "The bits are used to configure the direction of manual pre-load operation. 1: descending, 0: ascending."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DCACHE_AUTOLOAD_CFG
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: PRO_DCACHE_AUTOLOAD_MODE
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_STEP
              description: Reserved.
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_ORDER
              description: "The bits are used to configure the direction of conditional pre-load operation. 1: descending, 0: ascending."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_RQST
              description: "The bits are used to configure trigger conditions for conditional pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_SIZE
              description: The bits are used to configure the numbers of the cache block for the issuing conditional pre-load operation.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_SCT0_ENA
              description: The bits are used to enable the second section for conditional pre-load operation.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_AUTOLOAD_SCT1_ENA
              description: The bits are used to enable the first section for conditional pre-load operation.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DCACHE_AUTOLOAD_SECTION0_ADDR
          description: register description
          addressOffset: 48
          size: 32
          fields:
            - name: PRO_DCACHE_AUTOLOAD_SCT0_ADDR
              description: The bits are used to configure the start virtual address of the first section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_AUTOLOAD_SECTION0_SIZE
          description: register description
          addressOffset: 52
          size: 32
          resetValue: 32768
          fields:
            - name: PRO_DCACHE_AUTOLOAD_SCT0_SIZE
              description: The bits are used to configure the length of the first section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: PRO_DCACHE_AUTOLOAD_SECTION1_ADDR
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: PRO_DCACHE_AUTOLOAD_SCT1_ADDR
              description: The bits are used to configure the start virtual address of the second section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_DCACHE_AUTOLOAD_SECTION1_SIZE
          description: register description
          addressOffset: 60
          size: 32
          resetValue: 32768
          fields:
            - name: PRO_DCACHE_AUTOLOAD_SCT1_SIZE
              description: The bits are used to configure the length of the second section for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: PRO_ICACHE_CTRL
          description: register description
          addressOffset: 64
          size: 32
          resetValue: 256
          fields:
            - name: PRO_ICACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_SETSIZE_MODE
              description: "The bit is used to configure cache memory size.0: 8KB, 1: 16KB"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_BLOCKSIZE_MODE
              description: "The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_INVALIDATE_DONE
              description: The bit is used to indicate invalidate operation is finished.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_LOCK0_EN
              description: The bit is used to enable pre-lock operation which is combined with PRO_ICACHE_LOCK0_ADDR_REG and PRO_ICACHE_LOCK0_SIZE_REG.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_LOCK1_EN
              description: The bit is used to enable pre-lock operation which is combined with PRO_ICACHE_LOCK1_ADDR_REG and PRO_ICACHE_LOCK1_SIZE_REG.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_DONE
              description: The bit is used to indicate conditional-preload operation is finished.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation. It will be cleared by hardware after preload operation done.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_PRELOAD_DONE
              description: The bit is used to indicate preload operation is finished.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_UNLOCK_DONE
              description: The bit is used to indicate unlock operation is finished.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_LOCK_DONE
              description: The bit is used to indicate lock operation is finished.
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_ICACHE_CTRL1
          description: register description
          addressOffset: 68
          size: 32
          resetValue: 7
          fields:
            - name: PRO_ICACHE_MASK_BUS0
              description: "The bit is used to disable ibus0, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_MASK_BUS1
              description: "The bit is used to disable ibus1, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_MASK_BUS2
              description: "The bit is used to disable ibus2, 0: enable, 1: disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_ICACHE_TAG_POWER_CTRL
          description: register description
          addressOffset: 72
          size: 32
          resetValue: 5
          fields:
            - name: PRO_ICACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of icache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power icache tag memory down, 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power icache tag memory down, 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_ICACHE_LOCK0_ADDR
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: PRO_ICACHE_LOCK0_ADDR
              description: "The bits are used to configure the first start virtual address of data locking, which is combined with PRO_ICACHE_LOCK0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_LOCK0_SIZE
          description: register description
          addressOffset: 80
          size: 32
          fields:
            - name: PRO_ICACHE_LOCK0_SIZE
              description: "The bits are used to configure the first length of data locking, which is combined with PRO_ICACHE_LOCK0_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: PRO_ICACHE_LOCK1_ADDR
          description: register description
          addressOffset: 84
          size: 32
          fields:
            - name: PRO_ICACHE_LOCK1_ADDR
              description: "The bits are used to configure the second start virtual address of data locking, which is combined with PRO_ICACHE_LOCK1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_LOCK1_SIZE
          description: register description
          addressOffset: 88
          size: 32
          fields:
            - name: PRO_ICACHE_LOCK1_SIZE
              description: "The bits are used to configure the second length of data locking, which is combined with PRO_ICACHE_LOCK1_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: PRO_ICACHE_MEM_SYNC0
          description: register description
          addressOffset: 92
          size: 32
          fields:
            - name: PRO_ICACHE_MEMSYNC_ADDR
              description: "The bits are used to configure the start virtual address for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if the address is validate. The auto operations will be issued if the address is invalidate. It should be combined with PRO_ICACHE_MEM_SYNC1."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_MEM_SYNC1
          description: register description
          addressOffset: 96
          size: 32
          fields:
            - name: PRO_ICACHE_MEMSYNC_SIZE
              description: "The bits are used to configure the length for invalidate, flush, clean, lock and unlock operations. The manual operations will be issued if it is validate. The auto operations will be issued if it is invalidate. It should be combined with PRO_ICACHE_MEM_SYNC0."
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          name: PRO_ICACHE_PRELOAD_ADDR
          description: register description
          addressOffset: 100
          size: 32
          fields:
            - name: PRO_ICACHE_PRELOAD_ADDR
              description: The bits are used to configure the start virtual address for manual pre-load operation. It should be combined with PRO_ICACHE_PRELOAD_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_PRELOAD_SIZE
          description: register description
          addressOffset: 104
          size: 32
          resetValue: 512
          fields:
            - name: PRO_ICACHE_PRELOAD_SIZE
              description: The bits are used to configure the length for manual pre-load operation.  It should be combined with PRO_ICACHE_PRELOAD_ADDR_REG..
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: PRO_ICACHE_PRELOAD_ORDER
              description: "The bits are used to configure the direction of manual pre-load operation. 1: descending, 0: ascending."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_ICACHE_AUTOLOAD_CFG
          description: register description
          addressOffset: 108
          size: 32
          fields:
            - name: PRO_ICACHE_AUTOLOAD_MODE
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_STEP
              description: Reserved.
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_ORDER
              description: "The bits are used to configure the direction of conditional pre-load operation. 1: descending, 0: ascending."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_RQST
              description: "The bits are used to configure trigger conditions for conditional pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_SIZE
              description: The bits are used to configure the numbers of the cache block for the issuing conditional pre-load operation.
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_SCT0_ENA
              description: The bits are used to enable the second section for conditional pre-load operation.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_AUTOLOAD_SCT1_ENA
              description: The bits are used to enable the first section for conditional pre-load operation.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_ICACHE_AUTOLOAD_SECTION0_ADDR
          description: register description
          addressOffset: 112
          size: 32
          fields:
            - name: PRO_ICACHE_AUTOLOAD_SCT0_ADDR
              description: The bits are used to configure the start virtual address of the first section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_AUTOLOAD_SECTION0_SIZE
          description: register description
          addressOffset: 116
          size: 32
          resetValue: 32768
          fields:
            - name: PRO_ICACHE_AUTOLOAD_SCT0_SIZE
              description: The bits are used to configure the length of the first section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct0_ena.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: PRO_ICACHE_AUTOLOAD_SECTION1_ADDR
          description: register description
          addressOffset: 120
          size: 32
          fields:
            - name: PRO_ICACHE_AUTOLOAD_SCT1_ADDR
              description: The bits are used to configure the start virtual address of the second section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PRO_ICACHE_AUTOLOAD_SECTION1_SIZE
          description: register description
          addressOffset: 124
          size: 32
          resetValue: 32768
          fields:
            - name: PRO_ICACHE_AUTOLOAD_SCT1_SIZE
              description: The bits are used to configure the length of the second section for conditional pre-load operation. It should be combined with pro_icache_autoload_sct1_ena.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: IC_PRELOAD_CNT
          description: register description
          addressOffset: 128
          size: 32
          fields:
            - name: IC_PRELOAD_CNT
              description: The bits are used to count the number of issued pre-load which include manual pre-load and conditional pre-load.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IC_PRELOAD_MISS_CNT
          description: register description
          addressOffset: 132
          size: 32
          fields:
            - name: IC_PRELOAD_MISS_CNT
              description: The bits are used to count the number of missed pre-load which include manual pre-load and conditional pre-load.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IBUS2_ABANDON_CNT
          description: register description
          addressOffset: 136
          size: 32
          fields:
            - name: IBUS2_ABANDON_CNT
              description: The bits are used to count the number of the abandoned ibus2 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IBUS1_ABANDON_CNT
          description: register description
          addressOffset: 140
          size: 32
          fields:
            - name: IBUS1_ABANDON_CNT
              description: The bits are used to count the number of the abandoned ibus1 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IBUS0_ABANDON_CNT
          description: register description
          addressOffset: 144
          size: 32
          fields:
            - name: IBUS0_ABANDON_CNT
              description: The bits are used to count the number of the abandoned ibus0 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IBUS2_ACS_MISS_CNT
          description: register description
          addressOffset: 148
          size: 32
          fields:
            - name: IBUS2_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by ibus2 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS1_ACS_MISS_CNT
          description: register description
          addressOffset: 152
          size: 32
          fields:
            - name: IBUS1_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by ibus1 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS0_ACS_MISS_CNT
          description: register description
          addressOffset: 156
          size: 32
          fields:
            - name: IBUS0_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by ibus0 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS2_ACS_CNT
          description: register description
          addressOffset: 160
          size: 32
          fields:
            - name: IBUS2_ACS_CNT
              description: The bits are used to count the number of ibus2 access icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS1_ACS_CNT
          description: register description
          addressOffset: 164
          size: 32
          fields:
            - name: IBUS1_ACS_CNT
              description: The bits are used to count the number of ibus1 access icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IBUS0_ACS_CNT
          description: register description
          addressOffset: 168
          size: 32
          fields:
            - name: IBUS0_ACS_CNT
              description: The bits are used to count the number of ibus0 access icache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DC_PRELOAD_CNT
          description: register description
          addressOffset: 172
          size: 32
          fields:
            - name: DC_PRELOAD_CNT
              description: The bits are used to count the number of issued pre-load which include manual pre-load and conditional pre-load.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DC_PRELOAD_EVICT_CNT
          description: register description
          addressOffset: 176
          size: 32
          fields:
            - name: DC_PRELOAD_EVICT_CNT
              description: The bits are used to count the number of cache evictions by pre-load which include manual pre-load and conditional pre-load.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DC_PRELOAD_MISS_CNT
          description: register description
          addressOffset: 180
          size: 32
          fields:
            - name: DC_PRELOAD_MISS_CNT
              description: The bits are used to count the number of missed pre-load which include manual pre-load and conditional pre-load.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DBUS2_ABANDON_CNT
          description: register description
          addressOffset: 184
          size: 32
          fields:
            - name: DBUS2_ABANDON_CNT
              description: The bits are used to count the number of the abandoned dbus2 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DBUS1_ABANDON_CNT
          description: register description
          addressOffset: 188
          size: 32
          fields:
            - name: DBUS1_ABANDON_CNT
              description: The bits are used to count the number of the abandoned dbus1 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DBUS0_ABANDON_CNT
          description: register description
          addressOffset: 192
          size: 32
          fields:
            - name: DBUS0_ABANDON_CNT
              description: The bits are used to count the number of the abandoned dbus0 access.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DBUS2_ACS_WB_CNT
          description: register description
          addressOffset: 196
          size: 32
          fields:
            - name: DBUS2_ACS_WB_CNT
              description: The bits are used to count the number of cache evictions by dbus2 access cache.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DBUS1_ACS_WB_CNT
          description: register description
          addressOffset: 200
          size: 32
          fields:
            - name: DBUS1_ACS_WB_CNT
              description: The bits are used to count the number of cache evictions by dbus1 access cache.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DBUS0_ACS_WB_CNT
          description: register description
          addressOffset: 204
          size: 32
          fields:
            - name: DBUS0_ACS_WB_CNT
              description: The bits are used to count the number of cache evictions by dbus0 access cache.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DBUS2_ACS_MISS_CNT
          description: register description
          addressOffset: 208
          size: 32
          fields:
            - name: DBUS2_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus2 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS1_ACS_MISS_CNT
          description: register description
          addressOffset: 212
          size: 32
          fields:
            - name: DBUS1_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus1 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS0_ACS_MISS_CNT
          description: register description
          addressOffset: 216
          size: 32
          fields:
            - name: DBUS0_ACS_MISS_CNT
              description: The bits are used to count the number of the cache miss caused by dbus0 access.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS2_ACS_CNT
          description: register description
          addressOffset: 220
          size: 32
          fields:
            - name: DBUS2_ACS_CNT
              description: The bits are used to count the number of dbus2 access dcache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS1_ACS_CNT
          description: register description
          addressOffset: 224
          size: 32
          fields:
            - name: DBUS1_ACS_CNT
              description: The bits are used to count the number of dbus1 access dcache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DBUS0_ACS_CNT
          description: register description
          addressOffset: 228
          size: 32
          fields:
            - name: DBUS0_ACS_CNT
              description: The bits are used to count the number of dbus0 access dcache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_DBG_INT_ENA
          description: register description
          addressOffset: 232
          size: 32
          resetValue: 1
          fields:
            - name: CACHE_DBG_EN
              description: "The bit is used to activate the cache track function. 1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by ibus counter overflow.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IC_SYNC_SIZE_FAULT_INT_ENA
              description: The bit is used to enable interrupt by manual sync configurations fault.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IC_PRELOAD_SIZE_FAULT_INT_ENA
              description: The bit is used to enable interrupt by manual pre-load configurations fault.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ICACHE_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ICACHE_SET_PRELOAD_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ICACHE_SET_SYNC_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ICACHE_SET_LOCK_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DBUS_ACS_MSK_DC_INT_ENA
              description: The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by dbus counter overflow.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DC_SYNC_SIZE_FAULT_INT_ENA
              description: The bit is used to enable interrupt by manual sync configurations fault.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DC_PRELOAD_SIZE_FAULT_INT_ENA
              description: The bit is used to enable interrupt by manual pre-load configurations fault.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DCACHE_WRITE_FLASH_INT_ENA
              description: The bit is used to enable interrupt by dcache trying to write flash.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DCACHE_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DCACHE_SET_PRELOAD_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing preload registers of dcache while dcache is busy to issue lock,sync and pre-load operations."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DCACHE_SET_SYNC_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing sync registers of dcache while dcache is busy to issue lock,sync and pre-load operations."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DCACHE_SET_LOCK_ILG_INT_ENA
              description: "The bit is used to enable interrupt by illegal writing lock registers of dcache while dcache is busy to issue lock,sync or pre-load operations."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MMU_ENTRY_FAULT_INT_ENA
              description: The bit is used to enable interrupt by mmu entry fault.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_DBG_INT_CLR
          description: register description
          addressOffset: 236
          size: 32
          fields:
            - name: IBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by ibus counter overflow.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IC_SYNC_SIZE_FAULT_INT_CLR
              description: The bit is used to clear interrupt by manual sync configurations fault.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IC_PRELOAD_SIZE_FAULT_INT_CLR
              description: The bit is used to clear interrupt by manual pre-load configurations fault.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: ICACHE_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ICACHE_SET_ILG_INT_CLR
              description: "The bit is used to clear interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DBUS_ACS_MSK_DC_INT_CLR
              description: The bit is used to clear interrupt by cpu access dcache while the corresponding dbus is disabled or dcache is disabled which include speculative access.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by dbus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DC_SYNC_SIZE_FAULT_INT_CLR
              description: The bit is used to clear interrupt by manual sync configurations fault.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DC_PRELOAD_SIZE_FAULT_INT_CLR
              description: The bit is used to clear interrupt by manual pre-load configurations fault.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DCACHE_WRITE_FLASH_INT_CLR
              description: The bit is used to clear interrupt by dcache trying to write flash.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DCACHE_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: DCACHE_SET_ILG_INT_CLR
              description: "The bit is used to clear interrupt by illegal writing lock registers of dcache while dcache is busy to issue lock,sync or pre-load operations."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: MMU_ENTRY_FAULT_INT_CLR
              description: The bit is used to clear interrupt by mmu entry fault.
              bitOffset: 13
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_DBG_STATUS0
          description: register description
          addressOffset: 240
          size: 32
          fields:
            - name: IBUS0_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access icache while the ibus0 is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IBUS1_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access icache while the ibus1 is disabled or icache is disabled which include speculative access.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IBUS2_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access icache while the ibus2 is disabled or icache is disabled which include speculative access.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IBUS0_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus0 counter overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IBUS1_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus1 counter overflow.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IBUS2_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus2 counter overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: IBUS0_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus0 miss counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IBUS1_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus1 miss counter overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: IBUS2_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus2 miss counter overflow.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IBUS0_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus0 abandon counter overflow.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IBUS1_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus1 abandon counter overflow.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: IBUS2_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus2 abandon counter overflow.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: IC_PRELOAD_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by pre-load miss counter overflow.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: IC_PRELOAD_CNT_OVF_ST
              description: The bit is used to indicate interrupt by pre-load counter overflow.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: IC_SYNC_SIZE_FAULT_ST
              description: The bit is used to indicate interrupt by manual sync configurations fault.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: IC_PRELOAD_SIZE_FAULT_ST
              description: The bit is used to indicate interrupt by manual pre-load configurations fault.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: ICACHE_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: ICACHE_SET_PRELOAD_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: ICACHE_SET_SYNC_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: ICACHE_SET_LOCK_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: CACHE_DBG_STATUS1
          description: register description
          addressOffset: 244
          size: 32
          fields:
            - name: DBUS0_ACS_MSK_DCACHE_ST
              description: The bit is used to indicate interrupt by cpu access dcache while the dbus0 is disabled or dcache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DBUS1_ACS_MSK_DCACHE_ST
              description: The bit is used to indicate interrupt by cpu access dcache while the dbus1 is disabled or dcache is disabled which include speculative access.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DBUS2_ACS_MSK_DCACHE_ST
              description: The bit is used to indicate interrupt by cpu access dcache while the dbus2 is disabled or dcache is disabled which include speculative access.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DBUS0_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus0 counter overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DBUS1_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus1 counter overflow.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DBUS2_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus2 counter overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DBUS0_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus0 miss counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DBUS1_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus1 miss counter overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DBUS2_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus2 miss counter overflow.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DBUS0_ACS_WB_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus0 eviction counter overflow.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DBUS1_ACS_WB_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus1 eviction counter overflow.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DBUS2_ACS_WB_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus2 eviction counter overflow.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DBUS0_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus0 abandon counter overflow.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DBUS1_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus1 abandon counter overflow.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DBUS2_ABANDON_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus2 abandon counter overflow.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DC_PRELOAD_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by pre-load miss counter overflow.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: DC_PRELOAD_EVICT_CNT_OVF_ST
              description: The bit is used to indicate interrupt by pre-load eviction counter overflow.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: DC_PRELOAD_CNT_OVF_ST
              description: The bit is used to indicate interrupt by pre-load counter overflow.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: DC_SYNC_SIZE_FAULT_ST
              description: The bit is used to indicate interrupt by manual sync configurations fault.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: DC_PRELOAD_SIZE_FAULT_ST
              description: The bit is used to indicate interrupt by manual pre-load configurations fault.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: DCACHE_WRITE_FLASH_ST
              description: The bit is used to indicate interrupt by dcache trying to write flash.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: DCACHE_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DCACHE_SET_PRELOAD_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: DCACHE_SET_SYNC_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: DCACHE_SET_LOCK_ILG_ST
              description: "The bit is used to indicate interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: MMU_ENTRY_FAULT_ST
              description: The bit is used to indicate interrupt by mmu entry fault.
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_CACHE_ACS_CNT_CLR
          description: register description
          addressOffset: 248
          size: 32
          fields:
            - name: PRO_DCACHE_ACS_CNT_CLR
              description: "The bit is used to clear dcache counter which include DC_PRELOAD_CNT_REG, DC_PRELOAD_EVICT_CNT_REG, DC_PRELOAD_MISS_CNT_REG, DBUS0-2_ABANDON_CNT_REG, DBUS0-2_ACS_WB_CNT_REG, DBUS0-2_ACS_MISS_CNT_REG and DBUS0-2_ACS_CNT_REG."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PRO_ICACHE_ACS_CNT_CLR
              description: "The bit is used to clear icache counter which include IC_PRELOAD_CNT_REG, IC_PRELOAD_MISS_CNT_REG, IBUS0-2_ABANDON_CNT_REG, IBUS0-2_ACS_MISS_CNT_REG and IBUS0-2_ACS_CNT_REG."
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: PRO_DCACHE_REJECT_ST
          description: register description
          addressOffset: 252
          size: 32
          fields:
            - name: PRO_DCACHE_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: PRO_DCACHE_CPU_ATTR
              description: "The bits are used to indicate the attribute of CPU access dcache when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: PRO_DCACHE_REJECT_VADDR
          description: register description
          addressOffset: 256
          size: 32
          fields:
            - name: PRO_DCACHE_CPU_VADDR
              description: The bits are used to indicate the virtual address of CPU access dcache when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_ICACHE_REJECT_ST
          description: register description
          addressOffset: 260
          size: 32
          fields:
            - name: PRO_ICACHE_TAG_ATTR
              description: "The bits are used to indicate the attribute of data from external memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: PRO_ICACHE_CPU_ATTR
              description: "The bits are used to indicate the attribute of CPU access icache when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: PRO_ICACHE_REJECT_VADDR
          description: register description
          addressOffset: 264
          size: 32
          fields:
            - name: PRO_ICACHE_CPU_VADDR
              description: The bits are used to indicate the virtual address of CPU access icache when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_CACHE_MMU_FAULT_CONTENT
          description: register description
          addressOffset: 268
          size: 32
          fields:
            - name: PRO_CACHE_MMU_FAULT_CONTENT
              description: The bits are used to indicate the content of mmu entry which cause mmu fault..
              bitOffset: 0
              bitWidth: 17
              access: read-only
            - name: PRO_CACHE_MMU_FAULT_CODE
              description: "The bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: flush, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx"
              bitOffset: 17
              bitWidth: 3
              access: read-only
      - register:
          name: PRO_CACHE_MMU_FAULT_VADDR
          description: register description
          addressOffset: 272
          size: 32
          fields:
            - name: PRO_CACHE_MMU_FAULT_VADDR
              description: The bits are used to indicate the virtual address which cause mmu fault..
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_CACHE_WRAP_AROUND_CTRL
          description: register description
          addressOffset: 276
          size: 32
          fields:
            - name: PRO_CACHE_FLASH_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from flash.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_SRAM_RD_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from spiram.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_MMU_POWER_CTRL
          description: register description
          addressOffset: 280
          size: 32
          resetValue: 5
          fields:
            - name: PRO_CACHE_MMU_MEM_FORCE_ON
              description: "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MMU_MEM_FORCE_PD
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_MMU_MEM_FORCE_PU
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_STATE
          description: register description
          addressOffset: 284
          size: 32
          fields:
            - name: PRO_ICACHE_STATE
              description: "The bit is used to indicate icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: PRO_DCACHE_STATE
              description: "The bit is used to indicate dcache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 12
              bitWidth: 12
              access: read-only
      - register:
          name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
          description: register description
          addressOffset: 288
          size: 32
          fields:
            - name: RECORD_DISABLE_DB_ENCRYPT
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_DISABLE_G0CB_DECRYPT
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
          description: register description
          addressOffset: 292
          size: 32
          resetValue: 7
          fields:
            - name: CLK_FORCE_ON_DB_ENCRYPT
              description: "The bit is used to close clock gating of encrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_G0CB_DECRYPT
              description: "The bit is used to close clock gating of decrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT
              description: "The bit is used to close clock gating of encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_BRIDGE_ARBITER_CTRL
          description: register description
          addressOffset: 296
          size: 32
          fields:
            - name: ALLOC_WB_HOLD_ARBITER
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_PRELOAD_INT_CTRL
          description: register description
          addressOffset: 300
          size: 32
          fields:
            - name: PRO_ICACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by icache pre-load done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by icache pre-load done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by icache pre-load done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: PRO_DCACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by dcache pre-load done.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by dcache pre-load done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by dcache pre-load done.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_SYNC_INT_CTRL
          description: register description
          addressOffset: 304
          size: 32
          fields:
            - name: PRO_ICACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by icache sync done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRO_ICACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by icache sync done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_ICACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by icache sync done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: PRO_DCACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by dcache sync done.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PRO_DCACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by dcache sync done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by dcache sync done.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_CONF_MISC
          description: register description
          addressOffset: 308
          size: 32
          resetValue: 3
          fields:
            - name: PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by preload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by sync operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: register description
          addressOffset: 312
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_EXTMEM_REG_DATE
          description: register description
          addressOffset: 1020
          size: 32
          resetValue: 26231168
          fields:
            - name: PRO_EXTMEM_REG_DATE
              description: Reserved.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1061175296
    addressBlock:
      - offset: 0
        size: 1588
        usage: registers
    interrupt:
      - name: GPIO
        value: 23
      - name: GPIO_NMI
        value: 24
      - name: GPIO_INTR_2
        value: 25
      - name: GPIO_NMI_2
        value: 26
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO0 ~ 31 output register
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO0 ~ 31 output value in simple GPIO output mode. The values of bit0 ~ bit31 correspond to the output value of GPIO0 ~ GPIO31 respectively. Bit22 ~ bit25 are invalid.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO0 ~ 31 output bit set register
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: "GPIO0 ~ 31 output set register. If the value 1 is written to a bit here, the corre- sponding bit in GPIO_OUT_REG will be set to 1. Recommended operation: use this register to set GPIO_OUT_REG."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO0 ~ 31 output bit clear register
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: "GPIO0 ~ 31 output clear register. If the value 1 is written to a bit here, the cor- responding bit in GPIO_OUT_REG will be cleared. Recommended operation: use this register to clear GPIO_OUT_REG."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT1
          description: GPIO32 ~ 53 output register
          addressOffset: 16
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO32 ~ 53 output value in simple GPIO output mode. The values of bit0 ~ bit13 correspond to GPIO32 ~ GPIO45. Bit14 ~ bit21 are invalid.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: OUT1_W1TS
          description: GPIO32 ~ 53 output bit set register
          addressOffset: 20
          size: 32
          fields:
            - name: OUT1_W1TS
              description: "GPIO32 ~ 53 output value set register. If the value 1 is written to a bit here, the corresponding bit in GPIO_OUT1_REG will be set to 1. Recommended operation: use this register to set GPIO_OUT1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: OUT1_W1TC
          description: GPIO32 ~ 53 output bit clear register
          addressOffset: 24
          size: 32
          fields:
            - name: OUT1_W1TC
              description: "GPIO32 ~ 53 output value clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO_OUT1_REG will be cleared. Recommended operation: use this register to clear GPIO_OUT1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: SDIO_SELECT
          description: GPIO SDIO selection register
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          description: GPIO0 ~ 31 output enable register
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO0~31 output enable register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO0 ~ 31 output enable bit set register
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: "GPIO0 ~ 31 output enable set register. If the value 1 is written to a bit here, the corresponding bit in GPIO_ENABLE_REG will be set to 1. Recommended operation: use this register to set GPIO_ENABLE_REG."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO0 ~ 31 output enable bit clear register
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: "GPIO0 ~ 31 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO_ENABLE_REG will be cleared. Recommended operation: use this register to clear GPIO_ENABLE_REG."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE1
          description: GPIO32 ~ 53 output enable register
          addressOffset: 44
          size: 32
          fields:
            - name: DATA
              description: GPIO32~53 output enable register.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: ENABLE1_W1TS
          description: GPIO32 ~ 53 output enable bit set register
          addressOffset: 48
          size: 32
          fields:
            - name: ENABLE1_W1TS
              description: "GPIO32 ~ 53 output enable set register. If the value 1 is written to a bit here, the corresponding bit in GPIO_ENABLE1_REG will be set to 1. Recommended operation: use this register to set GPIO_ENABLE1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: ENABLE1_W1TC
          description: GPIO32 ~ 53 output enable bit clear register
          addressOffset: 52
          size: 32
          fields:
            - name: ENABLE1_W1TC
              description: "GPIO32 ~ 53 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO_ENABLE1_REG will be cleared. Recommended operation: use this register to clear GPIO_ENABLE1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: STRAP
          description: Bootstrap pin value register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: "GPIO strapping values: bit4 ~ bit2 correspond to stripping pins GPIO45, GPIO0, and GPIO46 respectively."
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO0 ~ 31 input register
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: "GPIO0 ~ 31 input value. Each bit represents a pad input value, 1 for high level and 0 for low level."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN1
          description: GPIO32 ~ 53 input register
          addressOffset: 64
          size: 32
          fields:
            - name: IN_DATA1_NEXT
              description: GPIO32 ~ 53 input value. Each bit represents a pad input value.
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: STATUS
          description: GPIO0 ~ 31 interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO0 ~ 31 interrupt status register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO0 ~ 31 interrupt status bit set register
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: "GPIO0 ~ 31 interrupt status set register. If the value 1 is written to a bit here, the corresponding bit in GPIO_STATUS_INTERRUPT will be set to 1. Recommended operation: use this register to set GPIO_STATUS_INTERRUPT."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO0 ~ 31 interrupt status bit clear register
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: "GPIO0 ~ 31 interrupt status clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO_STATUS_INTERRUPT will be cleared. Recommended operation: use this register to clear GPIO_STATUS_INTERRUPT."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS1
          description: GPIO32 ~ 53 interrupt status register
          addressOffset: 80
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO32 ~ 53 interrupt status register.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: STATUS1_W1TS
          description: GPIO32 ~ 53 interrupt status bit set register
          addressOffset: 84
          size: 32
          fields:
            - name: STATUS1_W1TS
              description: "GPIO32 ~ 53 interrupt status set register. If the value 1 is written to a bit here, the corresponding bit in GPIO_STATUS1_REG will be set to 1. Recommended operation: use this register to set GPIO_STATUS1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: STATUS1_W1TC
          description: GPIO32 ~ 53 interrupt status bit clear register
          addressOffset: 88
          size: 32
          fields:
            - name: STATUS1_W1TC
              description: "GPIO32 ~ 53 interrupt status clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO_STATUS1_REG will be cleared. Recommended operation: use this register to clear GPIO_STATUS1_REG."
              bitOffset: 0
              bitWidth: 22
              access: write-only
      - register:
          name: PCPU_INT
          description: GPIO0 ~ 31 PRO_CPU interrupt status register
          addressOffset: 92
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO0 ~ 31 PRO_CPU interrupt status. This interrupt status is corresponding to the bit in GPIO_STATUS_REG when assert (high) enable signal (bit13 of GPIO_PINn_REG).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_NMI_INT
          description: GPIO0 ~ 31 PRO_CPU non-maskable interrupt status register
          addressOffset: 96
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO0 ~ 31 PRO_CPU non-maskable interrupt status. This interrupt sta- tus is corresponding to the bit in GPIO_STATUS_REG when assert (high) enable signal (bit 14 of GPIO_PINn_REG).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPUSDIO_INT
          description: GPIO0 ~ 31 CPU SDIO interrupt status register
          addressOffset: 100
          size: 32
          fields:
            - name: SDIO_INT
              description: GPIO0~31 CPU SDIO interrupt status.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_INT1
          description: GPIO32 ~ 53 PRO_CPU interrupt status register
          addressOffset: 104
          size: 32
          fields:
            - name: PROCPU1_INT
              description: GPIO32 ~ 53 PRO_CPU interrupt status. This interrupt status is corresponding to the bit in GPIO_STATUS1_REG when assert (high) enable signal (bit 13 of GPIO_PINn_REG).
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: PCPU_NMI_INT1
          description: GPIO32 ~ 53 PRO_CPU non-maskable interrupt status register
          addressOffset: 108
          size: 32
          fields:
            - name: PROCPU_NMI1_INT
              description: GPIO32 ~ 53 PRO_CPU non-maskable interrupt status. This interrupt status is corresponding to bit in GPIO_STATUS1_REG when assert (high) enable signal (bit 14 of GPIO_PINn_REG).
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: CPUSDIO_INT1
          description: GPIO32 ~ 53 CPU SDIO interrupt status register
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO1_INT
              description: GPIO32~53 CPU SDIO interrupt status.
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 54
          dimIncrement: 4
          name: PIN%s
          description: Configuration for GPIO pin %s
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "For the second stage synchronization, GPIO input data can be syn- chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized on falling edge; 2 and 3: synchronized on rising edge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "Pad driver selection. 0: normal output; 1: open drain output.."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "For the first stage synchronization, GPIO input data can be synchro- nized on either edge of the APB clock. 0: no synchronization; 1: synchronized on falling edge; 2 and 3: synchronized on rising edge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "Interrupt type selection. 0: GPIO interrupt disabled; 1: rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger; 5: high level trigger. (R/W)"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: "GPIO wake-up enable bit, only wakes up the CPU from Light-sleep."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: Reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: "Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU non-maskable interrupt enabled."
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: STATUS_NEXT
          description: GPIO0 ~ 31 interrupt source register
          addressOffset: 332
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: "Interrupt source signal of GPIO0 ~ 31, could be rising edge interrupt, falling edge interrupt, level sensitive interrupt and any edge interrupt."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: STATUS_NEXT1
          description: GPIO32 ~ 53 interrupt source register
          addressOffset: 336
          size: 32
          fields:
            - name: STATUS1_INTERRUPT_NEXT
              description: Interrupt source signal of GPIO32 ~ 53.
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 256
          dimIncrement: 4
          name: FUNC%s_IN_SEL_CFG
          description: Peripheral function %s input selection register
          addressOffset: 340
          size: 32
          fields:
            - name: IN_SEL
              description: "Selection control for peripheral input signal m, selects a pad from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38 for a constantly high input or 0x3C for a constantly low input."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: IN_INV_SEL
              description: "Invert the input value. 1: invert enabled; 0: invert disabled."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEL
              description: "Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect signals directly to peripheral configured in IO_MUX."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          dim: 54
          dimIncrement: 4
          name: FUNC%s_OUT_SEL_CFG
          description: Peripheral output selection for GPIO %s
          addressOffset: 1364
          size: 32
          resetValue: 256
          fields:
            - name: OUT_SEL
              description: "Selection control for GPIO output n. If a value s (0<=s<256) is written to this field, the peripheral output signal s will be connected to GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value and output enable."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: INV_SEL
              description: "0: Do not invert the output value; 1: Invert the output value."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "0: Use output enable signal from peripheral; 1: Force the output enable signal to be sourced from bit n of GPIO_ENABLE_REG."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "0: Do not invert the output enable signal; 1: Invert the output enable signal."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: GPIO clock gating register
          addressOffset: 1580
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Clock gating enable bit. If set to 1, the clock is free running."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: Version control register
          addressOffset: 1788
          size: 32
          resetValue: 26234977
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIOSD
    baseAddress: 1061179136
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: SIGMADELTA%s
          description: Duty-cycle configuration register of SDM%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD_IN
              description: This field is used to configure the duty cycle of sigma delta modulation output.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD_PRESCALE
              description: This field is used to set a divider value to divide APB clock.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: SIGMADELTA_CG
          description: Clock gating configuration register
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_EN
              description: Clock enable bit of configuration registers for sigma delta modulation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_MISC
          description: MISC register
          addressOffset: 36
          size: 32
          fields:
            - name: FUNCTION_CLK_EN
              description: Clock enable bit of sigma delta modulation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SWAP
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_VERSION
          description: Version control register
          addressOffset: 40
          size: 32
          resetValue: 25174624
          fields:
            - name: GPIO_SD_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HMAC
    description: HMAC (Hash-based Message Authentication Code) Accelerator
    groupName: HMAC
    baseAddress: 1610866688
    addressBlock:
      - offset: 0
        size: 156
        usage: registers
    registers:
      - register:
          name: SET_START
          description: HMAC start control register
          addressOffset: 64
          size: 32
          fields:
            - name: SET_START
              description: Set this bit to enable HMAC.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_PARA_PURPOSE
          description: HMAC parameter configuration register
          addressOffset: 68
          size: 32
          fields:
            - name: PURPOSE_SET
              description: Set hmac purpose.
              bitOffset: 0
              bitWidth: 4
              access: write-only
      - register:
          name: SET_PARA_KEY
          description: HMAC key configuration register
          addressOffset: 72
          size: 32
          fields:
            - name: KEY_SET
              description: Select hmac key.
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SET_PARA_FINISH
          description: HMAC configuration completion register
          addressOffset: 76
          size: 32
          fields:
            - name: SET_PARA_END
              description: Set this bit to finish HMAC configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ONE
          description: HMAC one message control register
          addressOffset: 80
          size: 32
          fields:
            - name: SET_TEXT_ONE
              description: Call SHA to calculate one message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ING
          description: HMAC message continue register
          addressOffset: 84
          size: 32
          fields:
            - name: SET_TEXT_ING
              description: Set this bit to show there are still some message blocks to be processed.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_END
          description: HMAC message end register
          addressOffset: 88
          size: 32
          fields:
            - name: SET_TEXT_END
              description: Set this bit to start hardware padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_RESULT_FINISH
          description: HMAC read result completion register
          addressOffset: 92
          size: 32
          fields:
            - name: SET_RESULT_END
              description: Set this bit to end upstream and clear the calculation result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_JTAG
          description: Invalidate JTAG result register
          addressOffset: 96
          size: 32
          fields:
            - name: SET_INVALIDATE_JTAG
              description: Set this bit to clear calculation results in JTAG re-enable function under downstream mode.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_DS
          description: Invalidate digital signature result register
          addressOffset: 100
          size: 32
          fields:
            - name: SET_INVALIDATE_DS
              description: Set this bit to clear calculation results in DS function under downstream mode.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_ERROR
          description: The matching result between key and purpose user configured
          addressOffset: 104
          size: 32
          fields:
            - name: QUERY_CHECK
              description: "Hmac error status.\n\n0: hmac key and purpose match.\n\n1: error."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_BUSY
          description: The busy state of HMAC module
          addressOffset: 108
          size: 32
          fields:
            - name: BUSY_STATE
              description: "The state of Hmac.\n\n1'b0: idle.\n\n1'b1: busy."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          name: WR_MESSAGE_%s
          description: Message register %s
          addressOffset: 128
          size: 32
          fields:
            - name: WDATA
              description: Store the %sth 32-bit of message.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          dim: 8
          dimIncrement: 4
          name: RD_RESULT_%s
          description: Hash result register %s
          addressOffset: 192
          size: 32
          fields:
            - name: RDATA
              description: Read the %sth 32-bit of hash result.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SET_MESSAGE_PAD
          description: Software padding register
          addressOffset: 240
          size: 32
          fields:
            - name: SET_TEXT_PAD
              description: Set this bit to let software do padding job.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: ONE_BLOCK
          description: One block message register.
          addressOffset: 244
          size: 32
          fields:
            - name: SET_ONE_BLOCK
              description: Set this bit to show no padding is required.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 248
          size: 32
          resetValue: 538510338
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1061236736
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    interrupt:
      - name: I2C_EXT0
        value: 52
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: Configures the low level width of the SCL clock
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 2571
          fields:
            - name: SDA_FORCE_OUT
              description: "0: direct output. 1: open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "0: direct output. 1: open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "This register is used to select the sample mode.\n\n1: sample SDA data on the SCL low level.\n\n0: sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: Set this bit to configure the module as an I2C Master. Clear this bit to configure the module as an I2C Slave.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending the data in TX FIFO.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for data needing to be sent.\n\n1: send data from the least significant bit.\n\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data.\n\n1: receive data from the least significant bit.\n\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: This is the enable bit for I2C bus arbitration function.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: This register is used to reset the SCL_FSM.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REF_ALWAYS_ON
              description: This register is used to control the REF_TICK.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: Describe I2C work status
          addressOffset: 8
          size: 32
          fields:
            - name: RESP_REC
              description: "The received ACK value in master mode or slave mode. 0: ACK. 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "When in slave mode, 1: master reads from slave. 0: master writes to slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIME_OUT
              description: "When the I2C controller takes more than I2C_TIME_OUT clocks to receive a data bit, this field changes to 1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the I2C controller loses control of SCL line, this register changes to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1: the I2C bus is busy transferring data. 0: the I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "When configured as an I2C Slave, and the address sent by the master is equal to the address of the slave, then this bit will be of high level."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS
              description: This field changes to 1 when one byte is transferred.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This field represents the amount of data needed to be sent.
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: STRETCH_CAUSE
              description: "The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the beginning of I2C read data state. 1: stretching SCL low when I2C TX FIFO is empty in slave mode. 2: stretching SCL low when I2C RX FIFO is full in slave mode."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TXFIFO_CNT
              description: This field stores the amount of received data in RAM.
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This field indicates the states of the I2C module state machine.\n\n0: Idle. 1: Address shift. 2: ACK address. 3: RX data. 4: TX data. 5: Send ACK. 6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This field indicates the states of the state machine used to produce SCL.\n\n0: Idle. 1: Start. 2: Negative edge. 3: Low. 4: Positive edge. 5: High. 6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data
          addressOffset: 12
          size: 32
          fields:
            - name: TIME_OUT_VALUE
              description: This register is used to configure the timeout for receiving a data bit in APB clock cycles.
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: TIME_OUT_EN
              description: This is the enable bit for time out control.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: Local slave address setting
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: "When configured as an I2C Slave, this field is used to configure the slave address."
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: This field is used to enable the slave 10-bit addressing mode in master mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: "This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_END_ADDR
              description: "This is the offset address of the last received data, as described in I2C_NONFIFO_RX_THRES. This value refreshes when an I2C_RXFIFO_UDF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated."
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_START_ADDR
              description: "This is the offset address of the first sent data, as described in I2C_NONFIFO_TX_THRES."
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_END_ADDR
              description: "This is the offset address of the last sent data, as described in  I2C_NONFIFO_TX_THRES.\n\nThe value refreshes when an I2C_TXFIFO_OVF_INT or I2C_TRANS_COMPLETE_INT interrupt is generated."
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: RX_UPDATE
              description: Write 0 or 1 to I2C_RX_UPDATE to update the value of I2C_RXFIFO_END_ADDR and I2C_RXFIFO_START_ADDR.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: TX_UPDATE
              description: Write 0 or 1 to I2C_TX_UPDATE to update the value of I2C_TXFIFO_END_ADDR and I2C_TXFIFO_START_ADDR.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLAVE_RW_POINT
              description: The received data in I2C slave mode.
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register
          addressOffset: 24
          size: 32
          resetValue: 89473163
          fields:
            - name: RXFIFO_WM_THRHD
              description: "The water mark threshold of RX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and RX FIFO counter is bigger than I2C_RXFIFO_WM_THRHD[4:0], I2C_RXFIFO_WM_INT_RAW bit will be valid."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "The water mark threshold of TX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and TX FIFO counter is smaller than I2C_TXFIFO_WM_THRHD[4:0], I2C_TXFIFO_WM_INT_RAW bit will be valid."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enable APB non-FIFO mode.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: "When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset RX FIFO.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset TX FIFO.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NONFIFO_RX_THRES
              description: "When I2C receives more than I2C_NONFIFO_RX_THRES bytes of data, it will generate an I2C_RXFIFO_UDF_INT interrupt and update the current offset address of the received data."
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: NONFIFO_TX_THRES
              description: "When I2C sends more than I2C_NONFIFO_TX_THRES bytes of data, it will generate an I2C_TXFIFO_OVF_INT interrupt and update the current offset address of the sent data."
              bitOffset: 20
              bitWidth: 6
              access: read-write
            - name: FIFO_PRT_EN
              description: "The control enable bit of FIFO pointer in non-FIFO mode. This bit controls the valid bits and the interrupts of TX/RX FIFO overflow, underflow, full and empty."
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: RX FIFO read data
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The value of RX FIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Set this bit to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLAVE_STRETCH_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLAVE_STRETCH_INT_ENA
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the interval between changing the SDA output level and the falling edge of SCL, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the interval between the rising edge of SCL and the level sampling time of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of the SCL clock
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "This register is used to configure for how long SCL remains high in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "This register is used to configure for the SCL_FSM's waiting period for SCL to go high in master mode, in I2C module clock cycles."
              bitOffset: 14
              bitWidth: 14
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the interval between pulling SDA low and pulling SCL low when the master generates a START condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure  interval between pulling SDA low and pulling SCL low when the master generates a START condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: Configures the interval between the positive edge of SCL and the negative edge of SDA
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the interval between the positive edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: Configures the delay after the SCL clock edge for a stop condition
          addressOffset: 72
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the delay after the STOP condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: Configures the delay between the SDA and SCL positive edge for a stop condition
          addressOffset: 76
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive edge of SCL and the positive edge of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SCL_FILTER_CFG
          description: SCL filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 16
          fields:
            - name: SCL_FILTER_THRES
              description: "When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: SDA_FILTER_CFG
          description: SDA filter configuration register
          addressOffset: 84
          size: 32
          resetValue: 16
          fields:
            - name: SDA_FILTER_THRES
              description: "When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          dim: 16
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
          name: COMD%s
          description: I2C command register %s
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: "This is the content of command 0. It consists of three parts:\n\nop_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.\n\nbyte_num represents the number of bytes that need to be sent or received.\n\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: "When command 0 is done in I2C Master mode, this bit changes to high level."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 152
          size: 32
          resetValue: 256
          fields:
            - name: SCL_ST_TO
              description: The threshold value of SCL_FSM state unchanged period.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 156
          size: 32
          resetValue: 256
          fields:
            - name: SCL_MAIN_ST_TO
              description: The threshold value of SCL_MAIN_FSM state unchanged period.
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 160
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to I2C_SCL_RST_SLV_NUM[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: Configure the pulses of SCL generated in I2C master mode. Valid when I2C_SCL_RST_SLV_EN is 1.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set I2C_SCL_FORCE_OUT and I2C_SCL_PD_EN to 1 to stretch SCL low."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set I2C_SDA_FORCE_OUT and I2C_SDA_PD_EN to 1 to stretch SDA low."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_STRETCH_CONF
          description: Set SCL stretch of I2C slave
          addressOffset: 164
          size: 32
          fields:
            - name: STRETCH_PROTECT_NUM
              description: Configure the period of I2C slave stretching SCL line.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SLAVE_SCL_STRETCH_EN
              description: "The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL output line will be stretched low when I2C_SLAVE_SCL_STRETCH_EN is 1 and stretch event happens. The stretch cause can be seen in I2C_STRETCH_CAUSE."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLAVE_SCL_STRETCH_CLR
              description: Set this bit to clear the I2C slave SCL stretch function.
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 248
          size: 32
          resetValue: 419766272
          fields:
            - name: DATE
              description: This is the the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: I2C1
    description: I2C (Inter-Integrated Circuit) Controller 1
    baseAddress: 1061318656
    interrupt:
      - name: I2C_EXT1
        value: 53
    derivedFrom: I2C0
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1061220352
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: I2S0
        value: 35
      - name: I2S1
        value: 36
    registers:
      - register:
          name: CONF
          description: I2S configuration register
          addressOffset: 8
          size: 32
          resetValue: 787200
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_RESET
              description: Set this bit to reset receiver.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset TX FIFO.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset RX FIFO.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_START
              description: Set this bit to start receiving data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_RIGHT_FIRST
              description: Set this bit to transmit right channel data first.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_RIGHT_FIRST
              description: Set this bit to receive right channel data first.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_SHORT_SYNC
              description: Set this bit to enable transmitter in PCM standard mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_SHORT_SYNC
              description: Set this bit to enable receiver in PCM standard mode.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_MSB_RIGHT
              description: Set this bit to place right channel data at the MSB in TX FIFO.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_MSB_RIGHT
              description: Set this bit to place right channel data at the MSB in RX FIFO.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST_DMA
              description: "1:the data in DMA/APB transform from low bits. 0:the data from DMA/APB transform from high bits."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST_DMA
              description: "1:the data in DMA/APB transform from low bits. 0:the data from DMA/APB transform from high bits."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loopback mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RESET_ST
              description: "I2S TX FIFO reset status. 1: I2S_TX_FIFO_RESET is not completed. 0: I2S_TX_FIFO_RESET is completed."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RX_FIFO_RESET_ST
              description: "I2S RX FIFO reset status. 1: I2S_RX_FIFO_RESET is not completed. 0: I2S_RX_FIFO_RESET is completed."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: TX_RESET_ST
              description: "I2S TX reset status. 1: I2S_TX_RESET is not completed. 0: I2S_TX_RESET is completed."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: TX_DMA_EQUAL
              description: "1: Data in left channel is equal to data in right channel. 0: Data in left channel is not equal to data in right channel."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_DMA_EQUAL
              description: "1: Data in left channel is equal to data in right channel. 0: Data in left channel is not equal to data in right channel."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PRE_REQ_EN
              description: Set this bit to enable I2S to prepare data earlier.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: I2S TX byte endianness.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: I2S RX byte endianness.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_RESET_ST
              description: "I2S RX reset status. 1: I2S_RX_RESET is not completed. 0: I2S_RX_RESET is completed."
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 12
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_RAW
              description: The raw interrupt status bit  for I2S_RX_TAKE_DATA_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_PUT_DATA_INT_RAW
              description: The raw interrupt status bit  for I2S_TX_PUT_DATA_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_WFULL_INT_RAW
              description: The raw interrupt status bit  for I2S_RX_WFULL_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_REMPTY_INT_RAW
              description: The raw interrupt status bit  for I2S_RX_REMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_WFULL_INT_RAW
              description: The raw interrupt status bit  for I2S_TX_WFULL_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_REMPTY_INT_RAW
              description: The raw interrupt status bit  for I2S_TX_REMPTY_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for I2S_RX_HUNG_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for I2S_TX_HUNG_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              description: The raw interrupt status bit  for I2S_IN_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              description: The raw interrupt status bit  for I2S_IN_SUC_EOF_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              description: Reserved.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              description: The raw interrupt status bit  for I2S_OUT_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              description: The raw interrupt status bit  for I2S_OUT_EOF_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_RAW
              description: The raw interrupt status bit  for I2S_IN_DSCR_ERR_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_RAW
              description: The raw interrupt status bit  for I2S_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_RAW
              description: The raw interrupt status bit  for I2S_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              description: The raw interrupt status bit  for I2S_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: V_SYNC_INT_RAW
              description: The raw interrupt status bit  for I2S_V_SYNC_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 16
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_ST
              description: The masked interrupt status bit  for I2S_RX_TAKE_DATA_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_PUT_DATA_INT_ST
              description: The masked interrupt status bit  for I2S_TX_PUT_DATA_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_WFULL_INT_ST
              description: The masked interrupt status bit  for I2S_RX_WFULL_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_REMPTY_INT_ST
              description: The masked interrupt status bit  for I2S_RX_REMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_WFULL_INT_ST
              description: The masked interrupt status bit  for I2S_TX_WFULL_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_REMPTY_INT_ST
              description: The masked interrupt status bit  for I2S_TX_REMPTY_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for I2S_RX_HUNG_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for I2S_TX_HUNG_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              description: The masked interrupt status bit  for I2S_IN_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              description: The masked interrupt status bit  for I2S_IN_SUC_EOF_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              description: Reserved.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              description: The masked interrupt status bit  for I2S_OUT_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              description: The masked interrupt status bit  for I2S_OUT_EOF_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_ST
              description: The masked interrupt status bit  for I2S_IN_DSCR_ERR_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_ST
              description: The masked interrupt status bit  for I2S_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_ST
              description: The masked interrupt status bit  for I2S_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              description: The masked interrupt status bit  for I2S_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: V_SYNC_INT_ST
              description: The masked interrupt status bit  for I2S_V_SYNC_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 20
          size: 32
          fields:
            - name: RX_TAKE_DATA_INT_ENA
              description: The interrupt enable bit  for I2S_RX_TAKE_DATA_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PUT_DATA_INT_ENA
              description: The interrupt enable bit  for I2S_TX_PUT_DATA_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_WFULL_INT_ENA
              description: The interrupt enable bit  for I2S_RX_WFULL_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_REMPTY_INT_ENA
              description: The interrupt enable bit  for I2S_RX_REMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_WFULL_INT_ENA
              description: The interrupt enable bit  for I2S_TX_WFULL_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_REMPTY_INT_ENA
              description: The interrupt enable bit  for I2S_TX_REMPTY_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for I2S_RX_HUNG_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for I2S_TX_HUNG_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              description: The interrupt enable bit  for I2S_IN_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              description: The interrupt enable bit  for I2S_IN_SUC_EOF_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              description: Reserved.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              description: The interrupt enable bit  for I2S_OUT_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              description: The interrupt enable bit  for I2S_OUT_EOF_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_INT_ENA
              description: The interrupt enable bit  for I2S_IN_DSCR_ERR_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_INT_ENA
              description: The interrupt enable bit  for I2S_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_INT_ENA
              description: The interrupt enable bit  for I2S_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              description: The interrupt enable bit  for I2S_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: V_SYNC_INT_ENA
              description: The interrupt enable bit  for I2S_V_SYNC_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 24
          size: 32
          fields:
            - name: TAKE_DATA_INT_CLR
              description: Set this bit to clear I2S_RX_TAKE_DATA_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PUT_DATA_INT_CLR
              description: Set this bit to clear I2S_TX_PUT_DATA_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_WFULL_INT_CLR
              description: Set this bit to clear I2S_RX_WFULL_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RX_REMPTY_INT_CLR
              description: Set this bit to clear I2S_RX_REMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TX_WFULL_INT_CLR
              description: Set this bit to clear I2S_TX_WFULL_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TX_REMPTY_INT_CLR
              description: Set this bit to clear I2S_TX_REMPTY_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear I2S_RX_HUNG_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear I2S_TX_HUNG_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DONE_INT_CLR
              description: Set this bit to clear I2S_IN_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_INT_CLR
              description: Set this bit to clear I2S_IN_SUC_EOF_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_INT_CLR
              description: Reserved.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_DONE_INT_CLR
              description: Set this bit to clear I2S_OUT_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_INT_CLR
              description: Set this bit to clear I2S_OUT_EOF_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_INT_CLR
              description: Set this bit to clear I2S_IN_DSCR_ERR_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_INT_CLR
              description: Set this bit to clear I2S_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_INT_CLR
              description: Set this bit to clear I2S_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_INT_CLR
              description: Set this bit to clear I2S_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: V_SYNC_INT_CLR
              description: Set this bit to clear I2S_V_SYNC_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: TIMING
          description: I2S timing register
          addressOffset: 28
          size: 32
          fields:
            - name: TX_BCK_IN_DELAY
              description: "Number of delay cycles for BCK signal into the transmitter based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DELAY
              description: "Number of delay cycles for WS signal into the transmitter based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DELAY
              description: "Number of delay cycles for BCK signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DELAY
              description: "Number of delay cycles for WS signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: RX_SD_IN_DELAY
              description: "Number of delay cycles for SD signal into the receiver based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DELAY
              description: "Number of delay cycles for BCK signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DELAY
              description: "Number of delay cycles for WS signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TX_SD_OUT_DELAY
              description: "Number of delay cycles for SD signal out of the transmitter based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DELAY
              description: "Number of delay cycles for WS signal out of the receiver based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DELAY
              description: "Number of delay cycles for BCK signal out of the receiver based on I2S0_CLK. 0: delayed by 0 cycle. 1: delayed by 1 cycle. 2: delayed by 2 cycles. 3: delayed by 3 cycles."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TX_DSYNC_SW
              description: "Set this bit to synchronize signals into the transmitter by two flip-flop synchronizer. 0: the signals will be firstly clocked by rising clock edge , then clocked by falling clock edge. 1: the signals will be firstly clocked by falling clock edge, then clocked by rising clock edge."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_DSYNC_SW
              description: "Set this bit to synchronize signals into the receiver by two flip-flop synchronizer. 0: the signals will be clocked by rising clock edge firstly, then clocked by falling clock edge. 1: the signals will be clocked by falling clock edge firstly, then clocked by rising clock edge."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE_DELAY
              description: "Number of delay cycles for data valid flag based on I2S0_CLK. 0: delayed by 1.5 cycles. 1: delayed by 2.5 cycles. 2: delayed by 3.5 cycles. 3: delayed by 4.5 cycles."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_INV
              description: Set this bit to invert BCK signal input to the slave transmitter.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_CONF
          description: I2S FIFO configuration register
          addressOffset: 32
          size: 32
          resetValue: 6176
          fields:
            - name: RX_DATA_NUM
              description: "I2S_RX_TAKE_DATA_INT is triggered when the left and right channel data number in RX FIFO is larger than the value of I2S_RX_DATA_NUM[5:0]. (RX FIFO is almost full threshold.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: TX_DATA_NUM
              description: "I2S_TX_PUT_DATA_INT is triggered when the left and right channel data number in TX FIFO is smaller than the value of I2S_TX_DATA_NUM[5:0]. (TX FIFO is almost empty threshold.)"
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: DSCR_EN
              description: Set this bit to enable I2S DMA mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_MOD
              description: Transmitter FIFO mode configuration bits
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: RX_FIFO_MOD
              description: Receiver FIFO mode configuration bits
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: TX_FIFO_MOD_FORCE_EN
              description: The bit should always be set to 1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_MOD_FORCE_EN
              description: The bit should always be set to 1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_SYNC
              description: force write back rx data to memory
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RX_24MSB_EN
              description: "Only useful in rx 24bit mode. 1: the high 24 bits are effective in i2s fifo   0: the low 24 bits are effective in i2s fifo"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TX_24MSB_EN
              description: "Only useful in tx 24bit mode. 1: the high 24 bits are effective in i2s fifo   0: the low 24 bits are effective in i2s fifo"
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S DMA RX EOF data length
          addressOffset: 36
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: The length of data to be received. It will trigger I2S_IN_SUC_EOF_INT.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: Constant single channel data
          addressOffset: 40
          size: 32
          fields:
            - name: SIGLE_DATA
              description: The right channel or left channel transmits constant value stored in this register according to I2S_TX_CHAN_MOD and I2S_TX_MSB_RIGHT.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONF_CHAN
          description: I2S channel configuration register
          addressOffset: 44
          size: 32
          fields:
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: RX_CHAN_MOD
              description: I2S receiver channel mode configuration bits.
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_LINK
          description: I2S DMA TX configuration register
          addressOffset: 48
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: The address of first outlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              description: Set this bit to stop outlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              description: Set this bit to start outlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              description: Set this bit to restart outlink descriptor.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK
          description: I2S DMA RX configuration register
          addressOffset: 52
          size: 32
          fields:
            - name: INLINK_ADDR
              description: The address of first inlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_STOP
              description: Set this bit to stop inlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              description: Set this bit to start inlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              description: Set this bit to restart inlink descriptor.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR
          description: Address of outlink descriptor that produces EOF
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR
              description: The address of outlink descriptor that produces EOF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_EOF_DES_ADDR
          description: Address of inlink descriptor that produces EOF
          addressOffset: 60
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR
              description: The address of inlink descriptor that produces EOF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_BFR_DES_ADDR
          description: Address of buffer relative to the outlink descriptor that produces EOF
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EOF_BFR_DES_ADDR
              description: The address of buffer relative to the outlink descriptor that produces EOF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR
          description: Address of current inlink descriptor
          addressOffset: 72
          size: 32
          fields:
            - name: INLINK_DSCR
              description: The address of current inlink descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF0
          description: Address of next inlink descriptor
          addressOffset: 76
          size: 32
          fields:
            - name: INLINK_DSCR_BF0
              description: The address of next inlink descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF1
          description: Address of next inlink data buffer
          addressOffset: 80
          size: 32
          fields:
            - name: INLINK_DSCR_BF1
              description: The address of next inlink data buffer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR
          description: Address of current outlink descriptor
          addressOffset: 84
          size: 32
          fields:
            - name: OUTLINK_DSCR
              description: The address of current outlink descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF0
          description: Address of next outlink descriptor
          addressOffset: 88
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0
              description: The address of next outlink descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF1
          description: Address of next outlink data buffer
          addressOffset: 92
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1
              description: The address of next outlink data buffer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LC_CONF
          description: I2S DMA configuration register
          addressOffset: 96
          size: 32
          resetValue: 256
          fields:
            - name: IN_RST
              description: Set this bit to reset in-DMA FSM. Set this bit before the DMA configuration.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              description: Set this bit to reset out-DMA FSM. Set this bit before the DMA configuration.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              description: Set this bit to reset AHB interface cmdFIFO of DMA. Set this bit before the DMA configuration.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              description: Set this bit to reset AHB interface of DMA. Set this bit before the DMA configuration.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              description: Set this bit to loop test inlink.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              description: Set this bit to loop test outlink.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              description: Set this bit to enable outlink-written-back automatically when out buffer is transmitted done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_NO_RESTART_CLR
              description: Reserved.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              description: "DMA out EOF flag generation mode. 1: When DMA has popped all data from the FIFO. 0: When AHB has pushed all data to the FIFO."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              description: "DMA outlink descriptor transfer mode configuration bit. 1: Prepare outlink descriptor with burst mode. 0: Prepare outlink descriptor with byte mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              description: "DMA inlink descriptor transfer mode configuration bit. 1: Prepare inlink descriptor with burst mode. 0: Prepare inlink descriptor with byte mode."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_DATA_BURST_EN
              description: "Transmitter data transfer mode configuration bit. 1: Prepare out data with burst mode. 0: Prepare out data with byte mode."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CHECK_OWNER
              description: Set this bit to enable check owner bit by hardware.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MEM_TRANS_EN
              description: Reserved.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EXT_MEM_BK_SIZE
              description: "DMA access external memory block size. 0: 16 bytes. 1: 32 bytes. 2: 64 bytes. 3: reserved."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: OUTFIFO_PUSH
          description: APB out FIFO mode register
          addressOffset: 100
          size: 32
          fields:
            - name: OUTFIFO_WDATA
              description: APB out FIFO write data.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: OUTFIFO_PUSH
              description: APB out FIFO  push.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INFIFO_POP
          description: APB in FIFO mode register
          addressOffset: 104
          size: 32
          fields:
            - name: INFIFO_RDATA
              description: APB in FIFO  read data.
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: INFIFO_POP
              description: APB in FIFO  pop.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: LC_STATE0
          description: I2S DMA TX status
          addressOffset: 108
          size: 32
          fields:
            - name: OUTLINK_DSCR_ADDR
              description: I2S DMA out descriptor address.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE
              description: I2S DMA out descriptor state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE
              description: I2S DMA out data state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: OUTFIFO_CNT
              description: The remains of I2S DMA outfifo data.
              bitOffset: 23
              bitWidth: 7
              access: read-only
            - name: OUT_FULL
              description: I2S DMA outfifo is full.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: OUT_EMPTY
              description: I2S DMA outfifo is empty.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LC_STATE1
          description: I2S DMA RX status
          addressOffset: 112
          size: 32
          fields:
            - name: INLINK_DSCR_ADDR
              description: I2S DMA in descriptor address.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE
              description: I2S DMA in descriptor state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE
              description: I2S DMA in data state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: INFIFO_CNT_DEBUG
              description: The remains of I2S DMA infifo data.
              bitOffset: 23
              bitWidth: 7
              access: read-only
            - name: IN_FULL
              description: I2S DMA infifo is full.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: IN_EMPTY
              description: I2S DMA infifo is empty.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LC_HUNG_CONF
          description: I2S Hung configuration register
          addressOffset: 116
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: I2S_TX_HUNG_INT interrupt or I2S_RX_HUNG_INT interrupt will be triggered when FIFO hung counter is equal to this value.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to set the tick counter threshold. The tick counter is clocked by APB_CLK. The tick counter threshold is 88000/2^I2S_LC_FIFO_TIMEOUT_SHIFT. The tick counter is reset when it reaches the threshold.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: I2S configuration register 1
          addressOffset: 160
          size: 32
          resetValue: 137
          fields:
            - name: TX_PCM_CONF
              description: "Compress/Decompress module configuration bits. 0: decompress transmitted data  1:compress transmitted data"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "Compress/Decompress module configuration bits. 0: decompress received data  1:compress received data"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop the output of BCK signal and WS signal when TX FIFO is empty.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_ZEROS_RM_EN
              description: Reserved.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: PD_CONF
          description: I2S power-down configuration register
          addressOffset: 164
          size: 32
          resetValue: 42
          fields:
            - name: FIFO_FORCE_PD
              description: Force FIFO power-down.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_FORCE_PU
              description: Force FIFO power-up.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PLC_MEM_FORCE_PD
              description: Force I2S memory power-down.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PLC_MEM_FORCE_PU
              description: Force I2S memory power-up.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA_RAM_FORCE_PD
              description: Force DMA FIFO power-down.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_RAM_FORCE_PU
              description: Force DMA FIFO power-up.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_RAM_CLK_FO
              description: Set this bit to force on DMA RAM clock.
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: CONF2
          description: I2S configuration register 2
          addressOffset: 168
          size: 32
          fields:
            - name: CAMERA_EN
              description: Set this bit to enable camera mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LCD_TX_WRX2_EN
              description: LCD WR double for one datum.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LCD_TX_SDX2_EN
              description: Set this bit to duplicate data pairs (Frame Form 2) in LCD mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE_TEST_EN
              description: for debug camera mode enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DATA_ENABLE
              description: for debug camera mode enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LCD_EN
              description: Set this bit to enable LCD mode.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EXT_ADC_START_EN
              description: Set this bit to enable the function that ADC mode is triggered by external signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INTER_VALID_EN
              description: "Set this bit to enable camera VGA reducing-resolution mode: only receive two consecutive cycle data in four consecutive clocks."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CAM_SYNC_FIFO_RESET
              description: Set this bit to reset FIFO in camera mode.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CAM_CLK_LOOPBACK
              description: Set this bit to loopback PCLK from I2S0I_WS_out.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: VSYNC_FILTER_EN
              description: Set this bit to enable I2S VSYNC filter function.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: VSYNC_FILTER_THRES
              description: Configure the I2S VSYNC filter threshold value.
              bitOffset: 11
              bitWidth: 3
              access: read-write
      - register:
          name: CLKM_CONF
          description: I2S module clock configuration register
          addressOffset: 172
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              description: Integral I2S clock divider value.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              description: Fractional clock divider numerator value.
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              description: Fractional clock divider denominator value.
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clock gate.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_SEL
              description: "Set this bit to select I2S module clock source. 0: No clock. 1: APLL_CLK. 2: PLL_160M_CLK. 3: No clock."
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: SAMPLE_RATE_CONF
          description: I2S sample rate register
          addressOffset: 176
          size: 32
          resetValue: 4260230
          fields:
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure bit length of I2S transmitter channel, the value of which can only be 8, 16, 24 and 32."
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure bit length of I2S receiver channel, the value of which can only be 8, 16, 24 and 32."
              bitOffset: 18
              bitWidth: 6
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 188
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: I2S TX is in idle state. 0: I2S TX is at work."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 419767552
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: INTERRUPT_CORE0
    baseAddress: 1061953536
    addressBlock:
      - offset: 0
        size: 400
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_NMI
        value: 1
      - name: WIFI_PWR
        value: 2
      - name: WIFI_BB
        value: 3
      - name: BT_MAC
        value: 4
      - name: BT_BB
        value: 5
      - name: BT_BB_NMI
        value: 6
      - name: RWBT
        value: 7
      - name: RWBLE
        value: 8
      - name: RWBT_NMI
        value: 9
      - name: RWBLE_NMI
        value: 10
      - name: SLC0
        value: 11
      - name: SLC1
        value: 12
      - name: FROM_CPU_INTR0
        value: 28
      - name: FROM_CPU_INTR1
        value: 29
      - name: FROM_CPU_INTR2
        value: 30
      - name: FROM_CPU_INTR3
        value: 31
      - name: SDIO_HOST
        value: 40
      - name: WDT
        value: 59
      - name: CACHE_IA
        value: 70
      - name: ICACHE_PRELOAD
        value: 87
      - name: DCACHE_PRELOAD
        value: 88
      - name: CPU_PERI_ERR
        value: 91
      - name: APB_PERI_ERR
        value: 92
      - name: DCACHE_SYNC
        value: 93
      - name: ICACHE_SYNC
        value: 94
    registers:
      - register:
          name: PRO_MAC_INTR_MAP
          description: MAC_INTR interrupt configuration register
          addressOffset: 0
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MAC_INTR_MAP
              description: This register is used to map MAC_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_MAC_NMI_MAP
          description: MAC_NMI interrupt configuration register
          addressOffset: 4
          size: 32
          resetValue: 16
          fields:
            - name: PRO_MAC_NMI_MAP
              description: This register is used to map MAC_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWR_INTR_MAP
          description: PWR_INTR interrupt configuration register
          addressOffset: 8
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWR_INTR_MAP
              description: This register is used to map PWR_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BB_INT_MAP
          description: BB_INT interrupt configuration register
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BB_INT_MAP
              description: This register is used to map BB_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_MAC_INT_MAP
          description: BT_MAC_INT interrupt configuration register
          addressOffset: 16
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_MAC_INT_MAP
              description: This register is used to map BT_MAC_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_BB_INT_MAP
          description: BT_BB_INT interrupt configuration register
          addressOffset: 20
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_BB_INT_MAP
              description: This register is used to map BT_BB_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_BT_BB_NMI_MAP
          description: BT_BB_NMI interrupt configuration register
          addressOffset: 24
          size: 32
          resetValue: 16
          fields:
            - name: PRO_BT_BB_NMI_MAP
              description: This register is used to map BT_BB_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBT_IRQ_MAP
          description: RWBT_IRQ interrupt configuration register
          addressOffset: 28
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBT_IRQ_MAP
              description: This register is used to map RWBT_IRQ interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBLE_IRQ_MAP
          description: RWBLE_IRQ interrupt configuration register
          addressOffset: 32
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBLE_IRQ_MAP
              description: This register is used to map RWBLE_IRQ interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBT_NMI_MAP
          description: RWBT_NMI interrupt configuration register
          addressOffset: 36
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBT_NMI_MAP
              description: This register is used to map RWBT_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RWBLE_NMI_MAP
          description: RWBLE_NMI interrupt configuration register
          addressOffset: 40
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RWBLE_NMI_MAP
              description: This register is used to map RWBLE_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SLC0_INTR_MAP
          description: SLC0_INTR interrupt configuration register
          addressOffset: 44
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SLC0_INTR_MAP
              description: This register is used to map SLC0_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SLC1_INTR_MAP
          description: SLC1_INTR interrupt configuration register
          addressOffset: 48
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SLC1_INTR_MAP
              description: This register is used to map SLC1_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UHCI0_INTR_MAP
          description: UHCI0_INTR interrupt configuration register
          addressOffset: 52
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UHCI0_INTR_MAP
              description: This register is used to map UHCI0_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UHCI1_INTR_MAP
          description: UHCI1_INTR interrupt configuration register
          addressOffset: 56
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UHCI1_INTR_MAP
              description: This register is used to map UHCI1_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T0_LEVEL_INT_MAP
          description: TG_T0_LEVEL_INT interrupt configuration register
          addressOffset: 60
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T0_LEVEL_INT_MAP
              description: This register is used to map TG_T0_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T1_LEVEL_INT_MAP
          description: TG_T1_LEVEL_INT interrupt configuration register
          addressOffset: 64
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T1_LEVEL_INT_MAP
              description: This register is used to map TG_T1_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_WDT_LEVEL_INT_MAP
          description: TG_WDT_LEVEL_INT interrupt configuration register
          addressOffset: 68
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_WDT_LEVEL_INT_MAP
              description: This register is used to map TG_WDT_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_LACT_LEVEL_INT_MAP
          description: TG_LACT_LEVEL_INT interrupt configuration register
          addressOffset: 72
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_LACT_LEVEL_INT_MAP
              description: This register is used to map TG_LACT_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T0_LEVEL_INT_MAP
          description: TG1_T0_LEVEL_INT interrupt configuration register
          addressOffset: 76
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T0_LEVEL_INT_MAP
              description: This register is used to map TG1_T0_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T1_LEVEL_INT_MAP
          description: TG1_T1_LEVEL_INT interrupt configuration register
          addressOffset: 80
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T1_LEVEL_INT_MAP
              description: This register is used to map TG1_T1_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_WDT_LEVEL_INT_MAP
          description: TG1_WDT_LEVEL_INT interrupt configuration register
          addressOffset: 84
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_WDT_LEVEL_INT_MAP
              description: This register is used to map TG1_WDT_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_LACT_LEVEL_INT_MAP
          description: TG1_LACT_LEVEL_INT interrupt configuration register
          addressOffset: 88
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_LACT_LEVEL_INT_MAP
              description: This register is used to map TG1_LACT_LEVEL_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_PRO_MAP
          description: GPIO_INTERRUPT_PRO interrupt configuration register
          addressOffset: 92
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_PRO_MAP
              description: This register is used to map GPIO_INTERRUPT_PRO interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
          description: GPIO_INTERRUPT_PRO_NMI interrupt configuration register
          addressOffset: 96
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
              description: This register is used to map GPIO_INTERRUPT_PRO_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_APP_MAP
          description: GPIO_INTERRUPT_APP interrupt configuration register
          addressOffset: 100
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_APP_MAP
              description: This register is used to map GPIO_INTERRUPT_APP interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_GPIO_INTERRUPT_APP_NMI_MAP
          description: GPIO_INTERRUPT_APP_NMI interrupt configuration register
          addressOffset: 104
          size: 32
          resetValue: 16
          fields:
            - name: PRO_GPIO_INTERRUPT_APP_NMI_MAP
              description: This register is used to map GPIO_INTERRUPT_APP_NMI interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_DEDICATED_GPIO_IN_INTR_MAP
          description: DEDICATED_GPIO_IN_INTR interrupt configuration register
          addressOffset: 108
          size: 32
          resetValue: 16
          fields:
            - name: PRO_DEDICATED_GPIO_IN_INTR_MAP
              description: This register is used to map DEDICATED_GPIO_IN_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_0_MAP
          description: CPU_INTR_FROM_CPU_0 interrupt configuration register
          addressOffset: 112
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_0_MAP
              description: This register is used to map CPU_INTR_FROM_CPU_0 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_1_MAP
          description: CPU_INTR_FROM_CPU_1 interrupt configuration register
          addressOffset: 116
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_1_MAP
              description: This register is used to map CPU_INTR_FROM_CPU_1 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_2_MAP
          description: CPU_INTR_FROM_CPU_2 interrupt configuration register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_2_MAP
              description: This register is used to map CPU_INTR_FROM_CPU_2 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_INTR_FROM_CPU_3_MAP
          description: CPU_INTR_FROM_CPU_3 interrupt configuration register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_INTR_FROM_CPU_3_MAP
              description: This register is used to map CPU_INTR_FROM_CPU_3 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_1_MAP
          description: SPI_INTR_1 interrupt configuration register
          addressOffset: 128
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_1_MAP
              description: This register is used to map SPI_INTR_1 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_2_MAP
          description: SPI_INTR_2 interrupt configuration register
          addressOffset: 132
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_2_MAP
              description: This register is used to map SPI_INTR_2 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_3_MAP
          description: SPI_INTR_3 interrupt configuration register
          addressOffset: 136
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_3_MAP
              description: This register is used to map SPI_INTR_3 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2S0_INT_MAP
          description: I2S0_INT interrupt configuration register
          addressOffset: 140
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2S0_INT_MAP
              description: This register is used to map I2S0_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2S1_INT_MAP
          description: I2S1_INT interrupt configuration register
          addressOffset: 144
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2S1_INT_MAP
              description: This register is used to map I2S1_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART_INTR_MAP
          description: UART_INT interrupt configuration register
          addressOffset: 148
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART_INTR_MAP
              description: This register is used to map UART_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART1_INTR_MAP
          description: UART1_INT interrupt configuration register
          addressOffset: 152
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART1_INTR_MAP
              description: This register is used to map UART1_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_UART2_INTR_MAP
          description: UART2_INT interrupt configuration register
          addressOffset: 156
          size: 32
          resetValue: 16
          fields:
            - name: PRO_UART2_INTR_MAP
              description: This register is used to map UART2_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SDIO_HOST_INTERRUPT_MAP
          description: SDIO_HOST_INTERRUPT configuration register
          addressOffset: 160
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SDIO_HOST_INTERRUPT_MAP
              description: This register is used to map SDIO_HOST_INTERRUPT signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM0_INTR_MAP
          description: PWM0_INTR interrupt configuration register
          addressOffset: 164
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM0_INTR_MAP
              description: This register is used to map PWM0_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM1_INTR_MAP
          description: PWM1_INTR interrupt configuration register
          addressOffset: 168
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM1_INTR_MAP
              description: This register is used to map PWM1_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM2_INTR_MAP
          description: PWM2_INTR interrupt configuration register
          addressOffset: 172
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM2_INTR_MAP
              description: This register is used to map PWM2_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PWM3_INTR_MAP
          description: PWM3_INTR interrupt configuration register
          addressOffset: 176
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PWM3_INTR_MAP
              description: This register is used to map PWM3_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_LEDC_INT_MAP
          description: LEDC_INTR interrupt configuration register
          addressOffset: 180
          size: 32
          resetValue: 16
          fields:
            - name: PRO_LEDC_INT_MAP
              description: This register is used to map LEDC_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_EFUSE_INT_MAP
          description: EFUSE_INT interrupt configuration register
          addressOffset: 184
          size: 32
          resetValue: 16
          fields:
            - name: PRO_EFUSE_INT_MAP
              description: This register is used to map EFUSE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CAN_INT_MAP
          description: CAN_INT interrupt configuration register
          addressOffset: 188
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CAN_INT_MAP
              description: This register is used to map CAN_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_USB_INTR_MAP
          description: USB_INT interrupt configuration register
          addressOffset: 192
          size: 32
          resetValue: 16
          fields:
            - name: PRO_USB_INTR_MAP
              description: This register is used to map USB_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RTC_CORE_INTR_MAP
          description: RTC_CORE_INTR interrupt configuration register
          addressOffset: 196
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RTC_CORE_INTR_MAP
              description: This register is used to map RTC_CORE_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RMT_INTR_MAP
          description: RMT_INTR interrupt configuration register
          addressOffset: 200
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RMT_INTR_MAP
              description: This register is used to map RMT_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PCNT_INTR_MAP
          description: PCNT_INTR interrupt configuration register
          addressOffset: 204
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PCNT_INTR_MAP
              description: This register is used to map PCNT_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2C_EXT0_INTR_MAP
          description: I2C_EXT0_INTR interrupt configuration register
          addressOffset: 208
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2C_EXT0_INTR_MAP
              description: This register is used to map I2C_EXT0_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_I2C_EXT1_INTR_MAP
          description: I2C_EXT1_INTR interrupt configuration register
          addressOffset: 212
          size: 32
          resetValue: 16
          fields:
            - name: PRO_I2C_EXT1_INTR_MAP
              description: This register is used to map I2C_EXT1_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_RSA_INTR_MAP
          description: RSA_INTR interrupt configuration register
          addressOffset: 216
          size: 32
          resetValue: 16
          fields:
            - name: PRO_RSA_INTR_MAP
              description: This register is used to map RSA_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SHA_INTR_MAP
          description: SHA_INTR interrupt configuration register
          addressOffset: 220
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SHA_INTR_MAP
              description: This register is used to map SHA_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_AES_INTR_MAP
          description: AES_INTR interrupt configuration register
          addressOffset: 224
          size: 32
          resetValue: 16
          fields:
            - name: PRO_AES_INTR_MAP
              description: This register is used to map AES_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI2_DMA_INT_MAP
          description: SPI2_DMA_INT interrupt configuration register
          addressOffset: 228
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI2_DMA_INT_MAP
              description: This register is used to map AES_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI3_DMA_INT_MAP
          description: SPI3_DMA_INT interrupt configuration register
          addressOffset: 232
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI3_DMA_INT_MAP
              description: This register is used to map SPI3_DMA_INT dma interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_WDG_INT_MAP
          description: WDG_INT interrupt configuration register
          addressOffset: 236
          size: 32
          resetValue: 16
          fields:
            - name: PRO_WDG_INT_MAP
              description: This register is used to map WDG_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TIMER_INT1_MAP
          description: TIMER_INT1 interrupt configuration register
          addressOffset: 240
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TIMER_INT1_MAP
              description: This register is used to map TIMER_INT1 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TIMER_INT2_MAP
          description: TIMER_INT2 interrupt configuration register
          addressOffset: 244
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TIMER_INT2_MAP
              description: This register is used to map TIMER_INT2 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T0_EDGE_INT_MAP
          description: TG_T0_EDGE_INT interrupt configuration register
          addressOffset: 248
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T0_EDGE_INT_MAP
              description: This register is used to map TG_T0_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_T1_EDGE_INT_MAP
          description: TG_T1_EDGE_INT interrupt configuration register
          addressOffset: 252
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_T1_EDGE_INT_MAP
              description: This register is used to map TG_T1_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_WDT_EDGE_INT_MAP
          description: TG_WDT_EDGE_INT interrupt configuration register
          addressOffset: 256
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_WDT_EDGE_INT_MAP
              description: This register is used to map TG_WDT_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG_LACT_EDGE_INT_MAP
          description: TG_LACT_EDGE_INT interrupt configuration register
          addressOffset: 260
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG_LACT_EDGE_INT_MAP
              description: This register is used to map TG_LACT_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T0_EDGE_INT_MAP
          description: TG1_T0_EDGE_INT interrupt configuration register
          addressOffset: 264
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T0_EDGE_INT_MAP
              description: This register is used to map TG1_T0_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_T1_EDGE_INT_MAP
          description: TG1_T1_EDGE_INT interrupt configuration register
          addressOffset: 268
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_T1_EDGE_INT_MAP
              description: This register is used to map TG1_T1_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_WDT_EDGE_INT_MAP
          description: TG1_WDT_EDGE_INT interrupt configuration register
          addressOffset: 272
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_WDT_EDGE_INT_MAP
              description: This register is used to map TG1_WDT_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_TG1_LACT_EDGE_INT_MAP
          description: TG1_LACT_EDGE_INT interrupt configuration register
          addressOffset: 276
          size: 32
          resetValue: 16
          fields:
            - name: PRO_TG1_LACT_EDGE_INT_MAP
              description: This register is used to map TG1_LACT_EDGE_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CACHE_IA_INT_MAP
          description: CACHE_IA_INT interrupt configuration register
          addressOffset: 280
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CACHE_IA_INT_MAP
              description: This register is used to map CACHE_IA_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SYSTIMER_TARGET0_INT_MAP
          description: SYSTIMER_TARGET0_INT interrupt configuration register
          addressOffset: 284
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SYSTIMER_TARGET0_INT_MAP
              description: This register is used to map SYSTIMER_TARGET0_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SYSTIMER_TARGET1_INT_MAP
          description: SYSTIMER_TARGET1_INT interrupt configuration register
          addressOffset: 288
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SYSTIMER_TARGET1_INT_MAP
              description: This register is used to map SYSTIMER_TARGET1_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SYSTIMER_TARGET2_INT_MAP
          description: SYSTIMER_TARGET2_INT interrupt configuration register
          addressOffset: 292
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SYSTIMER_TARGET2_INT_MAP
              description: This register is used to map SYSTIMER_TARGET2_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_ASSIST_DEBUG_INTR_MAP
          description: ASSIST_DEBUG_INTR interrupt configuration register
          addressOffset: 296
          size: 32
          resetValue: 16
          fields:
            - name: PRO_ASSIST_DEBUG_INTR_MAP
              description: This register is used to map ASSIST_DEBUG_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_PRO_IRAM0_ILG_INTR_MAP
          description: PMS_PRO_IRAM0_ILG interrupt configuration register
          addressOffset: 300
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_PRO_IRAM0_ILG_INTR_MAP
              description: This register is used to map PMS_PRO_IRAM0_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_PRO_DRAM0_ILG_INTR_MAP
          description: PMS_PRO_DRAM0_ILG interrupt configuration register
          addressOffset: 304
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_PRO_DRAM0_ILG_INTR_MAP
              description: This register is used to map PMS_PRO_DRAM0_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_PRO_DPORT_ILG_INTR_MAP
          description: PMS_PRO_DPORT_ILG interrupt configuration register
          addressOffset: 308
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_PRO_DPORT_ILG_INTR_MAP
              description: This register is used to map PMS_PRO_DPORT_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_PRO_AHB_ILG_INTR_MAP
          description: PMS_PRO_AHB_ILG interrupt configuration register
          addressOffset: 312
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_PRO_AHB_ILG_INTR_MAP
              description: This register is used to map PMS_PRO_AHB_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_PRO_CACHE_ILG_INTR_MAP
          description: PMS_PRO_CACHE_ILG interrupt configuration register
          addressOffset: 316
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_PRO_CACHE_ILG_INTR_MAP
              description: This register is used to map PMS_PRO_CACHE_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_DMA_APB_I_ILG_INTR_MAP
          description: PMS_DMA_APB_I_ILG  interrupt configuration register
          addressOffset: 320
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_DMA_APB_I_ILG_INTR_MAP
              description: This register is used to map PMS_DMA_APB_I_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_DMA_RX_I_ILG_INTR_MAP
          description: PMS_DMA_RX_I_ILG interrupt configuration register
          addressOffset: 324
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_DMA_RX_I_ILG_INTR_MAP
              description: This register is used to map PMS_DMA_RX_I_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_PMS_DMA_TX_I_ILG_INTR_MAP
          description: PMS_DMA_TX_I_ILG interrupt configuration register
          addressOffset: 328
          size: 32
          resetValue: 16
          fields:
            - name: PRO_PMS_DMA_TX_I_ILG_INTR_MAP
              description: This register is used to map PMS_DMA_TX_I_ILG interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_MEM_REJECT_INTR_MAP
          description: SPI_MEM_REJECT_INTR interrupt configuration register
          addressOffset: 332
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_MEM_REJECT_INTR_MAP
              description: This register is used to map SPI_MEM_REJECT_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_DMA_COPY_INTR_MAP
          description: DMA_COPY_INTR interrupt configuration register
          addressOffset: 336
          size: 32
          resetValue: 16
          fields:
            - name: PRO_DMA_COPY_INTR_MAP
              description: This register is used to map DMA_COPY_INTR interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI4_DMA_INT_MAP
          description: SPI4_DMA_INT interrupt configuration register
          addressOffset: 340
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI4_DMA_INT_MAP
              description: This register is used to map SPI4_DMA_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_SPI_INTR_4_MAP
          description: SPI_INTR_4 interrupt configuration register
          addressOffset: 344
          size: 32
          resetValue: 16
          fields:
            - name: PRO_SPI_INTR_4_MAP
              description: This register is used to map SPI_INTR_4 interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_DCACHE_PRELOAD_INT_MAP
          description: DCACHE_PRELOAD_INT interrupt configuration register
          addressOffset: 348
          size: 32
          resetValue: 16
          fields:
            - name: PRO_DCACHE_PRELOAD_INT_MAP
              description: This register is used to map DCACHE_PRELOAD_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_ICACHE_PRELOAD_INT_MAP
          description: ICACHE_PRELOAD_INT interrupt configuration register
          addressOffset: 352
          size: 32
          resetValue: 16
          fields:
            - name: PRO_ICACHE_PRELOAD_INT_MAP
              description: This register is used to map ICACHE_PRELOAD_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_APB_ADC_INT_MAP
          description: APB_ADC_INT interrupt configuration register
          addressOffset: 356
          size: 32
          resetValue: 16
          fields:
            - name: PRO_APB_ADC_INT_MAP
              description: This register is used to map APB_ADC_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CRYPTO_DMA_INT_MAP
          description: CRYPTO_DMA_INT interrupt configuration register
          addressOffset: 360
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CRYPTO_DMA_INT_MAP
              description: This register is used to map CRYPTO_DMA_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_CPU_PERI_ERROR_INT_MAP
          description: CPU_PERI_ERROR_INT interrupt configuration register
          addressOffset: 364
          size: 32
          resetValue: 16
          fields:
            - name: PRO_CPU_PERI_ERROR_INT_MAP
              description: This register is used to map CPU_PERI_ERROR_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_APB_PERI_ERROR_INT_MAP
          description: APB_PERI_ERROR_INT interrupt configuration register
          addressOffset: 368
          size: 32
          resetValue: 16
          fields:
            - name: PRO_APB_PERI_ERROR_INT_MAP
              description: This register is used to map APB_PERI_ERROR_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_DCACHE_SYNC_INT_MAP
          description: DCACHE_SYNC_INT interrupt configuration register
          addressOffset: 372
          size: 32
          resetValue: 16
          fields:
            - name: PRO_DCACHE_SYNC_INT_MAP
              description: This register is used to map DCACHE_SYNC_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_ICACHE_SYNC_INT_MAP
          description: ICACHE_SYNC_INT interrupt configuration register
          addressOffset: 376
          size: 32
          resetValue: 16
          fields:
            - name: PRO_ICACHE_SYNC_INT_MAP
              description: This register is used to map ICACHE_SYNC_INT interrupt signal to one of the CPU interrupts.
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PRO_INTR_STATUS_0
          description: Interrupt status register 0
          addressOffset: 380
          size: 32
          fields:
            - name: PRO_INTR_STATUS_0
              description: This register stores the status of the first 32 input interrupt sources.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_1
          description: Interrupt status register 1
          addressOffset: 384
          size: 32
          fields:
            - name: PRO_INTR_STATUS_1
              description: This register stores the status of the second 32 input interrupt sources.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_INTR_STATUS_2
          description: Interrupt status register 2
          addressOffset: 388
          size: 32
          fields:
            - name: PRO_INTR_STATUS_2
              description: This register stores the status of the last 31 input interrupt sources.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: NMI interrupt signals mask register
          addressOffset: 392
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "This bit is used to enable or disable the clock of interrupt matrix. 1: enable the clock. 0: disable the clock."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_NMI_MASK_HW
              description: This bit is used to disable all NMI interrupt signals to CPU.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: Version control register
          addressOffset: 4092
          size: 32
          resetValue: 26231168
          fields:
            - name: INTERRUPT_REG_DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1061195776
    addressBlock:
      - offset: 0
        size: 180
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          description: Clock output configuration register
          addressOffset: 0
          size: 32
          resetValue: 10239
          fields:
            - name: PIN_CLK_OUT1
              description: "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT1. 15: disabled."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: PIN_CLK_OUT2
              description: "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT2. 15: disabled."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: PIN_CLK_OUT3
              description: "Configure I2S0 clock output. 0: output I2S0 clock to CLK_OUT3. 15: disabled."
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: SWITCH_PRT_NUM
              description: "IO pin power switch delay, delay unit is one APB clock."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: PAD_POWER_CTRL
              description: "Select power voltage for GPIO33 ~ GPIO37. 1: select VDD_SPI 1.8 V. 0: select VDD3P3_CPU 3.3 V."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO0
          description: Configuration register for pin GPIO0
          addressOffset: 4
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO1
          description: Configuration register for pin GPIO1
          addressOffset: 8
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO2
          description: Configuration register for pin GPIO2
          addressOffset: 12
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO3
          description: Configuration register for pin GPIO3
          addressOffset: 16
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO4
          description: Configuration register for pin GPIO4
          addressOffset: 20
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO5
          description: Configuration register for pin GPIO5
          addressOffset: 24
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO6
          description: Configuration register for pin GPIO6
          addressOffset: 28
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO7
          description: Configuration register for pin GPIO7
          addressOffset: 32
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO8
          description: Configuration register for pin GPIO8
          addressOffset: 36
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO9
          description: Configuration register for pin GPIO9
          addressOffset: 40
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO10
          description: Configuration register for pin GPIO10
          addressOffset: 44
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO11
          description: Configuration register for pin GPIO11
          addressOffset: 48
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO12
          description: Configuration register for pin GPIO12
          addressOffset: 52
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO13
          description: Configuration register for pin GPIO13
          addressOffset: 56
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO14
          description: Configuration register for pin GPIO14
          addressOffset: 60
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO19
          description: Configuration register for pin GPIO19
          addressOffset: 80
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO20
          description: Configuration register for pin GPIO20
          addressOffset: 84
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO21
          description: Configuration register for pin GPIO21
          addressOffset: 88
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO33
          description: Configuration register for pin GPIO33
          addressOffset: 136
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO34
          description: Configuration register for pin GPIO34
          addressOffset: 140
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO35
          description: Configuration register for pin GPIO35
          addressOffset: 144
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO36
          description: Configuration register for pin GPIO36
          addressOffset: 148
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO37
          description: Configuration register for pin GPIO37
          addressOffset: 152
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO38
          description: Configuration register for pin GPIO38
          addressOffset: 156
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO45
          description: Configuration register for pin GPIO45
          addressOffset: 184
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO46
          description: Configuration register for pin GPIO46
          addressOffset: 188
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 26243424
          fields:
            - name: VERSION
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: GPIO15
          description: Configuration register for pin GPIO15
          addressOffset: 64
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO16
          description: Configuration register for pin GPIO16
          addressOffset: 68
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO17
          description: Configuration register for pin GPIO17
          addressOffset: 72
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO18
          description: Configuration register for pin GPIO18
          addressOffset: 76
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO26
          description: Configuration register for pin GPIO26
          addressOffset: 108
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO27
          description: Configuration register for pin GPIO27
          addressOffset: 112
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO28
          description: Configuration register for pin GPIO28
          addressOffset: 116
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO29
          description: Configuration register for pin GPIO29
          addressOffset: 120
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO30
          description: Configuration register for pin GPIO30
          addressOffset: 124
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO31
          description: Configuration register for pin GPIO31
          addressOffset: 128
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO32
          description: Configuration register for pin GPIO32
          addressOffset: 132
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO39
          description: Configuration register for pin GPIO39
          addressOffset: 160
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO40
          description: Configuration register for pin GPIO40
          addressOffset: 164
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO41
          description: Configuration register for pin GPIO41
          addressOffset: 168
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO42
          description: Configuration register for pin GPIO42
          addressOffset: 172
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO43
          description: Configuration register for pin GPIO43
          addressOffset: 176
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO44
          description: Configuration register for pin GPIO44
          addressOffset: 180
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pin in sleep mode. 1: Output enabled. 0: Output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pin during sleep mode. 1: Input enabled. 0: Input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pin. 1: Internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pin. 1: Internal pull-up enabled. 0: Internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pin. 1: Input enabled. 0: Input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pin. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2, etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1061261312
    addressBlock:
      - offset: 0
        size: 216
        usage: registers
    interrupt:
      - name: LEDC
        value: 45
      - name: TIMER1
        value: 60
      - name: TIMER2
        value: 61
    registers:
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF0
          description: Configuration register 0 for channel %s
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: "This field is used to select one of timers for channel %s.\n\n0: select timer 0.\n\n1: select timer 1.\n\n2: select timer 2.\n\n3: select timer 3."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: Set this bit to enable signal output on channel %s.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when channel %s is inactive.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY for channel %s.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM
              description: This register is used to configure the maximum times of overflow minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN
              description: This bit is used to enable the ovf_cnt of channel %s.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET
              description: Set this bit to reset the ovf_cnt of channel %s.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_RESET_ST
              description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_HPOINT
          description: High point register for channel %s
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: The output value changes to high when the selected timers has reached the value specified by this register.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY
          description: Initial duty cycle for channel %s
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: This register is used to change the output duty by controlling the Lpoint. The output value turns to low when the selected timers has reached the Lpoint.
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF1
          description: Configuration register 1 for channel %s
          addressOffset: 12
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: This register is used to configure the changing step scale of duty on channel %s.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: This register is used to control the number of times the duty cycle will be changed.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase. 0: Decrease."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY_R
          description: Current duty cycle for channel %s
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_R
              description: This register stores the current duty of output signal on channel %s.
              bitOffset: 0
              bitWidth: 19
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_CONF
          description: Timer %s configuration
          addressOffset: 160
          size: 32
          resetValue: 8388608
          fields:
            - name: DUTY_RES
              description: This register is used to control the range of the counter in timer %s.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_DIV
              description: This register is used to configure the divisor for the divider in timer %s. The least significant eight bits represent the fractional part.
              bitOffset: 4
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to suspend the counter in timer %s.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset timer %s. The counter will show 0 after reset.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_VALUE
          description: Timer %s current counter value
          addressOffset: 164
          size: 32
          fields:
            - name: CNT
              description: This register stores the current counter value of timer %s.
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 192
          size: 32
          fields:
            - name: TIMER0_OVF_INT_RAW
              description: Triggered when the timer0 has reached its maximum counter value.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_RAW
              description: Triggered when the timer1 has reached its maximum counter value.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_RAW
              description: Triggered when the timer2 has reached its maximum counter value.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_RAW
              description: Triggered when the timer3 has reached its maximum counter value.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH6_INT_RAW
              description: Interrupt raw bit for channel 6. Triggered when the gradual change of duty has finished.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH7_INT_RAW
              description: Interrupt raw bit for channel 7. Triggered when the gradual change of duty has finished.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH6_INT_RAW
              description: Interrupt raw bit for channel 6. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH7_INT_RAW
              description: Interrupt raw bit for channel 7. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 196
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH6_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH7_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH6_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH7_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 200
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH6_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH7_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH6_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH7_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 204
          size: 32
          fields:
            - name: TIMER0_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER3_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH0_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH1_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH2_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH3_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH4_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH5_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH6_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH7_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH0_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH1_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH2_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH3_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH4_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH5_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH6_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH7_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: Global ledc configuration register
          addressOffset: 208
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "This bit is used to select clock source for the 4 timers . 1: APB_CLK. 2: RTC8M_CLK. 3: XTAL_CLK."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: "This bit is used to control clock. 1: Force clock on for register. 0: Support clock only when application writes registers."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 419898881
          fields:
            - name: DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PCNT
    description: Pulse Count Controller
    groupName: PCNT
    baseAddress: 1061253120
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: PCNT
        value: 51
    registers:
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF0
          description: Configuration register 0 for unit %s
          addressOffset: 0
          size: 32
          resetValue: 15376
          fields:
            - name: FILTER_THRES
              description: "This sets the maximum threshold, in APB_CLK cycles, for the filter.\nAny pulses with width less than this will be ignored when the filter is enabled."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: FILTER_EN
              description: "This is the enable bit for unit %s's input filter."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: THR_ZERO_EN
              description: "This is the enable bit for unit %s's zero comparator."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: THR_H_LIM_EN
              description: "This is the enable bit for unit %s's thr_h_lim comparator."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: THR_L_LIM_EN
              description: "This is the enable bit for unit %s's thr_l_lim comparator."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: THR_THRES0_EN
              description: "This is the enable bit for unit %s's thres0 comparator."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: THR_THRES1_EN
              description: "This is the enable bit for unit %s's thres1 comparator."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH0_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CH0_POS_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CH0_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CH0_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CH1_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CH1_POS_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter."
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CH1_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification."
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CH1_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n0: No modification. 1: Invert behavior (increase -> decrease, decrease -> increase). 2, 3: Inhibit counter modification."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF1
          description: Configuration register 1 for unit %s
          addressOffset: 4
          size: 32
          fields:
            - name: CNT_THRES0
              description: This register is used to configure the thres0 value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_THRES1
              description: This register is used to configure the thres1 value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF2
          description: Configuration register 2 for unit %s
          addressOffset: 8
          size: 32
          fields:
            - name: CNT_H_LIM
              description: This register is used to configure the thr_h_lim value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_L_LIM
              description: This register is used to configure the thr_l_lim value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_CNT
          description: Counter value for unit %s
          addressOffset: 48
          size: 32
          fields:
            - name: CNT
              description: This register stores the current pulse count value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 64
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 72
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 76
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U1
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U2
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U3
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_STATUS
          description: PNCT UNIT%s status register
          addressOffset: 80
          size: 32
          fields:
            - name: ZERO_MODE
              description: "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: THRES1
              description: "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: THRES0
              description: "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L_LIM
              description: "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: H_LIM
              description: "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ZERO
              description: "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others."
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CTRL
          description: Control register for all counters
          addressOffset: 96
          size: 32
          resetValue: 85
          fields:
            - name: CNT_RST_U0
              description: "Set this bit to clear unit 0's counter."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U0
              description: "Set this bit to freeze unit 1's counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U1
              description: "Set this bit to clear unit 2's counter."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U1
              description: "Set this bit to freeze unit 3's counter."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U2
              description: "Set this bit to clear unit 4's counter."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U2
              description: "Set this bit to freeze unit 5's counter."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U3
              description: "Set this bit to clear unit 6's counter."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U3
              description: "Set this bit to freeze unit 7's counter."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: PCNT version control register
          addressOffset: 252
          size: 32
          resetValue: 419898881
          fields:
            - name: DATE
              description: This is the PCNT version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PMS
    description: Permissions Controller
    groupName: PMS
    baseAddress: 1061949440
    addressBlock:
      - offset: 0
        size: 268
        usage: registers
    interrupt:
      - name: PMS_PRO_IRAM0_ILG
        value: 75
      - name: PMS_PRO_DRAM0_ILG
        value: 76
      - name: PMS_PRO_DPORT_ILG
        value: 77
      - name: PMS_PRO_AHB_ILG
        value: 78
      - name: PMS_PRO_CACHE_ILG
        value: 79
      - name: PMS_DMA_APB_I_ILG
        value: 80
      - name: PMS_DMA_RX_I_ILG
        value: 81
      - name: PMS_DMA_TX_I_ILG
        value: 82
    registers:
      - register:
          name: SDIO_0
          description: SDIO permission control register 0.
          addressOffset: 0
          size: 32
          fields:
            - name: SDIO_LOCK
              description: Lock register. Setting to 1 locks SDIO permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_1
          description: SDIO permission control register 1.
          addressOffset: 4
          size: 32
          fields:
            - name: SDIO_DISABLE
              description: Setting to 1 disables the SDIO function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MAC_DUMP_0
          description: MAC dump permission control register 0.
          addressOffset: 8
          size: 32
          fields:
            - name: MAC_DUMP_LOCK
              description: Lock register. Setting to 1 locks MAC dump permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MAC_DUMP_1
          description: MAC dump permission control register 1.
          addressOffset: 12
          size: 32
          resetValue: 228
          fields:
            - name: MAC_DUMP_CONNECT
              description: Configure MAC dump connection.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: PRO_IRAM0_0
          description: IBUS permission control register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: PRO_IRAM0_LOCK
              description: Lock register. Setting to 1 locks IBUS permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_IRAM0_1
          description: IBUS permission control register 1.
          addressOffset: 20
          size: 32
          resetValue: 4095
          fields:
            - name: PRO_IRAM0_SRAM_0_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_0_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_0_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_1_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_1_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 1.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_1_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 1.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_2_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 2.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_2_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 2.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_2_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 2.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_3_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 3.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_3_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 3.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_3_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 3.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_IRAM0_2
          description: IBUS permission control register 2.
          addressOffset: 24
          size: 32
          resetValue: 8257536
          fields:
            - name: PRO_IRAM0_SRAM_4_SPLTADDR
              description: Configure the split address of SRAM Block 4-21 for IBUS access.
              bitOffset: 0
              bitWidth: 17
              access: read-write
            - name: PRO_IRAM0_SRAM_4_L_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 low address region.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_4_L_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 4-21 low address region.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_4_L_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 4-21 low address region.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_4_H_F
              description: Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 high address region.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_4_H_R
              description: Setting to 1 grants IBUS permission to read SRAM Block 4-21 high address region.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_SRAM_4_H_W
              description: Setting to 1 grants IBUS permission to write SRAM Block 4-21 high address region.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_IRAM0_3
          description: IBUS permission control register 3.
          addressOffset: 28
          size: 32
          resetValue: 129024
          fields:
            - name: PRO_IRAM0_RTCFAST_SPLTADDR
              description: Configure the split address of RTC FAST for IBUS access.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: PRO_IRAM0_RTCFAST_L_F
              description: Setting to 1 grants IBUS permission to fetch RTC FAST low address region.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_RTCFAST_L_R
              description: Setting to 1 grants IBUS permission to read RTC FAST low address region.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_RTCFAST_L_W
              description: Setting to 1 grants IBUS permission to write RTC FAST low address region.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_RTCFAST_H_F
              description: Setting to 1 grants IBUS permission to fetch RTC FAST high address region.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_RTCFAST_H_R
              description: Setting to 1 grants IBUS permission to read RTC FAST high address region.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_RTCFAST_H_W
              description: Setting to 1 grants IBUS permission to write RTC FAST high address region.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_IRAM0_4
          description: IBUS permission control register 4.
          addressOffset: 32
          size: 32
          fields:
            - name: PRO_IRAM0_ILG_CLR
              description: The clear signal for IBUS access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_ILG_EN
              description: The enable signal for IBUS access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_IRAM0_ILG_INTR
              description: IBUS access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_IRAM0_5
          description: IBUS status register.
          addressOffset: 36
          size: 32
          fields:
            - name: PRO_IRAM0_ILG_ST
              description: "Record the illegitimate information of IBUS. [21:2]: store the bits [21:2] of IBUS address. [1]: 1 means data access, 0 means instruction access. [0]: 1 means write operation, 0 means read operation."
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: PRO_DRAM0_0
          description: DBUS permission control register 0.
          addressOffset: 40
          size: 32
          fields:
            - name: PRO_DRAM0_LOCK
              description: Lock register. Setting to 1 locks DBUS0 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DRAM0_1
          description: DBUS permission control register 1.
          addressOffset: 44
          size: 32
          resetValue: 503316735
          fields:
            - name: PRO_DRAM0_SRAM_0_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_0_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_1_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_1_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_2_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_2_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 2.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_3_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 3.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_3_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 3.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_4_SPLTADDR
              description: Configure the split address of SRAM Block 4-21 for DBUS0 access.
              bitOffset: 8
              bitWidth: 17
              access: read-write
            - name: PRO_DRAM0_SRAM_4_L_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 low address region.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_4_L_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 low address region.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_4_H_R
              description: Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 high address region.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_SRAM_4_H_W
              description: Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 high address region.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DRAM0_2
          description: DBUS permission control register 2.
          addressOffset: 48
          size: 32
          resetValue: 30720
          fields:
            - name: PRO_DRAM0_RTCFAST_SPLTADDR
              description: Configure the split address of RTC FAST for DBUS0 access.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: PRO_DRAM0_RTCFAST_L_R
              description: Setting to 1 grants DBUS0 permission to read RTC FAST low address region.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_RTCFAST_L_W
              description: Setting to 1 grants DBUS0 permission to write RTC FAST low address region.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_RTCFAST_H_R
              description: Setting to 1 grants DBUS0 permission to read RTC FAST high address region.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_RTCFAST_H_W
              description: Setting to 1 grants DBUS0 permission to write RTC FAST high address region.
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DRAM0_3
          description: DBUS permission control register 3.
          addressOffset: 52
          size: 32
          fields:
            - name: PRO_DRAM0_ILG_CLR
              description: The clear signal for DBUS0 access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_ILG_EN
              description: The enable signal for DBUS0 access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_DRAM0_ILG_INTR
              description: DBUS0 access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DRAM0_4
          description: DBUS status register.
          addressOffset: 56
          size: 32
          fields:
            - name: PRO_DRAM0_ILG_ST
              description: "Record the illegitimate information of DBUS. [25:6]: store the bits [21:2] of DBUS address. [5]: 1 means atomic access, 0 means nonatomic access. [4]: 1 means write operation, 0 means read operation. [3:0]: DBUS0 bus byte enables."
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          name: PRO_DPORT_0
          description: PeriBus1 permission control register 0.
          addressOffset: 60
          size: 32
          fields:
            - name: PRO_DPORT_LOCK
              description: Lock register. Setting to 1 locks PeriBus1 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_DPORT_1
          description: PeriBus1 permission control register 1.
          addressOffset: 64
          size: 32
          resetValue: 61440
          fields:
            - name: PRO_DPORT_APB_PERIPHERAL_FORBID
              description: Setting to 1 denies PeriBus1 bus???s access to APB peripheral.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_RTCSLOW_SPLTADDR
              description: Configure the split address of RTC FAST for PeriBus1 access.
              bitOffset: 1
              bitWidth: 11
              access: read-write
            - name: PRO_DPORT_RTCSLOW_L_R
              description: Setting to 1 grants PeriBus1 permission to read RTC FAST low address region.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_RTCSLOW_L_W
              description: Setting to 1 grants PeriBus1 permission to write RTC FAST low address region.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_RTCSLOW_H_R
              description: Setting to 1 grants PeriBus1 permission to read RTC FAST high address region.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_RTCSLOW_H_W
              description: Setting to 1 grants PeriBus1 permission to write RTC FAST high address region.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_RESERVE_FIFO_VALID
              description: Configure whether to enable read protection for user-configured FIFO address.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: PRO_DPORT_2
          description: PeriBus1 permission control register 2.
          addressOffset: 68
          size: 32
          fields:
            - name: PRO_DPORT_RESERVE_FIFO_0
              description: Configure read-protection address 0.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: PRO_DPORT_3
          description: PeriBus1 permission control register 3.
          addressOffset: 72
          size: 32
          fields:
            - name: PRO_DPORT_RESERVE_FIFO_1
              description: Configure read-protection address 1.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: PRO_DPORT_4
          description: PeriBus1 permission control register 4.
          addressOffset: 76
          size: 32
          fields:
            - name: PRO_DPORT_RESERVE_FIFO_2
              description: Configure read-protection address 2.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: PRO_DPORT_5
          description: PeriBus1 permission control register 5.
          addressOffset: 80
          size: 32
          fields:
            - name: PRO_DPORT_RESERVE_FIFO_3
              description: Configure read-protection address 3.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: PRO_DPORT_6
          description: PeriBus1 permission control register 6.
          addressOffset: 84
          size: 32
          fields:
            - name: PRO_DPORT_ILG_CLR
              description: The clear signal for PeriBus1 access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_ILG_EN
              description: The enable signal for PeriBus1 access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_DPORT_ILG_INTR
              description: PeriBus1 access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_DPORT_7
          description: PeriBus1 status register.
          addressOffset: 88
          size: 32
          fields:
            - name: PRO_DPORT_ILG_ST
              description: "Record the illegitimate information of PeriBus1. [25:6]: store the bits [21:2] of PeriBus1 address. [5]: 1 means atomic access, 0 means nonatomic access. [4]: if bits [31:22] of PeriBus1 address are 0xfd, then the bit value is 1, otherwise it is 0. [3:0]: PeriBus1 byte enables."
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          name: PRO_AHB_0
          description: PeriBus2 permission control register 0.
          addressOffset: 92
          size: 32
          fields:
            - name: PRO_AHB_LOCK
              description: Lock register. Setting to 1 locks PeriBus2 permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_AHB_1
          description: PeriBus2 permission control register 1.
          addressOffset: 96
          size: 32
          resetValue: 129024
          fields:
            - name: PRO_AHB_RTCSLOW_0_SPLTADDR
              description: Configure the split address of RTCSlow_0 for PeriBus2 access.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_L_F
              description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 low address region.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_L_R
              description: Setting to 1 grants PeriBus2 permission to read RTCSlow_0 low address region.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_L_W
              description: Setting to 1 grants PeriBus2 permission to write RTCSlow_0 low address region.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_H_F
              description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 high address region.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_H_R
              description: Setting to 1 grants PeriBus2 permission to read RTCSlow_0 high address region.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_0_H_W
              description: Setting to 1 grants PeriBus2 permission to write RTCSlow_0 high address region.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_AHB_2
          description: PeriBus2 permission control register 2.
          addressOffset: 100
          size: 32
          resetValue: 129024
          fields:
            - name: PRO_AHB_RTCSLOW_1_SPLTADDR
              description: Configure the split address of RTCSlow_1 for PeriBus2 access.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_L_F
              description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 low address region.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_L_R
              description: Setting to 1 grants PeriBus2 permission to read RTCSlow_1 low address region.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_L_W
              description: Setting to 1 grants PeriBus2 permission to write RTCSlow_1 low address region.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_H_F
              description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 high address region.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_H_R
              description: Setting to 1 grants PeriBus2 permission to read RTCSlow_1 high address region.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_RTCSLOW_1_H_W
              description: Setting to 1 grants PeriBus2 permission to write RTCSlow_1 high address region.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_AHB_3
          description: PeriBus2 permission control register 3.
          addressOffset: 104
          size: 32
          fields:
            - name: PRO_AHB_ILG_CLR
              description: The clear signal for PeriBus2 access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_ILG_EN
              description: The enable signal for PeriBus2 access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_AHB_ILG_INTR
              description: PeriBus2 access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_AHB_4
          description: PeriBus2 status register.
          addressOffset: 108
          size: 32
          fields:
            - name: PRO_AHB_ILG_ST
              description: "Record the illegitimate information of PeriBus2. [31:2]: store the bits [31:2] of PeriBus2 address. [1]: 1 means data access, 0 means instruction access. [0]: 1 means write operation, 0 means read operation."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PRO_TRACE_0
          description: Trace memory permission control register 0.
          addressOffset: 112
          size: 32
          fields:
            - name: PRO_TRACE_LOCK
              description: Lock register. Setting to 1 locks trace function permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_TRACE_1
          description: Trace memory permission control register 1.
          addressOffset: 116
          size: 32
          fields:
            - name: PRO_TRACE_DISABLE
              description: Setting to 1 disables the trace memory function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_0
          description: Cache permission control register 0.
          addressOffset: 120
          size: 32
          fields:
            - name: PRO_CACHE_LOCK
              description: Lock register. Setting to 1 locks cache permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_CACHE_1
          description: Cache permission control register 1.
          addressOffset: 124
          size: 32
          fields:
            - name: PRO_CACHE_CONNECT
              description: Configure which SRAM Block will be occupied by Icache or Dcache.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: PRO_CACHE_2
          description: Cache permission control register 2.
          addressOffset: 128
          size: 32
          fields:
            - name: PRO_CACHE_ILG_CLR
              description: The clear signal for cache access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_ILG_EN
              description: The enable signal for cache access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_ILG_INTR
              description: Cache access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PRO_CACHE_3
          description: Icache status register.
          addressOffset: 132
          size: 32
          fields:
            - name: PRO_CACHE_ILG_ST_I
              description: "Record the illegitimate information of ICache to access memory. [16]: access enable, active low. [15:4]: store the bits [11:0] of address. [3:0]: Icache bus write byte enables, active low."
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: PRO_CACHE_4
          description: Dcache status register.
          addressOffset: 136
          size: 32
          fields:
            - name: PRO_CACHE_ILG_ST_D
              description: "Record the illegitimate information of Dcache to access memory. [16]: access enable, active low. [15:4]: store the bits [11:0] of address. [3:0]: Dcache bus write byte enables, active low."
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: DMA_APB_I_0
          description: Internal DMA permission control register 0.
          addressOffset: 140
          size: 32
          fields:
            - name: DMA_APB_I_LOCK
              description: Lock register. Setting to 1 locks internal DMA permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APB_I_1
          description: Internal DMA permission control register 1.
          addressOffset: 144
          size: 32
          resetValue: 503316735
          fields:
            - name: DMA_APB_I_SRAM_0_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_0_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_1_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_1_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_2_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_2_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 2.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_3_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 3.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_3_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 3.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_4_SPLTADDR
              description: Configure the split address of SRAM Block 4-21 for internal DMA access.
              bitOffset: 8
              bitWidth: 17
              access: read-write
            - name: DMA_APB_I_SRAM_4_L_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 4-21 low address region.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_4_L_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 4-21 low address region.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_4_H_R
              description: Setting to 1 grants internal DMA permission to read SRAM Block 4-21 high address region.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_SRAM_4_H_W
              description: Setting to 1 grants internal DMA permission to write SRAM Block 4-21 high address region.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_APB_I_2
          description: Internal DMA permission control register 2.
          addressOffset: 148
          size: 32
          fields:
            - name: DMA_APB_I_ILG_CLR
              description: The clear signal for internal DMA access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_ILG_EN
              description: The enable signal for internal DMA access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_APB_I_ILG_INTR
              description: Internal DMA access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_APB_I_3
          description: Internal DMA status register.
          addressOffset: 152
          size: 32
          fields:
            - name: DMA_APB_I_ILG_ST
              description: "Record the illegitimate information of Internal DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: Internal DMA bus byte enables."
              bitOffset: 0
              bitWidth: 23
              access: read-only
      - register:
          name: DMA_RX_I_0
          description: RX Copy DMA permission control register 0.
          addressOffset: 156
          size: 32
          fields:
            - name: DMA_RX_I_LOCK
              description: Lock register. Setting to 1 locks RX Copy DMA permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_RX_I_1
          description: RX Copy DMA permission control register 1.
          addressOffset: 160
          size: 32
          resetValue: 503316735
          fields:
            - name: DMA_RX_I_SRAM_0_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_0_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_1_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_1_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_2_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_2_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 2.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_3_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 3.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_3_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 3.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_4_SPLTADDR
              description: Configure the split address of SRAM Block 4-21 for RX Copy DMA access.
              bitOffset: 8
              bitWidth: 17
              access: read-write
            - name: DMA_RX_I_SRAM_4_L_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21 low address region.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_4_L_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 4-21 low address region.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_4_H_R
              description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21 high address region.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_SRAM_4_H_W
              description: Setting to 1 grants RX Copy DMA permission to write SRAM Block 4~21 high address region.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_RX_I_2
          description: RX Copy DMA permission control register 2.
          addressOffset: 164
          size: 32
          fields:
            - name: DMA_RX_I_ILG_CLR
              description: The clear signal for RX Copy DMA access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_ILG_EN
              description: The enable signal for RX Copy DMA access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_RX_I_ILG_INTR
              description: RX Copy DMA access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_RX_I_3
          description: RX Copy DMA status register.
          addressOffset: 168
          size: 32
          fields:
            - name: DMA_RX_I_ILG_ST
              description: "Record the illegitimate information of RX Copy DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: RX Copy DMA bus byte enables."
              bitOffset: 0
              bitWidth: 23
              access: read-only
      - register:
          name: DMA_TX_I_0
          description: TX Copy DMA permission control register 0.
          addressOffset: 172
          size: 32
          fields:
            - name: DMA_TX_I_LOCK
              description: Lock register. Setting to 1 locks TX Copy DMA permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_TX_I_1
          description: TX Copy DMA permission control register 1.
          addressOffset: 176
          size: 32
          resetValue: 503316735
          fields:
            - name: DMA_TX_I_SRAM_0_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_0_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_1_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_1_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_2_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 2.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_2_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 2.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_3_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 3.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_3_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 3.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_4_SPLTADDR
              description: Configure the split address of SRAM Block 4-21 for TX Copy DMA access.
              bitOffset: 8
              bitWidth: 17
              access: read-write
            - name: DMA_TX_I_SRAM_4_L_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21 low address region.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_4_L_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 4-21 low address region.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_4_H_R
              description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21 high address region.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_SRAM_4_H_W
              description: Setting to 1 grants TX Copy DMA permission to write SRAM Block 4-21 high address region.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_TX_I_2
          description: TX Copy DMA permission control register 2.
          addressOffset: 180
          size: 32
          fields:
            - name: DMA_TX_I_ILG_CLR
              description: The clear signal for TX Copy DMA access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_ILG_EN
              description: The enable signal for TX Copy DMA access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_TX_I_ILG_INTR
              description: TX Copy DMA access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_TX_I_3
          description: TX Copy DMA status register.
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_TX_I_ILG_ST
              description: "Record the illegitimate information of TX Copy DMA. [22:6]: store the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means read operation. [3:0]: TX Copy DMA bus byte enables."
              bitOffset: 0
              bitWidth: 23
              access: read-only
      - register:
          name: PRO_BOOT_LOCATION_0
          description: Boot permission control register 0.
          addressOffset: 188
          size: 32
          fields:
            - name: PRO_BOOT_LOCATION_LOCK
              description: Lock register. Setting to 1 locks boot remap permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PRO_BOOT_LOCATION_1
          description: Boot permission control register 1.
          addressOffset: 192
          size: 32
          fields:
            - name: PRO_BOOT_REMAP
              description: "If set to 1, enable boot remap function."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_SOURCE_0
          description: Cache access permission control register 0.
          addressOffset: 196
          size: 32
          fields:
            - name: CACHE_SOURCE_LOCK
              description: Lock register. Setting to 1 locks cache access permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_SOURCE_1
          description: Cache access permission control register 1.
          addressOffset: 200
          size: 32
          fields:
            - name: PRO_CACHE_I_SOURCE_PRO_IRAM1
              description: xx
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_I_SOURCE_PRO_IROM0
              description: xx
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_I_SOURCE_PRO_DROM0
              description: xx
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_D_SOURCE_PRO_DRAM0
              description: xx
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_D_SOURCE_PRO_DPORT
              description: xx
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_D_SOURCE_PRO_DROM0
              description: xx
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_0
          description: Peripheral access permission control register 0.
          addressOffset: 204
          size: 32
          fields:
            - name: APB_PERIPHERAL_LOCK
              description: Lock register. Setting to 1 locks TX Copy DMA permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_1
          description: Peripheral access permission control register 1.
          addressOffset: 208
          size: 32
          resetValue: 1
          fields:
            - name: APB_PERIPHERAL_SPLIT_BURST
              description: Setting to 1 splits the data phase of the last access and the address phase of following access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: OCCUPY_0
          description: Occupy permission control register 0.
          addressOffset: 212
          size: 32
          fields:
            - name: OCCUPY_LOCK
              description: Lock register. Setting to 1 locks occupy permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: OCCUPY_1
          description: Occupy permission control register 1.
          addressOffset: 216
          size: 32
          fields:
            - name: OCCUPY_CACHE
              description: Configure whether SRAM Block 0-3 is used as cache memory.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: OCCUPY_2
          description: Occupy permission control register 2.
          addressOffset: 220
          size: 32
          fields:
            - name: OCCUPY_MAC_DUMP
              description: Configure whether SRAM Block 18-21 is used as mac dump.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: OCCUPY_3
          description: Occupy permission control register 3.
          addressOffset: 224
          size: 32
          fields:
            - name: OCCUPY_PRO_TRACE
              description: Configure one block of SRAM Block 4-21 is used as trace memory.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_0
          description: Cache tag permission control register 0.
          addressOffset: 228
          size: 32
          fields:
            - name: CACHE_TAG_ACCESS_LOCK
              description: Lock register. Setting to 1 locks cache tag permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_1
          description: Cache tag permission control register 1.
          addressOffset: 232
          size: 32
          fields:
            - name: PRO_I_TAG_RD_ACS
              description: Setting to 1 permits read access to Icache tag memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_I_TAG_WR_ACS
              description: Setting to 1 permits write access to Icache tag memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_RD_ACS
              description: Setting to 1 permits read access to Dcache tag memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_WR_ACS
              description: Setting to 1 permits write access to Dcache tag memory.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_0
          description: Cache MMU permission control register 0.
          addressOffset: 236
          size: 32
          fields:
            - name: CACHE_MMU_ACCESS_LOCK
              description: Lock register. Setting to 1 locks cache MMU permission control registers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_1
          description: Cache MMU permission control register 1.
          addressOffset: 240
          size: 32
          resetValue: 3
          fields:
            - name: PRO_MMU_RD_ACS
              description: Setting to 1 permits read access to MMU memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_MMU_WR_ACS
              description: Setting to 1 permits write access to MMU memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_INTR
          description: PeribBus2 permission control register.
          addressOffset: 244
          size: 32
          fields:
            - name: APB_PERI_BYTE_ERROR_CLR
              description: The clear signal for APB peripheral interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: APB_PERI_BYTE_ERROR_EN
              description: The enable signal for APB peripheral access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: APB_PERI_BYTE_ERROR_INTR
              description: APB peripheral access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: APB_PERIPHERAL_STATUS
          description: PeribBus2 peripheral access status register.
          addressOffset: 248
          size: 32
          fields:
            - name: APB_PERI_BYTE_ERROR_ADDR
              description: Record the illegitimate address of  APB peripheral.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_PERIPHERAL_INTR
          description: PeribBus1 permission control register.
          addressOffset: 252
          size: 32
          fields:
            - name: CPU_PERI_BYTE_ERROR_CLR
              description: The clear signal for CPU peripheral access interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_PERI_BYTE_ERROR_EN
              description: The enable signal for CPU peripheral access interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CPU_PERI_BYTE_ERROR_INTR
              description: CPU peripheral access interrupt signal.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: CPU_PERIPHERAL_STATUS
          description: PeribBus1 peripheral access status register.
          addressOffset: 256
          size: 32
          fields:
            - name: CPU_PERI_BYTE_ERROR_ADDR
              description: Record the illegitimate address of CPU peripheral.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: Clock gate register of permission control.
          addressOffset: 260
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Enable the clock of permission control module when set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register.
          addressOffset: 4092
          size: 32
          resetValue: 26235024
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1061249024
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    interrupt:
      - name: RMT
        value: 50
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sDATA
          description: The read and write  data register for CHANNEL%s by apb fifo access.
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: The read and write  data register for CHANNEL%s by apb fifo access.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          name: CH%sCONF0
          description: Channel %s configure register 0
          addressOffset: 16
          size: 32
          resetValue: 957349890
          fields:
            - name: DIV_CNT
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES
              description: "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished."
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: CARRIER_EFF_EN
              description: "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CARRIER_EN
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          name: CH%sCONF1
          description: Channel %s configure register 1
          addressOffset: 20
          size: 32
          resetValue: 3872
          fields:
            - name: TX_START
              description: Set this bit to start sending data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_EN
              description: Set this bit to enable receiver to receive data on CHANNEL%s.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST
              description: Set this bit to reset write ram address for CHANNEL%s by accessing receiver.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MEM_RD_RST
              description: Set this bit to reset read ram address for CHANNEL%s by accessing transmitter.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MEM_OWNER
              description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1: Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CONTI_MODE
              description: Set this bit to restart transmission  from the first data to the last data in CHANNEL%s.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN
              description: "This is the receive filter's enable bit for CHANNEL%s."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES
              description: Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CHK_RX_CARRIER_EN
              description: Set this bit to enable memory loop read mode when carrier modulation is enabled for channel %s.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: REF_ALWAYS_ON
              description: "This bit is used to select the base clock for CHANNEL%s.\n\n1'h1: clk_apb    1'h0:clk_ref"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV
              description: This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN
              description: This is the output enable-control bit for CHANNEL%s in IDLE state.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_STOP
              description: Set this bit to stop the transmitter of CHANNEL%s sending data out.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sSTATUS
          description: Channel %s status register
          addressOffset: 48
          size: 32
          fields:
            - name: MEM_WADDR_EX
              description: This register records the memory address offset when receiver of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: MEM_RADDR_EX
              description: This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.
              bitOffset: 10
              bitWidth: 9
              access: read-only
            - name: STATE
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR
              description: This status bit will be set when the ownership of memory block is wrong.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: MEM_FULL
              description: This status bit will be set if the receiver receives more data than the memory size.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: MEM_EMPTY
              description: This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR
              description: This status bit will be set if the offset address out of memory size when writes via APB bus.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR
              description: This status bit will be set if the offset address out of memory size when reads via APB bus.
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sADDR
          description: Channel %s address register
          addressOffset: 64
          size: 32
          fields:
            - name: APB_MEM_WADDR
              description: This register records the memory address offset when writes RAM over APB bus.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: APB_MEM_RADDR
              description: This register records the memory address offset when reads RAM over APB bus.
              bitOffset: 10
              bitWidth: 9
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 80
          size: 32
          fields:
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmission done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_RX_END
              description: The interrupt raw bit for CHANNEL%s. Triggered when reception done.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_ERR
              description: The interrupt raw bit for CHANNEL%s. Triggered when error occurs.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmitter sent more data than configured value.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The interrupt raw bit for CHANNEL%s. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 84
          size: 32
          fields:
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The masked interrupt status bit for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_RX_END
              description: The masked interrupt status bit for CH%s_RX_END_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_ERR
              description: The masked interrupt status bit for CH%s_ERR_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The masked interrupt status bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The masked interrupt status bit for CH%s_TX_LOOP_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 88
          size: 32
          fields:
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: The interrupt enabled bit  for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_RX_END
              description: The interrupt enabled bit  for CH%s_RX_END_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_ERR
              description: The interrupt enabled bit  for CH%s_ERR_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: The interrupt enabled bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: The interrupt enabled bit  for CH%s_TX_LOOP_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 92
          size: 32
          fields:
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_TX_END
              description: Set this bit to clear the CH%s_TX_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_RX_END
              description: Set this bit to clear the CH%s_RX_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 3
              dimIndex: "0,1,2,3"
              name: CH%s_ERR
              description: Set this bit to clear the CH%s_ERR_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_THR_EVENT
              description: Set this bit to clear the CH%s_TX_THR_EVENT_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - dim: 4
              dimIncrement: 1
              dimIndex: "0,1,2,3"
              name: CH%s_TX_LOOP
              description: Set this bit to clear the CH%s_TX_LOOP_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sCARRIER_DUTY
          description: Channel %s duty cycle configuration register
          addressOffset: 96
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW
              description: "This register is used to configure carrier wave 's low level clock period for CHANNEL%s."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH
              description: "This register is used to configure carrier wave 's high level clock period for CHANNEL%s."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_TX_LIM
          description: Channel %s Tx event configuration register
          addressOffset: 112
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM
              description: This register is used to configure the maximum entries that CHANNEL%s can send out.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_LOOP_NUM
              description: This register is used to configure the maximum loop count when tx_conti_mode is valid.
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: TX_LOOP_CNT_EN
              description: This register is the enabled bit for loop count.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LOOP_COUNT_RESET
              description: This register is used to reset the loop count when tx_conti_mode is valid.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: APB_CONF
          description: RMT apb configuration register
          addressOffset: 128
          size: 32
          resetValue: 4
          fields:
            - name: APB_FIFO_MASK
              description: "1'h1: access memory directly.   1'h0: access memory by FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN
              description: "This is the enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit to enable the clock for RMT memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to power down RMT memory.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_SIM
          description: RMT TX synchronous register
          addressOffset: 132
          size: 32
          fields:
            - name: CH0
              description: Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1
              description: Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2
              description: Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3
              description: Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EN
              description: This register is used to enable multiple of channels to start sending data synchronously.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CNT_RST
          description: RMT clock divider reset register
          addressOffset: 136
          size: 32
          fields:
            - name: CH0
              description: This register is used to reset the clock divider of CHANNEL0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1
              description: This register is used to reset the clock divider of CHANNEL1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2
              description: This register is used to reset the clock divider of CHANNEL2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3
              description: This register is used to reset the clock divider of CHANNEL3.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_CARRIER_RM
          description: Channel %s carrier remove register
          addressOffset: 140
          size: 32
          fields:
            - name: CARRIER_LOW_THRES
              description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_THRES
              description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: RMT version register
          addressOffset: 252
          size: 32
          resetValue: 419898881
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1610829824
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 272
          size: 32
          access: read-only
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1610858496
    addressBlock:
      - offset: 0
        size: 52
        usage: registers
    interrupt:
      - name: RSA
        value: 54
    registers:
      - register:
          name: M_PRIME
          description: "Register to store M'"
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: "Stores M'."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: RSA length mode
          addressOffset: 2052
          size: 32
          fields:
            - name: MODE
              description: Stores the mode of modular exponentiation.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CLEAN
          description: RSA clean register
          addressOffset: 2056
          size: 32
          fields:
            - name: CLEAN
              description: The content of this bit is 1 when memories complete initialization.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MODEXP_START
          description: Modular exponentiation starting bit
          addressOffset: 2060
          size: 32
          fields:
            - name: MODEXP_START
              description: Set this bit to 1 to start the modular exponentiation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MODMULT_START
          description: Modular multiplication starting bit
          addressOffset: 2064
          size: 32
          fields:
            - name: MODMULT_START
              description: Set this bit to 1 to start the modular multiplication.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_START
          description: Normal multiplication starting bit
          addressOffset: 2068
          size: 32
          fields:
            - name: MULT_START
              description: Set this bit to 1 to start the multiplication.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IDLE
          description: RSA idle register
          addressOffset: 2072
          size: 32
          fields:
            - name: IDLE
              description: The content of this bit is 1 when the RSA accelerator is idle.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: CLEAR_INTERRUPT
          description: RSA clear interrupt register
          addressOffset: 2076
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Set this bit to 1 to clear the RSA interrupts.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONSTANT_TIME
          description: The constant_time option
          addressOffset: 2080
          size: 32
          resetValue: 1
          fields:
            - name: CONSTANT_TIME
              description: Set this bit to 0 to enable the acceleration option of constant_time for modular exponentiation. Set to 1 to disable the acceleration (by default).
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_ENABLE
          description: The search option
          addressOffset: 2084
          size: 32
          fields:
            - name: SEARCH_ENABLE
              description: Set this bit to 1 to enable the acceleration option of search for modular exponentiation. Set to 0 to disable the acceleration (by default).
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_POS
          description: The search position
          addressOffset: 2088
          size: 32
          fields:
            - name: SEARCH_POS
              description: Is used to configure the starting address when the acceleration option of search is used.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: INTERRUPT_ENA
          description: RSA interrupt enable register
          addressOffset: 2092
          size: 32
          resetValue: 1
          fields:
            - name: INTERRUPT_ENA
              description: Set this bit to 1 to enable the RSA interrupt. This option is enabled by default.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 2096
          size: 32
          resetValue: 538510373
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 128
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Represents M
          addressOffset: 0
          size: 32
          access: write-only
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: Represents Z
          addressOffset: 512
          size: 32
          access: read-write
      - register:
          dim: 128
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: Represents Y
          addressOffset: 1024
          size: 32
          access: write-only
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: Represents X
          addressOffset: 1536
          size: 32
          access: write-only
  - name: RTC_IO
    description: Low-power Input/Output
    groupName: RTCIO
    baseAddress: 1061192704
    addressBlock:
      - offset: 0
        size: 240
        usage: registers
    registers:
      - register:
          name: RTC_GPIO_OUT
          description: RTC GPIO output register
          addressOffset: 0
          size: 32
          fields:
            - name: GPIO_OUT_DATA
              description: "GPIO0 ~ 21 output register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc."
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_OUT_W1TS
          description: RTC GPIO output bit set register
          addressOffset: 4
          size: 32
          fields:
            - name: GPIO_OUT_DATA_W1TS
              description: "GPIO0 ~ 21 output set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be set to 1. Recommended operation: use this register to set RTCIO_RTC_GPIO_OUT_REG."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_OUT_W1TC
          description: RTC GPIO output bit clear register
          addressOffset: 8
          size: 32
          fields:
            - name: GPIO_OUT_DATA_W1TC
              description: "GPIO0 ~ 21 output clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be cleared. Recommended operation: use this register to clear RTCIO_RTC_GPIO_OUT_REG."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_ENABLE
          description: RTC GPIO output enable register
          addressOffset: 12
          size: 32
          fields:
            - name: REG_RTCIO_REG_GPIO_ENABLE
              description: "GPIO0 ~ 21 output enable. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. If the bit is set to 1, it means this GPIO pad is output."
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_ENABLE_W1TS
          description: RTC GPIO output enable bit set register
          addressOffset: 16
          size: 32
          fields:
            - name: REG_RTCIO_REG_GPIO_ENABLE_W1TS
              description: "GPIO0 ~ 21 output enable set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be set to 1. Recommended operation: use this register to set RTCIO_RTC_GPIO_ENABLE_REG."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: RTC GPIO output enable bit clear register
          addressOffset: 20
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: "GPIO0 ~ 21 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be cleared. Recommended operation: use this register to clear RTCIO_RTC_GPIO_ENABLE_REG."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_STATUS
          description: RTC GPIO interrupt status register
          addressOffset: 24
          size: 32
          fields:
            - name: GPIO_STATUS_INT
              description: "GPIO0 ~ 21 interrupt status register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. This register should be used together with RTCIO_RTC_GPIO_PINn_INT_TYPE in RTCIO_RTC_GPIO_PINn_REG. 0: no interrupt; 1: corresponding interrupt."
              bitOffset: 10
              bitWidth: 22
              access: read-write
      - register:
          name: RTC_GPIO_STATUS_W1TS
          description: RTC GPIO interrupt status bit set register
          addressOffset: 28
          size: 32
          fields:
            - name: GPIO_STATUS_INT_W1TS
              description: "GPIO0 ~ 21 interrupt set register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be set to 1. Recommended operation: use this register to set RTCIO_GPIO_STATUS_INT."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_STATUS_W1TC
          description: RTC GPIO interrupt status bit clear register
          addressOffset: 32
          size: 32
          fields:
            - name: GPIO_STATUS_INT_W1TC
              description: "GPIO0 ~ 21 interrupt clear register. If the value 1 is written to a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be cleared. Recommended operation: use this register to clear RTCIO_GPIO_STATUS_INT."
              bitOffset: 10
              bitWidth: 22
              access: write-only
      - register:
          name: RTC_GPIO_IN
          description: RTC GPIO input register
          addressOffset: 36
          size: 32
          fields:
            - name: GPIO_IN_NEXT
              description: "GPIO0 ~ 21 input value. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. Each bit represents a pad input value, 1 for high level, and 0 for low level."
              bitOffset: 10
              bitWidth: 22
              access: read-only
      - register:
          dim: 22
          dimIncrement: 4
          name: PIN%s
          description: RTC configuration for pin %s
          addressOffset: 40
          size: 32
          fields:
            - name: PAD_DRIVER
              description: "Pad driver selection. 0: normal output. 1: open drain."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN_INT_TYPE
              description: "GPIO interrupt type selection. 0: GPIO interrupt disabled. 1: rising edge trigger. 2: falling edge trigger. 3: any edge trigger. 4: low level trigger. 5: high level trigger."
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN_WAKEUP_ENABLE
              description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_DEBUG_SEL
          description: RTC debug select register
          addressOffset: 128
          size: 32
          fields:
            - name: RTC_DEBUG_SEL0
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL1
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL2
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL3
              bitOffset: 15
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_SEL4
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: RTC_DEBUG_12M_NO_GATING
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          dim: 15
          dimIncrement: 4
          name: TOUCH_PAD%s
          description: Touch pad %s configuration register
          addressOffset: 132
          size: 32
          resetValue: 1375731712
          fields:
            - name: FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "0: no sleep mode. 1: enable sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: Connect the RTC pad input to digital pad input.  0 is available.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: XPD
              description: Touch sensor power on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIE_OPT
              description: "The tie option of touch sensor. 0: tie low. 1: tie high."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: START
              description: Start touch sensor.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC
              description: "Touch sensor slope control. 3-bit for each touch pad, defaults to 0x4."
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: XTAL_32P_PAD
          description: 32KHz crystal P-pad configuration register
          addressOffset: 192
          size: 32
          resetValue: 1073741824
          fields:
            - name: X32P_FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_OE
              description: output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_IE
              description: input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32P_SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: X32P_FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: X32P_MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: X32P_RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: X32P_RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: X32P_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: XTAL_32N_PAD
          description: 32KHz crystal N-pad configuration register
          addressOffset: 196
          size: 32
          resetValue: 1073741824
          fields:
            - name: X32N_FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32N_SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: X32N_FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: X32N_MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: X32N_RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: X32N_RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: X32N_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: PAD_DAC1
          description: DAC1 configuration register
          addressOffset: 200
          size: 32
          resetValue: 1073741824
          fields:
            - name: PDAC1_DAC
              description: Configure DAC_1 output when RTCIO_PDAC1_DAC_XPD_FORCE is set to 1.
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: PDAC1_XPD_DAC
              description: "When RTCIO_PDAC1_DAC_XPD_FORCE is set to 1, 1: enable DAC_1 output. 0: disable DAC_1 output."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC1_DAC_XPD_FORCE
              description: "1: use RTCIO_PDAC1_XPD_DAC to control DAC_1 output. 0: use SAR ADC FSM to control DAC_1 output."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_OE
              description: Output enable in sleep mode
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_IE
              description: Input enable in sleep mode
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDAC1_SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC1_FUN_SEL
              description: DAC_1 function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: PDAC1_MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDAC1_RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC1_RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC1_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: PAD_DAC2
          description: DAC2 configuration register
          addressOffset: 204
          size: 32
          resetValue: 1073741824
          fields:
            - name: PDAC2_DAC
              description: Configure DAC_2 output when RTCIO_PDAC2_DAC_XPD_FORCE is set to 1.
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: PDAC2_XPD_DAC
              description: "When RTCIO_PDAC2_DAC_XPD_FORCE is set to 1, 1: enable DAC_2 output. 0: disable DAC_2 output."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDAC2_DAC_XPD_FORCE
              description: "1: use RTCIO_PDAC2_XPD_DAC to control DAC_2 output. 0: use SAR ADC FSM to control DAC_2 output."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDAC2_SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC2_FUN_SEL
              description: DAC_2 function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: PDAC2_MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDAC2_RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDAC2_RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDAC2_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD19
          description: Touch pad 19 configuration register
          addressOffset: 208
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD20
          description: Touch pad 20 configuration register
          addressOffset: 212
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_PAD21
          description: Touch pad 21 configuration register
          addressOffset: 216
          size: 32
          resetValue: 1342177280
          fields:
            - name: FUN_IE
              description: Input enable in normal execution.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLP_OE
              description: Output enable in sleep mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLP_IE
              description: Input enable in sleep mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: "1: enable sleep mode. 0: no sleep mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FUN_SEL
              description: Function selection.
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: MUX_SEL
              description: "1: use RTC GPIO. 0: use digital GPIO."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RUE
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RDE
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2: ~20 mA. 3: ~40 mA."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: EXT_WAKEUP0
          description: External wake up configuration register
          addressOffset: 220
          size: 32
          fields:
            - name: SEL
              description: "GPIO[0-17] can be used to wake up the chip when the chip is in the sleep mode. This register prompts the pad source to wake up the chip when the latter is indeep/light sleep mode. \n0: select GPIO0; 1: select GPIO2, etc"
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: XTL_EXT_CTR
          description: Crystal power down enable GPIO source
          addressOffset: 224
          size: 32
          fields:
            - name: SEL
              description: "Select the external crystal power down enable source to get into sleep mode. 0: select GPIO0. 1: select GPIO1, etc. The input value on this pin XOR RTC_CNTL_EXT_XTL_CONF_REG[30] is the crystal power down enable signal."
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SAR_I2C_IO
          description: RTC I2C pad selection
          addressOffset: 228
          size: 32
          fields:
            - name: SAR_DEBUG_BIT_SEL
              bitOffset: 23
              bitWidth: 5
              access: read-write
            - name: SAR_I2C_SCL_SEL
              description: "Selects a pad the RTC I2C SCL signal connects to. 0: use TOUCH PAD0. 1: use TOUCH PAD2."
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: SAR_I2C_SDA_SEL
              description: "Selects a pad the RTC I2C SDA signal connects to. 0: use TOUCH PAD1. 1: use TOUCH PAD3."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: RTC_IO_TOUCH_CTRL
          description: Touch control register
          addressOffset: 232
          size: 32
          fields:
            - name: IO_TOUCH_BUFSEL
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: IO_TOUCH_BUFMODE
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_IO_DATE
          description: Version control register
          addressOffset: 508
          size: 32
          resetValue: 26227056
          fields:
            - name: IO_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_CNTL
    description: Real-Time Clock Control
    groupName: RTC_CNTL
    baseAddress: 1061191680
    addressBlock:
      - offset: 0
        size: 312
        usage: registers
    interrupt:
      - name: RTC_CORE
        value: 49
    registers:
      - register:
          name: OPTIONS0
          description: "Sets the power options of crystal and PLL clocks, and initiates reset by software"
          addressOffset: 0
          size: 32
          resetValue: 469770240
          fields:
            - name: SW_STALL_APPCPU_C0
              description: "{reg_sw_stall_appcpu_c1[5:0] , reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SW_STALL_PROCPU_C0
              description: "When RTC_CNTL_REG_SW_STALL_PROCPU_C1 is configured to 0x21, setting this bit to 0x2 stalls the CPU by SW."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SW_APPCPU_RST
              description: "APP CPU SW reset. (Note, we dont have APP CPU for ESP32-S2)"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SW_PROCPU_RST
              description: Set this bit to reset the CPU by SW.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: BB_I2C_FORCE_PD
              description: Set this bit to FPD BB_I2C.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PU
              description: Set this bit to FPU BB_I2C.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PD
              description: Set this bit to FPD BB_PLL _I2C.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PU
              description: Set this bit to FPU BB_PLL _I2C.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PD
              description: Set this bit to FPD BB_PLL.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PU
              description: Set this bit to FPU BB_PLL.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PD
              description: Set this bit to FPD the crystal oscillator.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PU
              description: Set this bit to FPU the crystal oscillator.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_NOISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PLL_FORCE_NOISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_NOISO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_RST
              description: Set this bit to force reset the digital system in deep-sleep.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NORST
              description: Set this bit to disable force reset to digital system in deep-sleep.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SW_SYS_RST
              description: Set this bit to reset the system via SW.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_TIMER0
          description: RTC timer threshold register 0
          addressOffset: 4
          size: 32
          fields:
            - name: SLP_VAL_LO
              description: Sets the lower 32 bits of the trigger threshold for the RTC timer.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_TIMER1
          description: RTC timer threshold register 1
          addressOffset: 8
          size: 32
          fields:
            - name: SLP_VAL_HI
              description: Sets the higher 16 bits of the trigger threshold for the RTC timer.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_ALARM_EN
              description: Sets this bit to enable the timer alarm.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_UPDATE
          description: RTC timer update control register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_SYS_STALL
              description: Selects the triggering condition for the RTC timer. See details in Table 1-2.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_XTL_OFF
              description: Selects the triggering condition for the RTC timer. See details in Table 1-2.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_SYS_RST
              description: Selects the triggering condition for the RTC timer. See details in Table 1-2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIME_UPDATE
              description: Selects the triggering condition for the RTC timer. See details in Table 1-2.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TIME_LOW0
          description: Stores the lower 32 bits of RTC timer 0.
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_VALUE0_LOW
              description: Stores the lower 32 bits of RTC timer 0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH0
          description: Stores the higher 16 bits of RTC timer 0
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_VALUE0_HIGH
              description: Stores the higher 16 bits of RTC timer 0.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: STATE0
          description: Configures the sleep / reject / wakeup state
          addressOffset: 24
          size: 32
          fields:
            - name: SW_CPU_INT
              description: Sends a SW RTC interrupt to CPU.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_CAUSE_CLR
              description: Clears the RTC reject-to-sleep cause.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB2RTC_BRIDGE_SEL
              description: "1: APB to RTC using bridge    0: APB to RTC using sync"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_ACTIVE_IND
              description: Indicates the SDIO is active.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SLP_WAKEUP
              description: Sleep wakeup bit.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT
              description: Sleep reject bit.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP_EN
              description: Sends the chip to sleep.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1
          description: Configures CPU stall options
          addressOffset: 28
          size: 32
          resetValue: 672400387
          fields:
            - name: CPU_STALL_EN
              description: Enables CPU stalling.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: Sets the CPU stall waiting cycle (using the RTC fast clock).
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: CK8M_WAIT
              description: Sets the 8 MHz clock  waiting (using the RTC slow clock).
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: XTL_BUF_WAIT
              description: Sets the XTAL waiting cycle (using the RTC slow clock).
              bitOffset: 14
              bitWidth: 10
              access: read-write
            - name: PLL_BUF_WAIT
              description: Sets the PLL waiting cycle (using the RTC slow clock).
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER2
          description: Configures RTC slow clock and touch controller
          addressOffset: 32
          size: 32
          resetValue: 17301504
          fields:
            - name: ULPCP_TOUCH_START_WAIT
              description: Sets the waiting cycle (using the RTC slow clock) before the ULP co-processor / touch controller start to work.
              bitOffset: 15
              bitWidth: 9
              access: read-write
            - name: MIN_TIME_CK8M_OFF
              description: Sets the minimal cycle for  8 MHz clock (using the RTC slow clock) when powered down.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER3
          description: configure some wait time for power on
          addressOffset: 36
          size: 32
          resetValue: 336988680
          fields:
            - name: WIFI_WAIT_TIMER
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: WIFI_POWERUP_TIMER
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: ROM_RAM_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: ROM_RAM_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER4
          description: configure some wait time for power on
          addressOffset: 40
          size: 32
          resetValue: 270535176
          fields:
            - name: WAIT_TIMER
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: POWERUP_TIMER
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_WRAP_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_WRAP_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER5
          description: Configures the minimal sleep cycles
          addressOffset: 44
          size: 32
          resetValue: 303333376
          fields:
            - name: MIN_SLP_VAL
              description: Sets the minimal sleep cycles (using the RTC slow clock).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: RTCMEM_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: RTCMEM_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER6
          description: Configure minimal sleep cycles register
          addressOffset: 48
          size: 32
          resetValue: 270532608
          fields:
            - name: DG_DCDC_WAIT_TIMER
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_DCDC_POWERUP_TIMER
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: ANA_CONF
          description: Configures the power options for I2C and PLLA
          addressOffset: 52
          size: 32
          resetValue: 10747904
          fields:
            - name: I2C_RESET_POR_FORCE_PD
              description: SLEEP_I2CPOR force pd
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I2C_RESET_POR_FORCE_PU
              description: SLEEP_I2CPOR force pu
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GLITCH_RST_EN
              description: Set this bit to enable a reset when the system detects a glitch.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_FORCE_PD
              description: Sets this bit to FPD the SAR_I2C.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_FORCE_PU
              description: Sets this bit to FPU the SAR_I2C.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PD
              description: Sets this bit to FPD the PLLA.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PU
              description: Sets this bit to FPU the PLLA.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_SLP_START
              description: start BBPLL calibration during sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PVTMON_PU
              description: "1: PVTMON power up    ,  otherwise power down"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TXRF_I2C_PU
              description: "1: TXRF_I2C power up    ,    otherwise power down"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RFRX_PBUS_PU
              description: "1: RFRX_PBUS power up   ,   otherwise power down"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CKGEN_I2C_PU
              description: "1: CKGEN_I2C power up   , otherwise power down"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PLL_I2C_PU
              description: "1. PLL_I2C power up ,otherwise power down"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_STATE
          description: "Indicates the CPU reset source. For more information about the reset cause, please refer to Table \\ref{table:resetreasons} in Chapter \\ref{module:ResetandClock} \\textit{\\nameref{module:ResetandClock}}."
          addressOffset: 56
          size: 32
          resetValue: 12288
          fields:
            - name: RESET_CAUSE_PROCPU
              description: Stores the CPU reset cause.
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: RESET_CAUSE_APPCPU
              description: reset cause of APP CPU
              bitOffset: 6
              bitWidth: 6
              access: read-only
            - name: APPCPU_STAT_VECTOR_SEL
              description: APP CPU state vector sel
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PROCPU_STAT_VECTOR_SEL
              description: Selects the CPU state vector.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_STATE
          description: Wakeup bitmap enabling register
          addressOffset: 60
          size: 32
          resetValue: 393216
          fields:
            - name: WAKEUP_ENA
              description: Enables the wakeup bitmap.
              bitOffset: 15
              bitWidth: 17
              access: read-write
      - register:
          name: INT_ENA_RTC
          description: RTC interrupt enabling register
          addressOffset: 64
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA
              description: Enables interruption when the chip wakes up from sleep.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA
              description: Enables interruption when the chip rejects to go to sleep.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_ENA
              description: Enables interruption when the SDIO idles.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: Enables the RTC watchdog interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TOUCH_SCAN_DONE_INT_ENA
              description: Enables interruption upon the completion of a touch scanning.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ULP_CP_INT_ENA
              description: Enables the ULP co-processor interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TOUCH_DONE_INT_ENA
              description: Enables interruption upon the completion of a single touch.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TOUCH_ACTIVE_INT_ENA
              description: Enables interruption when a touch is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_INACTIVE_INT_ENA
              description: Enables interruption when a touch is released.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: Enables the brown out interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA
              description: Enables the RTC main timer interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC1_INT_ENA
              description: Enables the SAR ADC 1 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TSENS_INT_ENA
              description: Enables the touch sensor interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: COCPU_INT_ENA
              description: Enables the ULP-RISCV interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SARADC2_INT_ENA
              description: Enables the SAR ADC 2 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ENA
              description: Enables the super watchdog interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: XTAL32K_DEAD_INT_ENA
              description: Enables interruption when the 32 kHz crystal is dead.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: COCPU_TRAP_INT_ENA
              description: Enables interruption when the ULP-RISCV is trapped.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TOUCH_TIMEOUT_INT_ENA
              description: Enables interruption when touch sensor times out.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: Enables interruption when a glitch is detected.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_RTC
          description: RTC interrupt raw register
          addressOffset: 68
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_RAW
              description: Stores the raw interrupt triggered when the chip wakes up from sleep.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_RAW
              description: Stores the raw interrupt triggered when the chip rejects to go to sleep.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_RAW
              description: Stores the raw interrupt triggered when the SDIO idles.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: Stores the raw RTC watchdog interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TOUCH_SCAN_DONE_INT_RAW
              description: Stores the raw interrupt triggered upon the completion of a touch scanning.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ULP_CP_INT_RAW
              description: Stores the raw ULP co-processor interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_DONE_INT_RAW
              description: Stores the raw interrupt triggered upon the completion of a single touch.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TOUCH_ACTIVE_INT_RAW
              description: Stores the raw interrupt triggered when a touch is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TOUCH_INACTIVE_INT_RAW
              description: Stores the raw interrupt triggered when a touch is released.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_RAW
              description: Stores the raw brown out interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_RAW
              description: Stores the raw RTC main timer interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SARADC1_INT_RAW
              description: Stores the raw SAR ADC 1 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TSENS_INT_RAW
              description: Stores the raw touch sensor interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_INT_RAW
              description: Stores the raw ULP-RISCV interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SARADC2_INT_RAW
              description: Stores the raw SAR ADC 2 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SWD_INT_RAW
              description: Stores the raw super watchdog interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_RAW
              description: Stores the raw interrupt triggered when the 32 kHz crystal is dead.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: COCPU_TRAP_INT_RAW
              description: Stores the raw interrupt triggered when the ULP-RISCV is trapped.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: TOUCH_TIMEOUT_INT_RAW
              description: Stores the raw interrupt triggered when touch sensor times out.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_RAW
              description: Stores the raw interrupt triggered when a glitch is detected.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_RTC
          description: RTC interrupt state register
          addressOffset: 72
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ST
              description: Stores the status of the interrupt triggered when the chip wakes up from sleep.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLP_REJECT_INT_ST
              description: Stores the status of the interrupt triggered when the chip rejects to go to sleep.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_ST
              description: Stores the status of the interrupt triggered when the SDIO idles.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: Stores the status of the RTC watchdog interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TOUCH_SCAN_DONE_INT_ST
              description: Stores the status of the interrupt triggered upon the completion of a touch scanning.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ULP_CP_INT_ST
              description: Stores the status of the ULP co-processor interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TOUCH_DONE_INT_ST
              description: Stores the status of the interrupt triggered upon the completion of a single touch.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TOUCH_ACTIVE_INT_ST
              description: Stores the status of the interrupt triggered when a touch is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TOUCH_INACTIVE_INT_ST
              description: Stores the status of the interrupt triggered when a touch is released.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: Stores the status of the brown out interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_INT_ST
              description: Stores the status of the RTC main timer interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SARADC1_INT_ST
              description: Stores the status of the SAR ADC 1 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TSENS_INT_ST
              description: Stores the status of the touch sensor interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_INT_ST
              description: Stores the status of the ULP-RISCV interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SARADC2_INT_ST
              description: Stores the status of the SAR ADC 2 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SWD_INT_ST
              description: Stores the status of the super watchdog interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: XTAL32K_DEAD_INT_ST
              description: Stores the status of the interrupt triggered when the 32 kHz crystal is dead.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: COCPU_TRAP_INT_ST
              description: Stores the status of the interrupt triggered when the ULP-RISCV is trapped.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: TOUCH_TIMEOUT_INT_ST
              description: Stores the status of the interrupt triggered when touch sensor times out.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: Stores the status of the interrupt triggered when a glitch is detected.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_RTC
          description: RTC interrupt clear register
          addressOffset: 76
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_CLR
              description: Clears the interrupt triggered when the chip wakes up from sleep.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLP_REJECT_INT_CLR
              description: Clears the interrupt triggered when the chip rejects to go to sleep.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_CLR
              description: Clears the interrupt triggered when the SDIO idles.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Enables the RTC watchdog interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TOUCH_SCAN_DONE_INT_CLR
              description: Clears the interrupt triggered upon the completion of a touch scanning.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ULP_CP_INT_CLR
              description: Enables the ULP co-processor interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TOUCH_DONE_INT_CLR
              description: Clears the interrupt triggered upon the completion of a single touch.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TOUCH_ACTIVE_INT_CLR
              description: Clears the interrupt triggered when a touch is detected.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TOUCH_INACTIVE_INT_CLR
              description: Clears the interrupt triggered when a touch is released.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: Clears the brown out interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_INT_CLR
              description: Clears the RTC main timer interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SARADC1_INT_CLR
              description: Clears the SAR ADC 1 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TSENS_INT_CLR
              description: Clears the touch sensor interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: COCPU_INT_CLR
              description: Clears the ULP-RISCV interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SARADC2_INT_CLR
              description: Clears the SAR ADC 2 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SWD_INT_CLR
              description: Clears the super watchdog interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: XTAL32K_DEAD_INT_CLR
              description: Clears the interrupt triggered when the 32 kHz crystal is dead.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: COCPU_TRAP_INT_CLR
              description: Clears the interrupt triggered when the ULP-RISCV is trapped.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: TOUCH_TIMEOUT_INT_CLR
              description: Clears the interrupt triggered when touch sensor times out.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Clears the interrupt triggered when a glitch is detected.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: STORE0
          description: Reservation register 0
          addressOffset: 80
          size: 32
          fields:
            - name: SCRATCH0
              description: Reservation register 0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          description: Reservation register 1
          addressOffset: 84
          size: 32
          fields:
            - name: SCRATCH1
              description: Reservation register 1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          description: Reservation register 2
          addressOffset: 88
          size: 32
          fields:
            - name: SCRATCH2
              description: Reservation register 2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          description: Reservation register 3
          addressOffset: 92
          size: 32
          fields:
            - name: SCRATCH3
              description: Reservation register 3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_XTL_CONF
          description: 32 kHz crystal oscillator configuration register
          addressOffset: 96
          size: 32
          resetValue: 420992
          fields:
            - name: XTAL32K_WDT_EN
              description: Set this bit to enable the 32 kHz crystal watchdog.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_CLK_FO
              description: Set this bit to FPU the 32 kHz crystal watchdog clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: XTAL32K_WDT_RESET
              description: Set this bit to reset the 32 kHz crystal watchdog by SW.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: XTAL32K_EXT_CLK_FO
              description: Set this bit to FPU the external clock of 32 kHz crystal.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_BACKUP
              description: Set this bit to switch to the backup clock when the 32 kHz crystal is dead.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RESTART
              description: Set this bit to restart the 32 kHz crystal automatically when the 32 kHz crystal is dead.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: XTAL32K_AUTO_RETURN
              description: Set this bit to switch back to 32 kHz crystal when the 32 kHz crystal is restarted.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: XTAL32K_XPD_FORCE
              description: Set 1 to allow the software to FPD the 32 kHz crystal.  Set 0 to allow the FSM to FPD the 32 kHz crystal. (R/W)
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ENCKINIT_XTAL_32K
              description: Applies an internal clock to help the 32 kHz crystal to start.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DBUF_XTAL_32K
              description: "0: single-end buffer 1: differential buffer"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DGM_XTAL_32K
              description: xtal_32k gm control
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: DRES_XTAL_32K
              description: DRES_XTAL_32K
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: XPD_XTAL_32K
              description: XPD_XTAL_32K
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DAC_XTAL_32K
              description: DAC_XTAL_32K
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: WDT_STATE
              description: Stores the status of the 32 kHz watchdog.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: XTAL32K_GPIO_SEL
              description: "Selects the 32 kHz crystal clock. 0: selects the external 32 kHz clock.  1: selects clock from the RTC GPIO X32P_C."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_LV
              description: "0: powers down XTAL at high level  1: powers down XTAL at low level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_EN
              description: Enables the GPIO to power down the crystal oscillator.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CONF
          description: GPIO wakeup configuration register
          addressOffset: 100
          size: 32
          fields:
            - name: GPIO_WAKEUP_FILTER
              description: Set this bit to enable the GPIO wakeup event filter.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP0_LV
              description: "0: external wakeup 0 at low level     1: external wakeup 0 at high level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP1_LV
              description: "0: external wakeup 1 at low level     1: external wakeup 1 at high level"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CONF
          description: Configures sleep / reject options
          addressOffset: 104
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: Set this bit to enable reject-to-sleep.
              bitOffset: 13
              bitWidth: 17
              access: read-write
            - name: LIGHT_SLP_REJECT_EN
              description: Set this bit to enable reject-to-light-sleep.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DEEP_SLP_REJECT_EN
              description: Set this bit to enable reject-to-deep-sleep.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERIOD_CONF
          description: CPU sel option
          addressOffset: 108
          size: 32
          fields:
            - name: CPUSEL_CONF
              description: CPU sel option
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPUPERIOD_SEL
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SDIO_ACT_CONF
          description: configure sdio active register
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO_ACT_DNUM
              description: configure sdio act dnum
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: CLK_CONF
          description: RTC clock configuration register
          addressOffset: 116
          size: 32
          resetValue: 22557208
          fields:
            - name: CK8M_DIV_SEL_VLD
              description: "Synchronizes the reg_ck8m_div_sel. Not that you have to invalidate the bus before switching clock, and validate the new clock."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV
              description: "Set the CK8M_D256_OUT divider. 00: divided by 128   01: divided by 256   10: divided by 512  11: divided by 1024."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: ENB_CK8M
              description: Set this bit to disable CK8M and CK8M_D256_OUT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ENB_CK8M_DIV
              description: "Selects the CK8M_D256_OUT. 1: CK8M 0: CK8M divided by 256."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIG_XTAL32K_EN
              description: Set this bit to enable CK_XTAL_32K clock for the digital core.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_D256_EN
              description: Set this bit to enable CK8M_D256_OUT clock for the digital core.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_EN
              description: Set this bit to enable 8 MHz clock for the digital core.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL
              description: "Stores the 8 MHz divider, which is reg_ck8m_div_sel + 1"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: XTAL_FORCE_NOGATING
              description: Set this bit to force no gating to crystal during sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_NOGATING
              description: Set this bit to disable force gating to 8 MHz crystal during sleep.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ
              description: CK8M_DFREQ
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: CK8M_FORCE_PD
              description: Set this bit to FPD the 8 MHz clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_PU
              description: Set this bit to FPU the 8 MHz clock.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FAST_CLK_RTC_SEL
              description: "Set this bit to select the RTC fast clock. 0: XTAL div 4, 1: CK8M."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_RTC_SEL
              description: "Set this bit to select the RTC slow clock. 0: 90K rtc_clk  1: 32k XTAL  2: 8md256."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLOW_CLK_CONF
          description: RTC slow clock configuration register
          addressOffset: 120
          size: 32
          resetValue: 4194304
          fields:
            - name: ANA_CLK_DIV_VLD
              description: "Synchronizes the reg_rtc_ana_clk_div bus. Note that you have to invalidate the bus before switching clock, and validate the new clock."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_DIV
              description: Set the rtc_clk divider.
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: SLOW_CLK_NEXT_EDGE
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_CONF
          description: configure vddsdio register
          addressOffset: 124
          size: 32
          resetValue: 45137418
          fields:
            - name: SDIO_TIMER_TARGET
              description: timer count to apply reg_sdio_dcap after sdio power on
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SDIO_DTHDRV
              description: Tieh = 1 mode drive ability. Initially set to 0 to limit charge current  set to 3 after several us.
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: SDIO_DCAP
              description: ability to prevent LDO from overshoot
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: SDIO_INITI
              description: "add resistor from ldo output to ground. 0: no res  1: 6k  2: 4k   3: 2k"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: SDIO_EN_INITI
              description: "0 to set init[1:0]=0"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SDIO_DCURLIM
              description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: SDIO_MODECURLIM
              description: select current limit mode
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SDIO_ENCURLIM
              description: enable current limit
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SDIO_REG_PD_EN
              description: power down SDIO_REG in sleep. Only active when reg_sdio_force = 0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDIO_FORCE
              description: "1: use SW option to control SDIO_REG   0: use state machine"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_TIEH
              description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: REG1P8_READY
              description: read only register for REG1P8_READY
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: DREFL_SDIO
              description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: DREFM_SDIO
              description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: DREFH_SDIO
              description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: XPD_SDIO
              description: SW option for XPD_VOOSDIO. Only active when reg_sdio_force = 1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BIAS_CONF
          description: configure power register
          addressOffset: 128
          size: 32
          resetValue: 67584
          fields:
            - name: BIAS_BUF_IDLE
              description: open bias buf when system in active
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_WAKE
              description: open bias buf when rtc in wakeup
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_DEEP_SLP
              description: open bias buf when rtc in deep sleep
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_MONITOR
              description: open bias buf when rtc in monitor state
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PD_CUR_DEEP_SLP
              description: xpd cur when rtc in sleep_state
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_CUR_MONITOR
              description: xpd cur when rtc in monitor state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_DEEP_SLP
              description: bias_sleep when rtc in sleep_state
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_MONITOR
              description: bias_sleep when rtc in monitor state
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DBG_ATTEN_DEEP_SLP
              description: DBG_ATTEN when rtc in sleep state
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_MONITOR
              description: DBG_ATTEN when rtc in monitor state
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: ENB_SCK_XTAL
              description: ENB_SCK_XTAL
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INC_HEARTBEAT_REFRESH
              description: INC_HEARTBEAT_REFRESH
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DEC_HEARTBEAT_PERIOD
              description: DEC_HEARTBEAT_PERIOD
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INC_HEARTBEAT_PERIOD
              description: INC_HEARTBEAT_PERIOD
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DEC_HEARTBEAT_WIDTH
              description: DEC_HEARTBEAT_WIDTH
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_BIAS_I2C
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: REG
          description: RTC/DIG regulator configuration register
          addressOffset: 132
          size: 32
          resetValue: 2835358720
          fields:
            - name: DIG_REG_DBIAS_SLP
              description: Configures the regulation factor for the digital system voltage regulator when the CPU is in sleep status.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: DIG_REG_DBIAS_WAK
              description: Configures the regulation factor for the digital system voltage regulator when the CPU is in active status.
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: SCK_DCAP
              description: Configures the frequency of the RTC clocks.
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: DBIAS_SLP
              description: Configures the regulation factor for the low-power voltage regulator when the CPU is in sleep status.
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: DBIAS_WAK
              description: Configures the regulation factor for the low-power voltage regulator when the CPU is in active status.
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: DBOOST_FORCE_PD
              description: RTC_DBOOST force power down
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DBOOST_FORCE_PU
              description: RTC_DBOOST force power up
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PD
              description: "Set this bit to FPD the RTC_REG, which means decreasing its voltage to 0.8 V or lower."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PU
              description: Set this bit to FPU the RTC_REG.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PWC
          description: RTC power configuraiton register
          addressOffset: 136
          size: 32
          resetValue: 76069
          fields:
            - name: FASTMEM_FORCE_NOISO
              description: Set this bit to disable the force isolation to the RTC fast memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_ISO
              description: Set this bit to force isolate the RTC fast memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_NOISO
              description: Set this bit to disable the force isolation to the RTC slow memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_ISO
              description: Set this bit to force isolate the RTC slow memory.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ISO
              description: Set this bit to force isolate the RTC peripherals.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_NOISO
              description: Set this bit to disable the force isolation to the RTC peripherals.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FOLW_CPU
              description: Set 1 to FPD the RTC fast memory when the CPU is powered down.  Set 0 to FPD the RTC fast memory when the RTC main state machine is powered down.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPD
              description: Set this bit to force not retain the RTC fast memory.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_LPU
              description: Set this bit to force retain the RTC fast memory.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FOLW_CPU
              description: Set 1 to FPD the RTC slow memory when the CPU is powered down.  Set 0 to FPD the RTC slow memory when the RTC main state machine is powered down.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPD
              description: Set this bit to force not retain the RTC slow memory.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_LPU
              description: Set this bit to force retain the RTC slow memory.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_PD
              description: Set this bit to FPD the RTC fast memory.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FASTMEM_FORCE_PU
              description: Set this bit to FPU the RTC fast memory.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FASTMEM_PD_EN
              description: Set this bit to enable PD for the RTC fast memory in sleep.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_PD
              description: Set this bit to FPD the RTC slow memory.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_FORCE_PU
              description: Set this bit to FPU the RTC slow memory.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLOWMEM_PD_EN
              description: Set this bit to enable PD for the RTC slow memory in sleep.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FORCE_PD
              description: Set this bit to FPD the RTC peripherals.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_PU
              description: Set this bit to FPU the RTC peripherals.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PD_EN
              description: Set this bit to enable PD for the RTC peripherals in sleep.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PAD_FORCE_HOLD
              description: Set this bit the force hold the RTC GPIOs.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PWC
          description: Digital system power configuraiton register
          addressOffset: 140
          size: 32
          resetValue: 5592400
          fields:
            - name: LSLP_MEM_FORCE_PD
              description: Set this bit to FPD the memories in the digital system in sleep.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PU
              description: Set this bit to FPU the memories in the digital system.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_PD
              description: ROM force power down
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_PU
              description: ROM force power up
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_PD
              description: internal SRAM 0 force power down
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_PU
              description: internal SRAM 0 force power up
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_PD
              description: internal SRAM 1 force power down
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_PU
              description: internal SRAM 1 force power up
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_PD
              description: internal SRAM 2 force power down
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_PU
              description: internal SRAM 2 force power up
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_PD
              description: internal SRAM 3 force power down
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_PU
              description: internal SRAM 3 force power up
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_PD
              description: internal SRAM 4 force power down
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_PU
              description: internal SRAM 4 force power up
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PD
              description: Set this bit to FPD the Wi-Fi circuit.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_PU
              description: Set this bit to FPU the Wi-Fi circuit.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PD
              description: Set this bit to FPD the digital system.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PU
              description: Set this bit to FPD the DC-DC convertor in the digital system.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DG_DCDC_FORCE_PD
              description: Set this bit to FPD the DC-DC convertor in the digital system.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DG_DCDC_FORCE_PU
              description: Set this bit to FPU the DC-DC convertor in the digital system.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DG_DCDC_PD_EN
              description: Set this bit to enable PD for the DC-DC convertor in the digital system.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ROM0_PD_EN
              description: enable power down ROM in sleep
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_PD_EN
              description: enable power down internal SRAM 0 in sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_PD_EN
              description: enable power down internal SRAM 1 in sleep
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_PD_EN
              description: enable power down internal SRAM 2 in sleep
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_PD_EN
              description: enable power down internal SRAM 3 in sleep
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_PD_EN
              description: enable power down internal SRAM 4 in sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: WIFI_PD_EN
              description: Set this bit to enable PD for the Wi-Fi circuit in sleep.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_PD_EN
              description: Set this bit to enable PD for the digital system in sleep.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_ISO
          description: Digital system ISO configuration register
          addressOffset: 144
          size: 32
          resetValue: 2863288320
          fields:
            - name: FORCE_OFF
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ON
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD
              description: Indicates the auto-hold status of the digital GPIOs.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CLR_DG_PAD_AUTOHOLD
              description: Se this bit to clear the auto-hold enabler for the digital GPIOs.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DG_PAD_AUTOHOLD_EN
              description: Se this bit to allow the digital GPIOs to enter the autohold status.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_NOISO
              description: Set this bit to disable the force isolation to the digital GPIOs.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_ISO
              description: Set this bit to force isolate the digital GPIOs.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_UNHOLD
              description: Set this bit the force unhold the digital GPIOs.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_HOLD
              description: Set this bit the force hold the digital GPIOs.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_ISO
              description: ROM force ISO
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ROM0_FORCE_NOISO
              description: ROM force no ISO
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_ISO
              description: internal SRAM 0 force ISO
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: INTER_RAM0_FORCE_NOISO
              description: internal SRAM 0 force no ISO
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_ISO
              description: internal SRAM 1 force ISO
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INTER_RAM1_FORCE_NOISO
              description: internal SRAM 1 force no ISO
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_ISO
              description: internal SRAM 2 force ISO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INTER_RAM2_FORCE_NOISO
              description: internal SRAM 2 force no ISO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_ISO
              description: internal SRAM 3 force ISO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: INTER_RAM3_FORCE_NOISO
              description: internal SRAM 3 force no ISO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_ISO
              description: internal SRAM 4 force ISO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: INTER_RAM4_FORCE_NOISO
              description: internal SRAM 4 force no ISO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_ISO
              description: Set this bit to force isolate the Wi-Fi circuits.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WIFI_FORCE_NOISO
              description: Set this bit to disable the force isolation to the Wi-Fi circuits.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_ISO
              description: Set this bit to force isolate the digital system.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NOISO
              description: Set this bit to disable the force isolation to the digital system.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG0
          description: RTC watchdog configuration register
          addressOffset: 148
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: chip reset siginal pulse width
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: wdt reset whole chip enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: Set this bit to pause the watchdog in sleep.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: enable WDT reset APP CPU
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: Set this bit to allow the watchdog to be able to reset CPU.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: Set this bit to enable watchdog when the chip boots from flash.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: Sets the length of the system reset counter.
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: Sets the length of the CPU reset counter.
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: "1: enable at the interrupt stage 2: enable at the CPU stage  3: enable at the system stage 4: enable at the system and RTC stage."
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: "1: enable at the interrupt stage 2: enable at the CPU stage  3: enable at the system stage 4: enable at the system and RTC stage."
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: "1: enable at the interrupt stage 2: enable at the CPU stage  3: enable at the system stage 4: enable at the system and RTC stage."
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: "1: enable at the interrupt stage 2: enable at the CPU stage  3: enable at the system stage 4: enable at the system and RTC stage."
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: Set this bit to enable the RTC watchdog.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Configures the hold time of RTC watchdog at level 1
          addressOffset: 152
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: Configures the hold time of RTC watchdog at level 1.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Configures the hold time of RTC watchdog at level 2
          addressOffset: 156
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: Configures the hold time of RTC watchdog at level 2.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Configures the hold time of RTC watchdog at level 3
          addressOffset: 160
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: Configures the hold time of RTC watchdog at level 3.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Configures the hold time of RTC watchdog at level 4
          addressOffset: 164
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: Configures the hold time of RTC watchdog at level 4.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: RTC watchdog SW feed configuration register
          addressOffset: 168
          size: 32
          fields:
            - name: WDT_FEED
              description: Set 1 to feed the RTC watchdog.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WDTWPROTECT
          description: RTC watchdog write protection configuration register
          addressOffset: 172
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: Sets the write protection key of the watchdog.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONF
          description: Super watchdog configuration register
          addressOffset: 176
          size: 32
          resetValue: 78643200
          fields:
            - name: SWD_RESET_FLAG
              description: Indicates the super watchdog reset flag.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SWD_FEED_INT
              description: Receiving this interrupt leads to feeding the super watchdog via SW.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SWD_SIGNAL_WIDTH
              description: Adjusts the signal width sent to the super watchdog.
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: Set to reset the super watchdog reset flag.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SWD_FEED
              description: Set to feed the super watchdog via SW.
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SWD_DISABLE
              description: Set this bit to disable super watchdog.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_AUTO_FEED_EN
              description: Set this bit to enable automatic watchdog feeding upon interrupts.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SWD_WPROTECT
          description: Super watchdog write protection configuration register
          addressOffset: 180
          size: 32
          resetValue: 2401055018
          fields:
            - name: SWD_WKEY
              description: Sets the write protection key of the super watchdog.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SW_CPU_STALL
          description: CPU stall configuration register
          addressOffset: 184
          size: 32
          fields:
            - name: SW_STALL_APPCPU_C1
              description: "{reg_sw_stall_appcpu_c1[5:0]  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU"
              bitOffset: 20
              bitWidth: 6
              access: read-write
            - name: SW_STALL_PROCPU_C1
              description: Set this bit to allow the SW to be able to send the CPU into stalling.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: STORE4
          description: Reservation register 4
          addressOffset: 188
          size: 32
          fields:
            - name: SCRATCH4
              description: Reservation register 4.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          description: Reservation register 5
          addressOffset: 192
          size: 32
          fields:
            - name: SCRATCH5
              description: Reservation register 5.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          description: Reservation register 6
          addressOffset: 196
          size: 32
          fields:
            - name: SCRATCH6
              description: Reservation register 6.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          description: Reservation register 7
          addressOffset: 200
          size: 32
          fields:
            - name: SCRATCH7
              description: Reservation register 7.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOW_POWER_ST
          description: RTC main state machine status register
          addressOffset: 204
          size: 32
          fields:
            - name: XPD_ROM0
              description: rom0 power down
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: XPD_DIG_DCDC
              description: External DCDC power down
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: PERI_ISO
              description: rtc peripheral iso
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: XPD_RTC_PERI
              description: rtc peripheral power down
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: WIFI_ISO
              description: wifi iso
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: XPD_WIFI
              description: wifi wrap power down
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DIG_ISO
              description: digital wrap iso
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: XPD_DIG
              description: digital wrap power down
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_START
              description: touch should start to work
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SWITCH
              description: touch is about to working. Switch rtc main state
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_SLP
              description: touch is in sleep state
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TOUCH_STATE_DONE
              description: touch is done
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_START
              description: ulp/cocpu should start to work
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SWITCH
              description: ulp/cocpu is about to working. Switch rtc main state
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_SLP
              description: ulp/cocpu is in sleep state
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: COCPU_STATE_DONE
              description: ulp/cocpu is done
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_XTAL_ISO
              description: no use any more
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_PLL_ON
              description: rtc main state machine is in states that pll should be running
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: RDY_FOR_WAKEUP
              description: Indicates the RTC is ready to be triggered by any wakeup source.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_WAIT_END
              description: rtc main state machine has been waited for some cycles
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: IN_WAKEUP_STATE
              description: rtc main state machine is in the states of wakeup process
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: IN_LOW_POWER_STATE
              description: rtc main state machine is in the states of low power
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_8M
              description: rtc main state machine is in wait 8m state
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_PLL
              description: rtc main state machine is in wait pll state
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_WAIT_XTL
              description: rtc main state machine is in wait xtal state
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_SLP
              description: rtc main state machine is in sleep state
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE_IN_IDLE
              description: rtc main state machine is in idle state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: MAIN_STATE
              description: rtc main state machine status
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: DIAG0
          description: debug register
          addressOffset: 208
          size: 32
          fields:
            - name: LOW_POWER_DIAG1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PAD_HOLD
          description: Configures the hold options for RTC GPIOs
          addressOffset: 212
          size: 32
          fields:
            - name: TOUCH_PAD0_HOLD
              description: Sets the touch GPIO 0 to hold.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD1_HOLD
              description: Sets the touch GPIO 1 to hold.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD2_HOLD
              description: Sets the touch GPIO 2 to hold.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD3_HOLD
              description: Sets the touch GPIO 3 to hold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD4_HOLD
              description: Sets the touch GPIO 4 to hold.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD5_HOLD
              description: Sets the touch GPIO 5 to hold.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD6_HOLD
              description: Sets the touch GPIO 6 to hold.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD7_HOLD
              description: Sets the touch GPIO 7 to hold.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD8_HOLD
              description: Sets the touch GPIO 8 to hold.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD9_HOLD
              description: Sets the touch GPIO 9 to hold.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD10_HOLD
              description: Sets the touch GPIO 10 to hold.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD11_HOLD
              description: Sets the touch GPIO 11 to hold.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD12_HOLD
              description: Sets the touch GPIO 12 to hold.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD13_HOLD
              description: Sets the touch GPIO 13 to hold.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_PAD14_HOLD
              description: Sets the touch GPIO 14 to hold.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: X32P_HOLD
              description: Sets the x32p to hold.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: X32N_HOLD
              description: Sets the x32n to hold.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDAC1_HOLD
              description: Sets the pdac1 to hold.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDAC2_HOLD
              description: Sets the pdac2 to hold.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PAD19_HOLD
              description: Sets the RTG GPIO 19 to hold.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PAD20_HOLD
              description: Sets the RTG GPIO 20 to hold.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PAD21_HOLD
              description: Sets the RTG GPIO 21 to hold.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PAD_HOLD
          description: Configures the hold option for digital GPIOs
          addressOffset: 216
          size: 32
          fields:
            - name: DIG_PAD_HOLD
              description: Set GPIO 21 to GPIO 45 to hold. (See bitmap to locate any GPIO).
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_WAKEUP1
          description: EXT1 wakeup configuration register
          addressOffset: 220
          size: 32
          fields:
            - name: SEL
              description: Selects a RTC GPIO to be the EXT1 wakeup source.
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: STATUS_CLR
              description: Clears the EXT1 wakeup status.
              bitOffset: 22
              bitWidth: 1
              access: write-only
      - register:
          name: EXT_WAKEUP1_STATUS
          description: EXT1 wakeup source register
          addressOffset: 224
          size: 32
          fields:
            - name: EXT_WAKEUP1_STATUS
              description: Indicates the EXT1 wakeup status.
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: BROWN_OUT
          description: Brownout configuration register
          addressOffset: 228
          size: 32
          resetValue: 67055601
          fields:
            - name: BROWN_OUT2_ENA
              description: Enables the brown_out2 to initiate a chip reset.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INT_WAIT
              description: Configures the waiting cycle before sending an interrupt.
              bitOffset: 4
              bitWidth: 10
              access: read-write
            - name: CLOSE_FLASH_ENA
              description: Set this bit to enable PD the flash when a brown-out happens.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_RF_ENA
              description: Set this bit to enable PD the RF circuits when a brown-out happens.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_WAIT
              description: Configures the waiting cycle before the reset after a brown-out.
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: RST_ENA
              description: Enables to reset brown-out.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RST_SEL
              description: "Selects the reset type when a brown-out happens. 1: chip reset  0: system reset."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CNT_CLR
              description: Clears the brown-out counter.
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: ENA
              description: Set this bit to enable brown-out detection.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DET
              description: Indicates the status of the brown-out signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: TIME_LOW1
          description: Stores the lower 32 bits of RTC timer 1
          addressOffset: 232
          size: 32
          fields:
            - name: TIMER_VALUE1_LOW
              description: Stores the lower 32 bits of RTC timer 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIME_HIGH1
          description: Stores the higher 16 bits of RTC timer 1
          addressOffset: 236
          size: 32
          fields:
            - name: TIMER_VALUE1_HIGH
              description: Stores the higher 16 bits of RTC timer.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: XTAL32K_CLK_FACTOR
          description: Configures the divider factor for the backup clock of 32 kHz crystal oscillator
          addressOffset: 240
          size: 32
          fields:
            - name: XTAL32K_CLK_FACTOR
              description: Configures the divider factor for the 32 kHz crystal oscillator.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: XTAL32K_CONF
          description: 32 kHz crystal oscillator configuration register
          addressOffset: 244
          size: 32
          resetValue: 267386880
          fields:
            - name: XTAL32K_RETURN_WAIT
              description: Defines the waiting cycles before returning to the normal 32 kHz crystal oscillator.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XTAL32K_RESTART_WAIT
              description: Defines the maximum waiting cycle before restarting the 32 kHz crystal oscillator.
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: XTAL32K_WDT_TIMEOUT
              description: "Defines the maximum waiting period for clock detection. If no clock is detected after this period, the 32 kHz crystal oscillator can be regarded as dead."
              bitOffset: 20
              bitWidth: 8
              access: read-write
            - name: XTAL32K_STABLE_THRES
              description: "Defines the maximum allowed restarting period, within which the 32 kHz crystal oscillator can be regarded as stable."
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: ULP_CP_TIMER
          description: Configure coprocessor timer
          addressOffset: 248
          size: 32
          fields:
            - name: ULP_CP_PC_INIT
              description: ULP coprocessor PC initial address
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: ULP_CP_GPIO_WAKEUP_ENA
              description: "Enable the option of ULP coprocessor woken up by\nRTC GPIO"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ULP_CP_GPIO_WAKEUP_CLR
              description: "Disable the option of ULP coprocessor woken up by\nRTC GPIO"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: ULP_CP_SLP_TIMER_EN
              description: "ULP coprocessor timer enable bit. 0: Disable hardware\nTimer. 1: Enable hardware timer"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ULP_CP_CTRL
          description: ULP-FSM configuration register
          addressOffset: 252
          size: 32
          resetValue: 1049088
          fields:
            - name: ULP_CP_MEM_ADDR_INIT
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: ULP_CP_MEM_ADDR_SIZE
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: ULP_CP_MEM_OFFSET_CLR
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: ULP_CP_CLK_FO
              description: ULP-FSM clock force on
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ULP_CP_RESET
              description: ULP-FSM clock software reset
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ULP_CP_FORCE_START_TOP
              description: Write 1 to start ULP-FSM by software
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ULP_CP_START_TOP
              description: Write 1 to start ULP-FSM
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COCPU_CTRL
          description: ULP-RISCV configuration register
          addressOffset: 256
          size: 32
          resetValue: 9046032
          fields:
            - name: COCPU_CLK_FO
              description: ULP-RISCV clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COCPU_START_2_RESET_DIS
              description: Time from ULP-RISCV startup to pull down reset
              bitOffset: 1
              bitWidth: 6
              access: read-write
            - name: COCPU_START_2_INTR_EN
              description: "Time from ULP-RISCV startup to send out\nRISCV_START_INT interrupt"
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: COCPU_SHUT
              description: Shut down ULP-RISCV
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: COCPU_SHUT_2_CLK_DIS
              description: Time from shut down ULP-RISCV to disable clock
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: COCPU_SHUT_RESET_EN
              description: This bit is used to reset ULP-RISCV
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: COCPU_SEL
              description: "0: select ULP-RISCV. 1: select ULP-FSM"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: COCPU_DONE_FORCE
              description: "0: select ULP-FSM DONE signal. 1: select ULP-RISCV DONE\nsignal"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: COCPU_DONE
              description: "DONE signal. Write 1 to this bit, ULP-RISCV will go to HALT and the\ntimer starts counting"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: COCPU_SW_INT_TRIGGER
              description: Trigger ULP-RISCV register interrupt
              bitOffset: 26
              bitWidth: 1
              access: write-only
      - register:
          name: TOUCH_CTRL1
          description: Touch control register
          addressOffset: 260
          size: 32
          resetValue: 268435712
          fields:
            - name: TOUCH_SLEEP_CYCLES
              description: Set sleep cycles for touch timer.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TOUCH_MEAS_NUM
              description: "Configure measurement length (in 8 MHz), i.e., charge/discharge times."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: TOUCH_CTRL2
          description: Touch control register
          addressOffset: 264
          size: 32
          resetValue: 540876
          fields:
            - name: TOUCH_DRANGE
              description: TOUCH attenuation.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFL
              description: "TOUCH reference voltage low. 0: 0.5 V 1: 0.6 V 2: 0.7 V 3: 0.8 V."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TOUCH_DREFH
              description: "TOUCH reference voltage high. 0: 2.4 V 1: 2.5 V 2: 2.6 V 3: 2.7 V."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: TOUCH_XPD_BIAS
              description: TOUCH BIAS power switch.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_REFC
              description: Touch pad 0 reference capacitance.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: TOUCH_DBIAS
              description: "0: Use bandgap bias. 1: Use self bias."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLP_TIMER_EN
              description: Touch timer enable bit.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_FSM_EN
              description: "0: TOUCH_START and TOUCH_XPD are controlled by soft- ware. 1: TOUCH_START and TOUCH_XPD are controlled by the Touch FSM."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_EN
              description: "1: Start the Touch FSM, only valid when RTC_CNTL_TOUCH_START_FORCE = 1."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TOUCH_START_FORCE
              description: "0: Start the Touch FSM by timer. 1: Start Touch FSM by software."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TOUCH_XPD_WAIT
              description: The waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD.
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: TOUCH_SLP_CYC_DIV
              description: "When a touch pad is active, sleep cycle could be divided by this number."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: TOUCH_TIMER_FORCE_DONE
              description: Force touch timer done.
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: TOUCH_RESET
              description: Reset TOUCH FSM via software.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TOUCH_CLK_FO
              description: Touch clock force on.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TOUCH_CLKGATE_EN
              description: Touch clock enable bit.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_SCAN_CTRL
          description: Configure touch scan settings
          addressOffset: 268
          size: 32
          resetValue: 4026532098
          fields:
            - name: TOUCH_DENOISE_RES
              description: "Denoise resolution. 0: 12-bit; 1: 10-bit; 2: 8-bit; 3: 4-bit."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TOUCH_DENOISE_EN
              description: Touch pad 0 will be used to denoise.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TOUCH_INACTIVE_CONNECTION
              description: "Inactive touch pads connect to 0: HighZ, 1: GND."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_SHIELD_PAD_EN
              description: Touch pad 14 will be used as shield_pad.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_SCAN_PAD_MAP
              description: Pad enable map for touch scan mode.
              bitOffset: 10
              bitWidth: 15
              access: read-write
            - name: TOUCH_BUFDRV
              description: Touch 14 buffer driver strength.
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: TOUCH_OUT_RING
              description: Select out one pad as guard_ring.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: TOUCH_SLP_THRES
          description: Configure the settings of touch sleep pad
          addressOffset: 272
          size: 32
          resetValue: 2013265920
          fields:
            - name: TOUCH_SLP_TH
              description: Set the threshold for touch sleep pad.
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: TOUCH_SLP_APPROACH_EN
              description: Enable the proximity mode of touch sleep pad.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLP_PAD
              description: Select sleep pad.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: TOUCH_APPROACH
          description: Configure touch approach settings
          addressOffset: 276
          size: 32
          resetValue: 1342177280
          fields:
            - name: TOUCH_SLP_CHANNEL_CLR
              description: Clear touch sleep channel.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MEAS_TIME
              description: "Set the total measurement times for the pads in\nproximity mode. Range: 0  255."
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TOUCH_FILTER_CTRL
          description: Configure touch filter settings
          addressOffset: 280
          size: 32
          resetValue: 2527758336
          fields:
            - name: TOUCH_SMOOTH_LVL
              description: "0: Raw data. 1: IIR1/2. 2: IIR1/4. 3: IIR1/8."
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: TOUCH_JITTER_STEP
              description: "Touch jitter step. Range: 0  15."
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: TOUCH_NEG_NOISE_LIMIT
              description: Negative threshold counter limit.
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: TOUCH_NEG_NOISE_THRES
              description: Negative noise threshold.
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TOUCH_NOISE_THRES
              description: Active noise threshold.
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: TOUCH_HYSTERESIS
              description: Touch hysteresis.
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: TOUCH_DEBOUNCE
              description: Debounce counter.
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: TOUCH_FILTER_MODE
              description: "Set filter mode. 0: IIR 1/2; 1: IIR 1/4; 2: IIR 1/8; 3: IIR 1/16; 4: IIR 1/32; 5: IIR 1/64; 6: IIR 1/128; 7: Jitter."
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: TOUCH_FILTER_EN
              description: Enable touch filter.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USB_CONF
          description: configure usb control register
          addressOffset: 284
          size: 32
          fields:
            - name: USB_VREFH
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: USB_VREFL
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: USB_VREF_OVERRIDE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: USB_PAD_PULL_OVERRIDE
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: USB_DP_PULLUP
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: USB_DP_PULLDOWN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: USB_DM_PULLUP
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_DM_PULLDOWN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USB_PULLUP_VALUE
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE_OVERRIDE
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: USB_TXM
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_TXP
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USB_TX_EN
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USB_TX_EN_OVERRIDE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: USB_RESET_DISABLE
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IO_MUX_RESET_DISABLE
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: TOUCH_TIMEOUT_CTRL
          description: Configure touch timeout settings
          addressOffset: 288
          size: 32
          resetValue: 8388607
          fields:
            - name: TOUCH_TIMEOUT_NUM
              description: Set touch timeout threshold.
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: TOUCH_TIMEOUT_EN
              description: Enable touch timeout.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CAUSE
          description: Stores the reject-to-sleep cause.
          addressOffset: 292
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: Stores the reject-to-sleep cause.
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: OPTIONS1
          description: RTC option register
          addressOffset: 296
          size: 32
          fields:
            - name: FORCE_DOWNLOAD_BOOT
              description: Set this bit to force the chip to boot from the download mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CAUSE
          description: Stores the sleep-to-wakeup cause.
          addressOffset: 300
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: Stores the wakeup cause.
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: ULP_CP_TIMER_1
          description: Configure sleep cycle of the timer
          addressOffset: 304
          size: 32
          resetValue: 51200
          fields:
            - name: ULP_CP_TIMER_SLP_CYCLE
              description: Set sleep cycles for ULP coprocessor timer
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: DATE
          addressOffset: 312
          size: 32
          resetValue: 26239377
          fields:
            - name: CNTL_DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RTC_I2C
    description: Low-power I2C (Inter-Integrated Circuit) Controller
    groupName: RTC_I2C
    baseAddress: 1061194752
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    registers:
      - register:
          name: SCL_LOW
          description: Configure the low level width of SCL
          addressOffset: 0
          size: 32
          resetValue: 256
          fields:
            - name: PERIOD
              description: "This register is used to configure how many clock cycles SCL\nremains low."
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CTRL
          description: Transmission setting
          addressOffset: 4
          size: 32
          fields:
            - name: SDA_FORCE_OUT
              description: "SDA output mode. 0: open drain. 1: push pull."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "SCL output mode. 0: open drain. 1: push pull."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: Set this bit to configure RTC IC as a master.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: "Set this bit to 1, RTC I2C starts sending data."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode. 0: send data from the most\nsignificant bit. 1: send data from the least significant bit."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data. 0: receive\ndata from the most significant bit. 1: receive data from the least significant bit."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_GATE_EN
              description: RTC IC controller clock gate.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RESET
              description: RTC IC software reset.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: rtc i2c reg clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: RTC I2C status
          addressOffset: 8
          size: 32
          fields:
            - name: ACK_REC
              description: "The received ACK value. 0: ACK. 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "0: master writes to slave. 1: master reads from slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the RTC I2C loses control of SCL line, the register changes to 1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "0: RTC I2C bus is in idle state. 1: RTC I2C bus is busy transferring data."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "When the address sent by the master matches the address of the\nslave, then this bit will be set."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS
              description: This field changes to 1 when one byte is transferred.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OP_CNT
              description: Indicate which operation is working.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: SHIFT
              description: shifter content
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: i2c last main status
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: scl last status
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Configure RTC I2C timeout
          addressOffset: 12
          size: 32
          resetValue: 65536
          fields:
            - name: TIME_OUT
              description: Timeout threshold
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: Configure slave address
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: slave address
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: This field is used to enable the slave 10-bit addressing mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_HIGH
          description: Configure the high level width of SCL
          addressOffset: 20
          size: 32
          resetValue: 256
          fields:
            - name: PERIOD
              description: This register is used to configure how many cycles SCL remains high.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SDA_DUTY
          description: "Configure the SDA hold time after a negative\nSCL edge"
          addressOffset: 24
          size: 32
          resetValue: 16
          fields:
            - name: NUM
              description: "The number of clock cycles between the SDA switch and the falling\nedge of SCL."
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_START_PERIOD
          description: "Configure the delay between the SDA and SCL\nnegative edge for a start condition"
          addressOffset: 28
          size: 32
          resetValue: 8
          fields:
            - name: SCL_START_PERIOD
              description: Number of clock cycles to wait after generating a start condition.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SCL_STOP_PERIOD
          description: Configure the delay between SDA and SCL positive edge for a stop condition
          addressOffset: 32
          size: 32
          resetValue: 8
          fields:
            - name: SCL_STOP_PERIOD
              description: Number of clock cycles to wait before generating a stop condition.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: INT_CLR
          description: Clear RTC I2C interrupt
          addressOffset: 36
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_CLR
              description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt clear bit
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: RTC_I2C_ARBITRATION_LOST_INT interrupt clear bit
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MASTER_TRAN_COMP_INT_CLR
              description: "RTC_I2C_MASTER_TRAN_COMP_INT interrupt\nclear bit"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: RTC_I2C_TRANS_COMPLETE_INT interrupt clear bit
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: RTC_I2C_TIME_OUT_INT interrupt clear bit
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ACK_ERR_INT_CLR
              description: RTC_I2C_ACK_ERR_INT interrupt clear bit
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RX_DATA_INT_CLR
              description: RTC_I2C_RX_DATA_INT interrupt clear bit
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TX_DATA_INT_CLR
              description: RTC_I2C_TX_DATA_INT interrupt clear bit
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DETECT_START_INT_CLR
              description: RTC_I2C_DETECT_START_INT interrupt clear bit
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: RTC I2C raw interrupt
          addressOffset: 40
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_RAW
              description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt raw bit
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: RTC_I2C_ARBITRATION_LOST_INT interrupt raw bit
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_RAW
              description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt raw bit
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: RTC_I2C_TRANS_COMPLETE_INT interrupt raw bit
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: RTC_I2C_TIME_OUT_INT interrupt raw bit
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_RAW
              description: RTC_I2C_ACK_ERR_INT interrupt raw bit
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_DATA_INT_RAW
              description: RTC_I2C_RX_DATA_INT interrupt raw bit
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_DATA_INT_RAW
              description: RTC_I2C_TX_DATA_INT interrupt raw bit
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DETECT_START_INT_RAW
              description: RTC_I2C_DETECT_START_INT interrupt raw bit
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: RTC I2C interrupt status
          addressOffset: 44
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_ST
              description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt status bit
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: RTC_I2C_ARBITRATION_LOST_INT interrupt status bit
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MASTER_TRAN_COMP_INT_ST
              description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt status bit
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: RTC_I2C_TRANS_COMPLETE_INT interrupt status bit
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: RTC_I2C_TIME_OUT_INT interrupt status bit
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ACK_ERR_INT_ST
              description: RTC_I2C_ACK_ERR_INT interrupt status bit
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RX_DATA_INT_ST
              description: RTC_I2C_RX_DATA_INT interrupt status bit
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_DATA_INT_ST
              description: RTC_I2C_TX_DATA_INT interrupt status bit
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DETECT_START_INT_ST
              description: RTC_I2C_DETECT_START_INT interrupt status bit
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Enable RTC I2C interrupt
          addressOffset: 48
          size: 32
          fields:
            - name: SLAVE_TRAN_COMP_INT_ENA
              description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: RTC_I2C_ARBITRATION_LOST_INT interrupt enable bit
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASTER_TRAN_COMP_INT_ENA
              description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt enable bit
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: RTC_I2C_TRANS_COMPLETE_INT interrupt enable bit
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: RTC_I2C_TIME_OUT_INT interrupt enable bit
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ACK_ERR_INT_ENA
              description: RTC_I2C_ACK_ERR_INT interrupt enable bit
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_DATA_INT_ENA
              description: RTC_I2C_RX_DATA_INT interrupt enable bit
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_DATA_INT_ENA
              description: RTC_I2C_TX_DATA_INT interrupt enable bit
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DETECT_START_INT_ENA
              description: RTC_I2C_DETECT_START_INT interrupt enable bit
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: RTC I2C read data
          addressOffset: 52
          size: 32
          fields:
            - name: RDATA
              description: Data received
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SLAVE_TX_DATA
              description: The data sent by slave
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DONE
              description: RTC I2C transmission is done.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
          name: CMD%s
          description: RTC I2C Command %s
          addressOffset: 56
          size: 32
          resetValue: 2307
          fields:
            - name: COMMAND
              description: "Content of command 0. For more information, please refer to the register\nI2C_COMD0_REG in Chapter IC Controller"
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: "When command 0 is done, this bit changes to 1."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 26235664
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SENS
    description: SENS Peripheral
    groupName: SENS
    baseAddress: 1061193728
    addressBlock:
      - offset: 0
        size: 272
        usage: registers
    registers:
      - register:
          name: SAR_READER1_CTRL
          description: RTC ADC1 data and sampling control
          addressOffset: 0
          size: 32
          resetValue: 537133058
          fields:
            - name: SAR1_CLK_DIV
              description: Clock divider.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR1_CLK_GATED
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_SAMPLE_NUM
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR1_DATA_INV
              description: Invert SAR ADC1 data.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR1_INT_EN
              description: Enable SAR ADC1 to send out interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_READER1_STATUS
          description: saradc1 status for debug
          addressOffset: 4
          size: 32
          fields:
            - name: SAR1_READER_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_MEAS1_CTRL1
          description: Configure RTC ADC1 controller
          addressOffset: 8
          size: 32
          fields:
            - name: RTC_SARADC_RESET
              description: SAR ADC software reset.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTC_SARADC_CLKGATE_EN
              description: Enable bit of SAR ADC clock gate.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FORCE_XPD_AMP
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: AMP_RST_FB_FORCE
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_FORCE
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_GND_FORCE
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SAR_MEAS1_CTRL2
          description: Control RTC ADC1 conversion and status
          addressOffset: 12
          size: 32
          fields:
            - name: MEAS1_DATA_SAR
              description: SAR ADC1 data
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS1_DONE_SAR
              description: Indicate SAR ADC1 conversion is done.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS1_START_SAR
              description: "SAR ADC1 controller (in RTC) starts conversion, active only when SENS_MEAS1_START_FORCE = 1."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS1_START_FORCE
              description: "1: SAR ADC1 controller (in RTC) is started by software. 0: SAR ADC1 controller is started by ULP coprocessor."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_EN_PAD
              description: "SAR ADC1 pad enable bitmap, active only when SENS_SAR1_EN_PAD_FORCE = 1."
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR1_EN_PAD_FORCE
              description: "1: SAR ADC1 pad enable bitmap is controlled by software. 0: SAR ADC1 pad enable bitmap is controlled by ULP coprocessor."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS1_MUX
          description: Select the controller for SAR ADC1
          addressOffset: 16
          size: 32
          fields:
            - name: SAR1_DIG_FORCE
              description: "1: SAR ADC1 controlled by DIG ADC1 CTRL"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_ATTEN1
          description: Configure SAR ADC1 attenuation
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR1_ATTEN
              description: "2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2] is used for channel 1, etc."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_AMP_CTRL1
          description: AMP control
          addressOffset: 24
          size: 32
          resetValue: 655370
          fields:
            - name: SAR_AMP_WAIT1
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SAR_AMP_WAIT2
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_AMP_CTRL2
          description: AMP control
          addressOffset: 28
          size: 32
          resetValue: 655360
          fields:
            - name: SAR1_DAC_XPD_FSM_IDLE
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_AMP_FSM_IDLE
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AMP_RST_FB_FSM_IDLE
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_FSM_IDLE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM_IDLE
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_FSM_IDLE
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_RSTB_FSM_IDLE
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_WAIT3
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SAR_AMP_CTRL3
          description: AMP control register
          addressOffset: 32
          size: 32
          resetValue: 7551219
          fields:
            - name: SAR1_DAC_XPD_FSM
              description: "Control of DAC. 4b0010: disable DAC. 4b0000: power up DAC by FSM. 4b0011: power up DAC by software."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_AMP_FSM
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: AMP_RST_FB_FSM
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_FSM
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_FSM
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: SAR_RSTB_FSM
              bitOffset: 24
              bitWidth: 4
              access: read-write
      - register:
          name: SAR_READER2_CTRL
          description: RTC ADC2 data and sampling control
          addressOffset: 36
          size: 32
          resetValue: 1074069506
          fields:
            - name: SAR2_CLK_DIV
              description: clock divider
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR2_WAIT_ARB_CYCLE
              description: wait arbit stable after sar_done
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR2_CLK_GATED
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_SAMPLE_NUM
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR2_DATA_INV
              description: Invert SAR ADC2 data
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR2_INT_EN
              description: enable saradc2 to send out interrupt
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_READER2_STATUS
          description: saradc2 status for debug
          addressOffset: 40
          size: 32
          fields:
            - name: SAR2_READER_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_MEAS2_CTRL1
          description: configure rtc saradc2
          addressOffset: 44
          size: 32
          resetValue: 117572096
          fields:
            - name: SAR2_CNTL_STATE
              description: saradc2_cntl_fsm
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: SAR2_PWDET_CAL_EN
              description: rtc control pwdet enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAR2_PKDET_CAL_EN
              description: rtc control pkdet enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_TEST
              description: SAR2_EN_TEST
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR2_RSTB_FORCE
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SAR2_STANDBY_WAIT
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SAR2_RSTB_WAIT
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SAR2_XPD_WAIT
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SAR_MEAS2_CTRL2
          description: Control RTC ADC2 conversion and status
          addressOffset: 48
          size: 32
          fields:
            - name: MEAS2_DATA_SAR
              description: SAR ADC2 data.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS2_DONE_SAR
              description: Indicate SAR ADC2 conversion is done.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS2_START_SAR
              description: "SAR ADC2 controller (in RTC) starts conversion, active only when SENS_MEAS2_START_FORCE = 1."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS2_START_FORCE
              description: "1: SAR ADC2 controller (in RTC) is started by software. 0: SAR ADC2 controller is started by ULP coprocessor."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_PAD
              description: "SAR ADC2 pad enable bitmap, active only whenSENS_SAR2_EN_PAD_FORCE = 1."
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR2_EN_PAD_FORCE
              description: "1: SAR ADC2 pad enable bitmap is controlled by software. 0: SAR ADC2 pad enable bitmap is controlled by ULP coprocessor."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_MEAS2_MUX
          description: Select the controller for SAR ADC2
          addressOffset: 52
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: "SAR2_PWDET_CCT, PA power detector capacitance tuning."
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: SAR2_RTC_FORCE
              description: "In sleep, force to use RTC to control ADC."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_ATTEN2
          description: Configure SAR ADC2 attenuation
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR2_ATTEN
              description: "2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2] is used for channel 1, etc."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_POWER_XPD_SAR
          description: configure saradcs power by sw
          addressOffset: 60
          size: 32
          fields:
            - name: FORCE_XPD_SAR
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: SARCLK_EN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR1
          description: Configure slave addresses 0-1 of RTC I2C
          addressOffset: 64
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR1
              description: RTC I2C slave address 1
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR0
              description: RTC I2C slave address 0
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: MEAS_STATUS
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: SAR_SLAVE_ADDR2
          description: Configure slave addresses 2-3 of RTC I2C
          addressOffset: 68
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR3
              description: RTC I2C slave address 3
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR2
              description: RTC I2C slave address 2
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR3
          description: Configure slave addresses 4-5 of RTC I2C
          addressOffset: 72
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR5
              description: RTC I2C slave address 5
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR4
              description: RTC I2C slave address 4
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_SLAVE_ADDR4
          description: Configure slave addresses 6-7 of RTC I2C
          addressOffset: 76
          size: 32
          fields:
            - name: I2C_SLAVE_ADDR7
              description: RTC I2C slave address 7
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: I2C_SLAVE_ADDR6
              description: RTC I2C slave address 6
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: SAR_TSENS_CTRL
          description: Temperature sensor data control
          addressOffset: 80
          size: 32
          resetValue: 102400
          fields:
            - name: TSENS_OUT
              description: Temperature sensor data out.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TSENS_READY
              description: Indicate temperature sensor out ready.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TSENS_INT_EN
              description: Enable temperature sensor to send out interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TSENS_IN_INV
              description: Invert temperature sensor data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_DIV
              description: Temperature sensor clock divider.
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: TSENS_POWER_UP
              description: Temperature sensor power up.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TSENS_POWER_UP_FORCE
              description: "1: dump out and power up controlled by software. 0: by FSM."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TSENS_DUMP_OUT
              description: Temperature sensor dump out only active when SENS_TSENS_POWER_UP_FORCE = 1.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TSENS_CTRL2
          description: Temperature sensor control
          addressOffset: 84
          size: 32
          resetValue: 16386
          fields:
            - name: TSENS_XPD_WAIT
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: TSENS_XPD_FORCE
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TSENS_CLK_INV
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TSENS_CLKGATE_EN
              description: Enable temperature sensor clock.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TSENS_RESET
              description: Reset temperature sensor.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_I2C_CTRL
          description: Configure RTC I2C transmission
          addressOffset: 88
          size: 32
          fields:
            - name: SAR_I2C_CTRL
              description: "RTC I2C control data. Active only when SENS_SAR_I2C_START_FORCE =\n1."
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: SAR_I2C_START
              description: Start RTC I2C. Active only when SENS_SAR_I2C_START_FORCE = 1
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_START_FORCE
              description: "0: RTC I2C started by FSM. 1: RTC I2C started by software."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_TOUCH_CONF
          description: Touch sensor configuration register
          addressOffset: 92
          size: 32
          resetValue: 4293951487
          fields:
            - name: TOUCH_OUTEN
              description: Enable touch controller output.
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: TOUCH_STATUS_CLR
              description: Clear all touch active status.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: TOUCH_DATA_SEL
              description: "0 and 1: touch_raw_data; 2: base_line; 3: touch_smooth_data."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TOUCH_DENOISE_END
              description: Touch denoise done.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: TOUCH_UNIT_END
              description: Indicate the completion of sampling.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: TOUCH_APPROACH_PAD2
              description: Indicate which pad is selected as proximity pad2
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: TOUCH_APPROACH_PAD1
              description: Indicate which pad is selected as proximity pad1
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: TOUCH_APPROACH_PAD0
              description: Indicate which pad is selected as proximity pad0
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SAR_TOUCH_THRES1
          description: Finger threshold for touch pad 1
          addressOffset: 96
          size: 32
          fields:
            - name: TOUCH_OUT_TH1
              description: Finger threshold for touch pad 1
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES2
          description: Finger threshold for touch pad 2
          addressOffset: 100
          size: 32
          fields:
            - name: TOUCH_OUT_TH2
              description: Finger threshold for touch pad 2
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES3
          description: Finger threshold for touch pad 3
          addressOffset: 104
          size: 32
          fields:
            - name: TOUCH_OUT_TH3
              description: Finger threshold for touch pad 3
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES4
          description: Finger threshold for touch pad 4
          addressOffset: 108
          size: 32
          fields:
            - name: TOUCH_OUT_TH4
              description: Finger threshold for touch pad 4
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES5
          description: Finger threshold for touch pad 5
          addressOffset: 112
          size: 32
          fields:
            - name: TOUCH_OUT_TH5
              description: Finger threshold for touch pad 5
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES6
          description: Finger threshold for touch pad 6
          addressOffset: 116
          size: 32
          fields:
            - name: TOUCH_OUT_TH6
              description: Finger threshold for touch pad 6
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES7
          description: Finger threshold for touch pad 7
          addressOffset: 120
          size: 32
          fields:
            - name: TOUCH_OUT_TH7
              description: Finger threshold for touch pad 7
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES8
          description: Finger threshold for touch pad 8
          addressOffset: 124
          size: 32
          fields:
            - name: TOUCH_OUT_TH8
              description: Finger threshold for touch pad 8
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES9
          description: Finger threshold for touch pad 9
          addressOffset: 128
          size: 32
          fields:
            - name: TOUCH_OUT_TH9
              description: Finger threshold for touch pad 9
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES10
          description: Finger threshold for touch pad 10
          addressOffset: 132
          size: 32
          fields:
            - name: TOUCH_OUT_TH10
              description: Finger threshold for touch pad 10
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES11
          description: Finger threshold for touch pad 11
          addressOffset: 136
          size: 32
          fields:
            - name: TOUCH_OUT_TH11
              description: Finger threshold for touch pad 11
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES12
          description: Finger threshold for touch pad 12
          addressOffset: 140
          size: 32
          fields:
            - name: TOUCH_OUT_TH12
              description: Finger threshold for touch pad 12
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES13
          description: Finger threshold for touch pad 13
          addressOffset: 144
          size: 32
          fields:
            - name: TOUCH_OUT_TH13
              description: Finger threshold for touch pad 13
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_THRES14
          description: Finger threshold for touch pad 14
          addressOffset: 148
          size: 32
          fields:
            - name: TOUCH_OUT_TH14
              description: Finger threshold for touch pad 14
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SAR_TOUCH_CHN_ST
          description: Touch channel status register
          addressOffset: 212
          size: 32
          fields:
            - name: TOUCH_PAD_ACTIVE
              description: Touch active status
              bitOffset: 0
              bitWidth: 15
              access: read-only
            - name: TOUCH_CHANNEL_CLR
              description: Clear touch channel
              bitOffset: 15
              bitWidth: 15
              access: write-only
            - name: TOUCH_MEAS_DONE
              description: Signal flag that indicates one touch pad is done.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS0
          description: Status of touch controller
          addressOffset: 216
          size: 32
          fields:
            - name: TOUCH_DENOISE_DATA
              description: Denoise measure value from touch sensor 0.
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_SCAN_CURR
              description: Current pad in scan status
              bitOffset: 22
              bitWidth: 4
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS1
          description: Touch pad 1 status
          addressOffset: 220
          size: 32
          fields:
            - name: TOUCH_PAD1_DATA
              description: "The data of touch pad 1, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD1_DEBOUNCE
              description: Touch pad 1 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS2
          description: Touch pad 2 status
          addressOffset: 224
          size: 32
          fields:
            - name: TOUCH_PAD2_DATA
              description: "The data of touch pad 2, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD2_DEBOUNCE
              description: Touch pad 2 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS3
          description: Touch pad 3 status
          addressOffset: 228
          size: 32
          fields:
            - name: TOUCH_PAD3_DATA
              description: "The data of touch pad 3, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD3_DEBOUNCE
              description: Touch pad 3 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS4
          description: Touch pad 4 status
          addressOffset: 232
          size: 32
          fields:
            - name: TOUCH_PAD4_DATA
              description: "The data of touch pad 4, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD4_DEBOUNCE
              description: Touch pad 4 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS5
          description: Touch pad 5 status
          addressOffset: 236
          size: 32
          fields:
            - name: TOUCH_PAD5_DATA
              description: "The data of touch pad 5, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD5_DEBOUNCE
              description: Touch pad 5 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS6
          description: Touch pad 6 status
          addressOffset: 240
          size: 32
          fields:
            - name: TOUCH_PAD6_DATA
              description: "The data of touch pad 6, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD6_DEBOUNCE
              description: Touch pad 6 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS7
          description: Touch pad 7 status
          addressOffset: 244
          size: 32
          fields:
            - name: TOUCH_PAD7_DATA
              description: "The data of touch pad 7, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD7_DEBOUNCE
              description: Touch pad 7 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS8
          description: Touch pad 8 status
          addressOffset: 248
          size: 32
          fields:
            - name: TOUCH_PAD8_DATA
              description: "The data of touch pad 8, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD8_DEBOUNCE
              description: Touch pad 8 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS9
          description: Touch pad 9 status
          addressOffset: 252
          size: 32
          fields:
            - name: TOUCH_PAD9_DATA
              description: "The data of touch pad 9, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD9_DEBOUNCE
              description: Touch pad 9 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS10
          description: Touch pad 10 status
          addressOffset: 256
          size: 32
          fields:
            - name: TOUCH_PAD10_DATA
              description: "The data of touch pad 10, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD10_DEBOUNCE
              description: Touch pad 10 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS11
          description: Touch pad 11 status
          addressOffset: 260
          size: 32
          fields:
            - name: TOUCH_PAD11_DATA
              description: "The data of touch pad 11, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD11_DEBOUNCE
              description: Touch pad 11 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS12
          description: Touch pad 12 status
          addressOffset: 264
          size: 32
          fields:
            - name: TOUCH_PAD12_DATA
              description: "The data of touch pad 12, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD12_DEBOUNCE
              description: Touch pad 12 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS13
          description: Touch pad 13 status
          addressOffset: 268
          size: 32
          fields:
            - name: TOUCH_PAD13_DATA
              description: "The data of touch pad 13, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD13_DEBOUNCE
              description: Touch pad 13 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS14
          description: Touch pad 14 status
          addressOffset: 272
          size: 32
          fields:
            - name: TOUCH_PAD14_DATA
              description: "The data of touch pad 14, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_PAD14_DEBOUNCE
              description: Touch pad 14 debounce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS15
          description: Touch sleep pad status
          addressOffset: 276
          size: 32
          fields:
            - name: TOUCH_SLP_DATA
              description: "The data of touch sleep pad, depending on the setting of SENS_TOUCH_DATA_SEL."
              bitOffset: 0
              bitWidth: 22
              access: read-only
            - name: TOUCH_SLP_DEBOUNCE
              description: Touch sleep pad debouce value.
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: SAR_TOUCH_STATUS16
          description: Touch approach count status
          addressOffset: 280
          size: 32
          fields:
            - name: TOUCH_APPROACH_PAD2_CNT
              description: Count status of proximity pad 2.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TOUCH_APPROACH_PAD1_CNT
              description: Count status of proximity pad 1.
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: TOUCH_APPROACH_PAD0_CNT
              description: Count status of proximity pad 0.
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: TOUCH_SLP_APPROACH_CNT
              description: Count status of sleep pad in proximity mode.
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: SAR_DAC_CTRL1
          description: DAC control
          addressOffset: 284
          size: 32
          fields:
            - name: SW_FSTEP
              description: Frequency step for CW generator can be used to adjust the frequency.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SW_TONE_EN
              description: "0: disable CW generator. 1: enable CW generator."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DEBUG_BIT_SEL
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: DAC_DIG_FORCE
              description: "0: DAC1 and DAC2 do not use DMA. 1: DAC1 and DAC2 use DMA."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_FORCE_LOW
              description: "1: force PDAC_CLK to low"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_FORCE_HIGH
              description: "1: force PDAC_CLK to high"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DAC_CLK_INV
              description: "1: invert PDAC_CLK."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: DAC_RESET
              description: Reset DAC by software.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: DAC_CLKGATE_EN
              description: DAC clock gate enable bit.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_DAC_CTRL2
          description: DAC output control
          addressOffset: 288
          size: 32
          resetValue: 50331648
          fields:
            - name: DAC_DC1
              description: DC offset for DAC1 CW generator.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_DC2
              description: DC offset for DAC2 CW generator.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DAC_SCALE1
              description: "DAC1 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4. 11: scale to 1/8."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DAC_SCALE2
              description: "DAC2 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4. 11: scale to 1/8."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DAC_INV1
              description: "Invert DAC1. 00: do not invert any bits. 01: invert all bits. 10: invert MSB. 11: invert all bits except MSB."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DAC_INV2
              description: "Invert DAC2. 00: do not invert any bits. 01: invert all bits. 10: invert MSB. 11: invert all bits except MSB."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: DAC_CW_EN1
              description: "1: select CW generator as source for PDAC1_DAC. 0: select register RT- CIO_PDAC1_DAC as source for PDAC1_DAC."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DAC_CW_EN2
              description: "1: select CW generator as source for PDAC2_DAC. 0: select register RT- CIO_PDAC2_DAC as source for PDAC2_DAC."
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_COCPU_STATE
          description: ULP-RISCV status
          addressOffset: 292
          size: 32
          fields:
            - name: COCPU_DBG_TRIGGER
              description: Trigger ULP-RISCV debug registers
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: COCPU_CLK_EN
              description: Check ULP-RISCV whether clk on
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: COCPU_RESET_N
              description: Check ULP-RISCV whether in reset state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: COCPU_EOI
              description: Check ULP-RISCV whether in interrupt state
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: COCPU_TRAP
              description: Check ULP-RISCV whether in trap state
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: COCPU_EBREAK
              description: Check ULP-RISCV whether in ebreak
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_RAW
          description: Interrupt raw bit of ULP-RISCV
          addressOffset: 296
          size: 32
          fields:
            - name: COCPU_TOUCH_DONE_INT_RAW
              description: TOUCH_DONE_INT interrupt raw bit
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: COCPU_TOUCH_INACTIVE_INT_RAW
              description: TOUCH_INACTIVE_INT interrupt raw bit
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: COCPU_TOUCH_ACTIVE_INT_RAW
              description: TOUCH_ACTIVE_INT interrupt raw bit
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC1_INT_RAW
              description: SARADC1_DONE_INT interrupt raw bit
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC2_INT_RAW
              description: SARADC2_DONE_INT interrupt raw bit
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: COCPU_TSENS_INT_RAW
              description: TSENS_DONE_INT interrupt raw bit
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: COCPU_START_INT_RAW
              description: RISCV_START_INT interrupt raw bit
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: COCPU_SW_INT_RAW
              description: SW_INT interrupt raw bit
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: COCPU_SWD_INT_RAW
              description: SWD_INT interrupt raw bit
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_ENA
          description: Interrupt enable bit of ULP-RISCV
          addressOffset: 300
          size: 32
          fields:
            - name: COCPU_TOUCH_DONE_INT_ENA
              description: TOUCH_DONE_INT interrupt enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COCPU_TOUCH_INACTIVE_INT_ENA
              description: TOUCH_INACTIVE_INT interrupt enable bit
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COCPU_TOUCH_ACTIVE_INT_ENA
              description: TOUCH_ACTIVE_INT interrupt enable bit
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC1_INT_ENA
              description: SARADC1_DONE_INT interrupt enable bit
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_INT_ENA
              description: SARADC2_DONE_INT interrupt enable bit
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: COCPU_TSENS_INT_ENA
              description: TSENS_DONE_INT interrupt enable bit
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: COCPU_START_INT_ENA
              description: RISCV_START_INT interrupt enable bit
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: COCPU_SW_INT_ENA
              description: SW_INT interrupt enable bit
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: COCPU_SWD_INT_ENA
              description: SWD_INT interrupt enable bit
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_COCPU_INT_ST
          description: Interrupt status bit of ULP-RISCV
          addressOffset: 304
          size: 32
          fields:
            - name: COCPU_TOUCH_DONE_INT_ST
              description: TOUCH_DONE_INT interrupt status bit
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: COCPU_TOUCH_INACTIVE_INT_ST
              description: TOUCH_INACTIVE_INT interrupt status bit
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: COCPU_TOUCH_ACTIVE_INT_ST
              description: TOUCH_ACTIVE_INT interrupt status bit
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC1_INT_ST
              description: SARADC1_DONE_INT interrupt status bit
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC2_INT_ST
              description: SARADC2_DONE_INT interrupt status bit
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: COCPU_TSENS_INT_ST
              description: TSENS_DONE_INT interrupt status bit
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: COCPU_START_INT_ST
              description: RISCV_START_INT interrupt status bit
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: COCPU_SW_INT_ST
              description: SW_INT interrupt status bit
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: COCPU_SWD_INT_ST
              description: SWD_INT interrupt status bit
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: SAR_COCPU_INT_CLR
          description: Interrupt clear bit of ULP-RISCV
          addressOffset: 308
          size: 32
          fields:
            - name: COCPU_TOUCH_DONE_INT_CLR
              description: TOUCH_DONE_INT interrupt clear bit
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: COCPU_TOUCH_INACTIVE_INT_CLR
              description: TOUCH_INACTIVE_INT interrupt clear bit
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: COCPU_TOUCH_ACTIVE_INT_CLR
              description: TOUCH_ACTIVE_INT interrupt clear bit
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_INT_CLR
              description: SARADC1_DONE_INT interrupt clear bit
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_INT_CLR
              description: SARADC2_DONE_INT interrupt clear bit
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: COCPU_TSENS_INT_CLR
              description: TSENS_DONE_INT interrupt clear bit
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: COCPU_START_INT_CLR
              description: RISCV_START_INT interrupt clear bit
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: COCPU_SW_INT_CLR
              description: SW_INT interrupt clear bit
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: COCPU_SWD_INT_CLR
              description: SWD_INT interrupt clear bit
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: SAR_COCPU_DEBUG
          description: ULP-RISCV debug register
          addressOffset: 312
          size: 32
          fields:
            - name: COCPU_PC
              description: ULP-RISCV Program counter
              bitOffset: 0
              bitWidth: 13
              access: read-only
            - name: COCPU_MEM_VLD
              description: ULP-RISCV memory valid output
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: COCPU_MEM_RDY
              description: ULP-RISCV memory ready input
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: COCPU_MEM_WEN
              description: ULP-RISCV memory write enable output
              bitOffset: 15
              bitWidth: 4
              access: read-only
            - name: COCPU_MEM_ADDR
              description: ULP-RISCV memory address output
              bitOffset: 19
              bitWidth: 13
              access: read-only
      - register:
          name: SAR_HALL_CTRL
          description: hall control
          addressOffset: 316
          size: 32
          resetValue: 2684354560
          fields:
            - name: XPD_HALL
              description: Power on hall sensor and connect to VP and VN
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: XPD_HALL_FORCE
              description: "1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HALL_PHASE
              description: Reverse phase of hall sensor
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HALL_PHASE_FORCE
              description: "1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_NOUSE
          description: sar nouse
          addressOffset: 320
          size: 32
          fields:
            - name: SAR_NOUSE
              description: sar nouse
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SAR_IO_MUX_CONF
          description: Configure and reset IO MUX
          addressOffset: 324
          size: 32
          fields:
            - name: IOMUX_RESET
              description: Reset IO MUX by software
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: IOMUX_CLK_GATE_EN
              description: IO MUX clock gate enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SARDATE
          description: Version Control Register
          addressOffset: 328
          size: 32
          resetValue: 26239296
          fields:
            - name: SAR_DATE
              description: Version Control Register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1610854400
    addressBlock:
      - offset: 0
        size: 240
        usage: registers
    interrupt:
      - name: SHA
        value: 55
    registers:
      - register:
          name: MODE
          description: Defines the algorithm of SHA accelerator
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: Defines the SHA algorithm.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: String content register for calculating initial Hash Value (only effective for SHA-512/t)
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: Defines t_string for calculating the initial Hash value for SHA-512/t.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: String length register for calculating initial Hash Value (only effective for SHA-512/t)
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: Defines t_length for calculating the initial Hash value for SHA-512/t.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: Block number register (only effective for DMA-SHA)
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: Defines the DMA-SHA block number.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Starts the SHA accelerator for Typical SHA operation
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: Write 1 to start Typical SHA calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONTINUE
          description: Continues SHA operation (only effective in Typical SHA mode)
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE_OP
              description: Write 1 to continue Typical SHA calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: BUSY
          description: Indicates if SHA Accelerator is busy or not
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "Indicates the states of SHA accelerator.\n1'h0: idle\n1'h1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: Starts the SHA accelerator for DMA-SHA operation
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: Write 1 to start DMA-SHA calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: Continues SHA operation (only effective in DMA-SHA mode)
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: Write 1 to continue DMA-SHA calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLEAR
          description: DMA-SHA interrupt clear register
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Clears DMA-SHA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: DMA-SHA interrupt enable register
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: Enables DMA-SHA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 44
          size: 32
          resetValue: 538510338
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 16
          dimIncrement: 4
          name: H_MEM%s
          description: Hash value
          addressOffset: 64
          size: 32
          fields:
            - name: H
              description: Stores the %sth 32-bit piece of the Hash value.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 32
          dimIncrement: 4
          name: M_MEM%s
          description: Message
          addressOffset: 128
          size: 32
          fields:
            - name: M
              description: Stores the %sth 32-bit piece of the message.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI
    baseAddress: 1061171200
    addressBlock:
      - offset: 0
        size: 264
        usage: registers
    interrupt:
      - name: SPI0_REJECT_CACHE
        value: 83
    registers:
      - register:
          name: CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONF_BITLEN
              description: Define the spi_clk cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 23
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: Address value
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: "[31:8]:address to slave, [7:0]:Reserved. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 2883584
          fields:
            - name: EXT_HOLD_EN
              description: "Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD and SPI_USR_HOLD_POL. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "Apply 2-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "Apply 4-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: "Apply 8-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: "Apply 8-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase is in 2-bit mode. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase is in 4-bit mode. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FREAD_OCT
              description: "In the read operations read-data phase is in 8-bit mode. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI control register 1
          addressOffset: 12
          size: 32
          resetValue: 16400
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: W16_17_WR_ENA
              description: "1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can not  be written. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS_HOLD_DELAY
              description: SPI cs signal is delayed by spi clock cycles. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 6
              access: read-write
      - register:
          name: CTRL2
          description: SPI control register 2
          addressOffset: 16
          size: 32
          resetValue: 8192
          fields:
            - name: CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with SPI_CS_SETUP bit. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with SPI_CS_HOLD bit. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 13
              access: read-write
            - name: CS_DELAY_MODE
              description: "spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle 2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle, else delayed by half cycle 3: delayed one cycle. Can be configured in CONF state."
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: CS_DELAY_NUM
              description: spi_cs signal is delayed by system clock cycles. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK
          description: SPI clock control register
          addressOffset: 20
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 13
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI USER control register
          addressOffset: 24
          size: 32
          resetValue: 2147483840
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OPI_MODE
              description: "Just for master mode. 1: spi controller is in OPI mode (all in 8-bit mode). 0: others. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with SPI_DOUT_MODE register to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RD_BYTE_ORDER
              description: "In read-data (MISO) phase 1: big-endian 0: little_endian. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WR_BYTE_ORDER
              description: "In command address write-data (MOSI) phases 1: big-endian 0: litte_endian. Can be configured in CONF state."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase is in 2-bit mode. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase is in 4-bit mode. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_OCT
              description: In the write operations read-data phase is in 8-bit mode. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: USR_HOLD_POL
              description: "It is combined with hold bits to set the polarity of spi hold line 1: spi will be held when spi hold line is high 0: spi will be held when spi hold line is low. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_DOUT_HOLD
              description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: USR_DIN_HOLD
              description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_HOLD
              description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: USR_ADDR_HOLD
              description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: USR_CMD_HOLD
              description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USR_PREP_HOLD
              description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL bit. Can be configured in CONF state.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI USER control register 1
          addressOffset: 28
          size: 32
          resetValue: 3087007751
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: USER2
          description: SPI USER control register 2
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MOSI_DLEN
          description: MOSI length
          addressOffset: 36
          size: 32
          fields:
            - name: USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: MISO_DLEN
          description: MISO length
          addressOffset: 40
          size: 32
          fields:
            - name: USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: MISC
          description: SPI misc register
          addressOffset: 44
          size: 32
          resetValue: 62
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: CLK_DATA_DTR_EN
              description: "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DATA_DTR_EN
              description: "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ADDR_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMD_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CD_DATA_SET
              description: "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CD_DUMMY_SET
              description: "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CD_ADDR_SET
              description: "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DQS_IDLE_EDGE
              description: The default value of spi_dqs. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CD_CMD_SET
              description: "1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CD_IDLE_EDGE
              description: The default value of spi_cd. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: QUAD_DIN_PIN_SWAP
              description: "1:  spi quad input swap enable  0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE
          description: SPI slave control register
          addressOffset: 48
          size: 32
          resetValue: 512
          fields:
            - name: TRANS_DONE
              description: The interrupt raw bit for the completion of any operation in both the master mode and the slave mode.  Can not be changed by CONF_buf.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INT_RD_BUF_DONE_EN
              description: "SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INT_WR_BUF_DONE_EN
              description: "SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INT_RD_DMA_DONE_EN
              description: "SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: INT_WR_DMA_DONE_EN
              description: "SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: INT_TRANS_DONE_EN
              description: "SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: INT_DMA_SEG_TRANS_EN
              description: "SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_EN
              description: "1: Enable seg magic value error interrupt. 0: Others. Can be configured in CONF state."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_CNT
              description: The operations counter in both the master mode and the slave mode.
              bitOffset: 23
              bitWidth: 4
              access: read-only
            - name: TRANS_DONE_AUTO_CLR_EN
              description: "SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          description: SPI slave control register 1
          addressOffset: 52
          size: 32
          fields:
            - name: SLV_ADDR_ERR_CLR
              description: "1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_CLR
              description: "1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLV_NO_QPI_EN
              description: "1: spi slave QPI mode is not supported. 0: spi slave QPI mode is supported."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLV_ADDR_ERR
              description: "1: The address value of the last SPI transfer is not supported by SPI slave. 0: The address value is supported or no address value is received."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLV_CMD_ERR
              description: "1: The command value of the last SPI transfer is not supported by SPI slave. 0: The command value is supported or no command value is received."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLV_WR_DMA_DONE
              description: The interrupt raw bit for the completion of dma write operation in the slave mode.  Can not be changed by CONF_buf.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLV_WRBUF_DLEN
          description: SPI slave Wr_BUF interrupt and CONF control register
          addressOffset: 56
          size: 32
          resetValue: 3623878656
          fields:
            - name: SLV_WR_BUF_DONE
              description: The interrupt raw bit for the completion of write-buffer operation in the slave mode.  Can not be changed by CONF_buf.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CONF_BASE_BITLEN
              description: "The basic spi_clk cycles of CONF state. The real cycle length of CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0]."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: SLV_RDBUF_DLEN
          description: SPI magic error and slave control register
          addressOffset: 60
          size: 32
          fields:
            - name: SLV_DMA_RD_BYTELEN
              description: In the slave mode it is the length in bytes for read operations. The register value shall be byte_num.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLV_RD_BUF_DONE
              description: The interrupt raw bit for the completion of read-buffer operation in the slave mode.  Can not be changed by CONF_buf.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR
              description: "1: The recent magic value in CONF buffer is not right in master DMA seg-trans mode. 0: others."
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLV_RD_BYTE
          description: SPI interrupt control register
          addressOffset: 64
          size: 32
          resetValue: 167772160
          fields:
            - name: SLV_DATA_BYTELEN
              description: "The full-duplex or half-duplex data byte length of the last SPI transfer in slave mode. In half-duplex mode, this value is controlled by bits [23:20]."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SLV_RDDMA_BYTELEN_EN
              description: "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLV_WRDMA_BYTELEN_EN
              description: "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLV_RDBUF_BYTELEN_EN
              description: "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_BYTELEN_EN
              description: "1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: SLV_RD_DMA_DONE
              description: The interrupt raw bit for the completion of Rd-DMA operation in the slave mode.  Can not be changed by CONF_buf.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: SPI master status and DMA read byte control register
          addressOffset: 68
          size: 32
          fields:
            - name: ST
              description: "The status of spi state machine. 0: idle state, 1: preparation state, 2: send command state, 3: send data state, 4: red data state, 5:write data state, 6: wait state, 7: done state."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: MST_DMA_RD_BYTELEN
              description: Define the master DMA read byte length in non seg-conf-trans or seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in CONF state..
              bitOffset: 12
              bitWidth: 20
              access: read-write
      - register:
          name: HOLD
          description: SPI hold register
          addressOffset: 72
          size: 32
          fields:
            - name: INT_HOLD_ENA
              description: "This register is for two SPI masters to share the same cs clock and data signals. The bits of one SPI are set, if the other SPI is busy, the SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: VAL
              description: "spi hold output value, which should be used with SPI_HOLD_OUT_EN. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_EN
              description: Enable set spi output hold value to spi_hold_reg. It can be used to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_TIME
              description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN is enable. Can be configured in CONF state.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: DMA_SEG_TRANS_DONE
              description: "1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans is not ended or not occurred.  Can not be changed by CONF_buf."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_CONF
          description: SPI DMA control register
          addressOffset: 76
          size: 32
          resetValue: 512
          fields:
            - name: IN_RST
              description: The bit is used to reset in dma fsm and in data fifo pointer.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              description: The bit is used to reset out dma fsm and out data fifo pointer.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              description: Reset spi dma ahb master fifo pointer.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              description: Reset spi dma ahb master.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              description: Set bit to test in link.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              description: Set bit to test out link.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              description: "when the bit is set, DMA continue to use the next inlink node when the length of inlink is 0."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              description: "out eof flag generation mode . 1: when dma pop all data from fifo  0:when ahb push all data to fifo."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              description: read descriptor use burst mode when read data for memory.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              description: read descriptor use burst mode when write data to memory.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUT_DATA_BURST_EN
              description: spi dma read data from memory in burst mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MEM_TRANS_EN
              description: "1: Internal memory data transfer enable bit. Send SPI DMA RX buffer data to SPI DMA TX buffer. 0: Disable this function."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DMA_RX_STOP
              description: spi dma read data stop  when in continue tx/rx mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DMA_TX_STOP
              description: spi dma write data stop when in continue tx/rx mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DMA_CONTINUE
              description: spi dma continue tx/rx data.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLV_LAST_SEG_POP_CLR
              description: "1: Clear spi_slv_seg_frt_pop_mask. 0 : others"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld is cleared by SPI_TRANS_DONE."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0: spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_EOF_EN
              description: "1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0] in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DMA_INFIFO_FULL_CLR
              description: "1:Clear spi_dma_infifo_full_vld. 0: Do not control it."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_CLR
              description: "1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: EXT_MEM_BK_SIZE
              description: Select the external memory block size.
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: DMA_SEG_TRANS_CLR
              description: "1: End slave seg-trans, which acts as 0x05 command. 2 or more end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared in 1 APB CLK cycles by hardware.."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_OUT_LINK
          description: SPI DMA TX link configuration
          addressOffset: 80
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: The address of the first outlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              description: Set the bit to stop to use outlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              description: Set the bit to start to use outlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              description: Set the bit to mount on new outlink descriptors.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DMA_TX_ENA
              description: spi dma write data status bit.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_IN_LINK
          description: SPI DMA RX link configuration
          addressOffset: 84
          size: 32
          fields:
            - name: INLINK_ADDR
              description: The address of the first inlink descriptor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_AUTO_RET
              description: "when the bit is set, the inlink descriptor returns to the first link node when a packet is error."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP
              description: Set the bit to stop to use inlink descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              description: Set the bit to start to use inlink descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              description: Set the bit to mount on new inlink descriptors.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DMA_RX_ENA
              description: SPI DMA read data status bit.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ENA
          description: SPI DMA interrupt enable register
          addressOffset: 88
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_ENA
              description: The enable bit for lack of enough inlink descriptors. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUTLINK_DSCR_ERROR_INT_ENA
              description: The enable bit for outlink descriptor error. Can be configured in CONF state.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INLINK_DSCR_ERROR_INT_ENA
              description: The enable bit for inlink descriptor error. Can be configured in CONF state.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              description: The enable bit for completing usage of a inlink descriptor. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              description: The enable bit for receiving error. Can be configured in CONF state.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              description: The enable bit for completing receiving all the packets from host. Can be configured in CONF state.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              description: The enable bit for completing usage of a outlink descriptor . Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              description: The enable bit for sending a packet to host done. Can be configured in CONF state.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              description: The enable bit for sending all the packets to host done. Can be configured in CONF state.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for infifo full error interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for outfifo empty error interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_CMD6_INT_ENA
              description: The enable bit for SPI slave CMD6 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_RAW
          description: SPI DMA interrupt raw register
          addressOffset: 92
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_RAW
              description: The raw bit for lack of enough inlink descriptors. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTLINK_DSCR_ERROR_INT_RAW
              description: The raw bit for outlink descriptor error. Can be configured in CONF state.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INLINK_DSCR_ERROR_INT_RAW
              description: The raw bit for inlink descriptor error. Can be configured in CONF state.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              description: The raw bit for completing usage of a inlink descriptor. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              description: The raw bit for receiving error. Can be configured in CONF state.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              description: The raw bit for completing receiving all the packets from host. Can be configured in CONF state.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              description: The raw bit for completing usage of a outlink descriptor. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              description: The raw bit for sending a packet to host done. Can be configured in CONF state.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              description: The raw bit for sending all the packets to host done. Can be configured in CONF state.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: INFIFO_FULL_ERR_INT_RAW
              description: "1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be changed by CONF_buf."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which means that there is no data to pop but pop is valid.  0: Others.  Can not be changed by CONF_buf."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_CMD6_INT_RAW
              description: The raw bit for SPI slave CMD6 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_RAW
              description: The raw bit for SPI slave CMD7 interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_RAW
              description: The raw bit for SPI slave CMD8 interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_RAW
              description: The raw bit for SPI slave CMD9 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_RAW
              description: The raw bit for SPI slave CMDA interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ST
          description: SPI DMA interrupt status register
          addressOffset: 96
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_ST
              description: The status bit for lack of enough inlink descriptors.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTLINK_DSCR_ERROR_INT_ST
              description: The status bit for outlink descriptor error.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INLINK_DSCR_ERROR_INT_ST
              description: The status bit for inlink descriptor error.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              description: The status bit for completing usage of a inlink descriptor.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              description: The status bit for receiving error.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              description: The status bit for completing receiving all the packets from host.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              description: The status bit for completing usage of a outlink descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              description: The status bit for sending a packet to host done.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              description: The status bit for sending all the packets to host done.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: INFIFO_FULL_ERR_INT_ST
              description: The status bit for infifo full error.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for outfifo empty error.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_CMD6_INT_ST
              description: The status bit for SPI slave CMD6 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_CLR
          description: SPI DMA interrupt clear register
          addressOffset: 100
          size: 32
          fields:
            - name: INLINK_DSCR_EMPTY_INT_CLR
              description: The clear bit for lack of enough inlink descriptors. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUTLINK_DSCR_ERROR_INT_CLR
              description: The clear bit for outlink descriptor error. Can be configured in CONF state.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INLINK_DSCR_ERROR_INT_CLR
              description: The clear bit for inlink descriptor error. Can be configured in CONF state.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_CLR
              description: The clear bit for completing usage of a inlink descriptor. Can be configured in CONF state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_CLR
              description: The clear bit for receiving error. Can be configured in CONF state.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_CLR
              description: The clear bit for completing receiving all the packets from host. Can be configured in CONF state.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_CLR
              description: The clear bit for completing usage of a outlink descriptor. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_CLR
              description: The clear bit for sending a packet to host done. Can be configured in CONF state.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_CLR
              description: The clear bit for sending all the packets to host done. Can be configured in CONF state.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: INFIFO_FULL_ERR_INT_CLR
              description: "1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed by CONF_buf."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_EMPTY_ERR_INT_CLR
              description: "1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can be changed by CONF_buf."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_CMD6_INT_CLR
              description: The clear bit for SPI slave CMD6 interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: IN_ERR_EOF_DES_ADDR
          description: The latest SPI DMA  RX descriptor address receiving error
          addressOffset: 104
          size: 32
          fields:
            - name: DMA_IN_ERR_EOF_DES_ADDR
              description: The inlink descriptor address when spi dma produce receiving error.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR
          description: The latest SPI DMA  eof RX descriptor address
          addressOffset: 108
          size: 32
          fields:
            - name: DMA_IN_SUC_EOF_DES_ADDR
              description: The last inlink descriptor address when spi dma produce from_suc_eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR
          description: Current SPI DMA RX descriptor pointer
          addressOffset: 112
          size: 32
          fields:
            - name: DMA_INLINK_DSCR
              description: The content of current in descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF0
          description: Next SPI DMA RX descriptor pointer
          addressOffset: 116
          size: 32
          fields:
            - name: DMA_INLINK_DSCR_BF0
              description: The content of next in descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INLINK_DSCR_BF1
          description: Current SPI DMA RX buffer pointer
          addressOffset: 120
          size: 32
          fields:
            - name: DMA_INLINK_DSCR_BF1
              description: The content of current in descriptor data buffer pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_BFR_DES_ADDR
          description: The latest SPI DMA  eof TX buffer address
          addressOffset: 124
          size: 32
          fields:
            - name: DMA_OUT_EOF_BFR_DES_ADDR
              description: The address of buffer relative to the outlink descriptor that produce eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR
          description: The latest SPI DMA  eof TX descriptor address
          addressOffset: 128
          size: 32
          fields:
            - name: DMA_OUT_EOF_DES_ADDR
              description: The last outlink descriptor address when spi dma produce to_eof.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR
          description: Current SPI DMA TX descriptor pointer
          addressOffset: 132
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR
              description: The content of current out descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF0
          description: Next SPI DMA TX descriptor pointer
          addressOffset: 136
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR_BF0
              description: The content of next out descriptor pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUTLINK_DSCR_BF1
          description: Current SPI DMA TX buffer pointer
          addressOffset: 140
          size: 32
          fields:
            - name: DMA_OUTLINK_DSCR_BF1
              description: The content of current out descriptor data buffer pointer.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUTSTATUS
          description: SPI DMA TX status
          addressOffset: 144
          size: 32
          resetValue: 2147483648
          fields:
            - name: DMA_OUTDSCR_ADDR
              description: SPI dma out descriptor address.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: DMA_OUTDSCR_STATE
              description: SPI dma out descriptor state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DMA_OUT_STATE
              description: SPI dma out data state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: DMA_OUTFIFO_CNT
              description: The remains of SPI dma outfifo data.
              bitOffset: 23
              bitWidth: 7
              access: read-only
            - name: DMA_OUTFIFO_FULL
              description: SPI dma outfifo is full.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: DMA_OUTFIFO_EMPTY
              description: SPI dma outfifo is empty.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INSTATUS
          description: SPI DMA RX status
          addressOffset: 148
          size: 32
          resetValue: 2147483648
          fields:
            - name: DMA_INDSCR_ADDR
              description: SPI dma in descriptor address.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: DMA_INDSCR_STATE
              description: SPI dma in descriptor state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DMA_IN_STATE
              description: SPI dma in data state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: DMA_INFIFO_CNT
              description: The remains of SPI dma infifo data.
              bitOffset: 23
              bitWidth: 7
              access: read-only
            - name: DMA_INFIFO_FULL
              description: SPI dma infifo is full.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_EMPTY
              description: SPI dma infifo is empty.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: W0
          description: Data buffer 0
          addressOffset: 152
          size: 32
          fields:
            - name: BUF0
              description: "32 bits data buffer 0, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: Data buffer 1
          addressOffset: 156
          size: 32
          fields:
            - name: BUF1
              description: "32 bits data buffer 1, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: Data buffer 2
          addressOffset: 160
          size: 32
          fields:
            - name: BUF2
              description: "32 bits data buffer 2, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: Data buffer 3
          addressOffset: 164
          size: 32
          fields:
            - name: BUF3
              description: "32 bits data buffer 3, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: Data buffer 4
          addressOffset: 168
          size: 32
          fields:
            - name: BUF4
              description: "32 bits data buffer 4, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: Data buffer 5
          addressOffset: 172
          size: 32
          fields:
            - name: BUF5
              description: "32 bits data buffer 5, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: Data buffer 6
          addressOffset: 176
          size: 32
          fields:
            - name: BUF6
              description: "32 bits data buffer 6, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: Data buffer 7
          addressOffset: 180
          size: 32
          fields:
            - name: BUF7
              description: "32 bits data buffer 7, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: Data buffer 8
          addressOffset: 184
          size: 32
          fields:
            - name: BUF8
              description: "32 bits data buffer 8, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: Data buffer 9
          addressOffset: 188
          size: 32
          fields:
            - name: BUF9
              description: "32 bits data buffer 9, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: Data buffer 10
          addressOffset: 192
          size: 32
          fields:
            - name: BUF10
              description: "32 bits data buffer 10, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: Data buffer 11
          addressOffset: 196
          size: 32
          fields:
            - name: BUF11
              description: "32 bits data buffer 11, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: Data buffer 12
          addressOffset: 200
          size: 32
          fields:
            - name: BUF12
              description: "32 bits data buffer 12, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: Data buffer 13
          addressOffset: 204
          size: 32
          fields:
            - name: BUF13
              description: "32 bits data buffer 13, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: Data buffer 14
          addressOffset: 208
          size: 32
          fields:
            - name: BUF14
              description: "32 bits data buffer 14, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: Data buffer 15
          addressOffset: 212
          size: 32
          fields:
            - name: BUF15
              description: "32 bits data buffer 15, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W16
          description: Data buffer 16
          addressOffset: 216
          size: 32
          fields:
            - name: BUF16
              description: "32 bits data buffer 16, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W17
          description: Data buffer 17
          addressOffset: 220
          size: 32
          fields:
            - name: BUF17
              description: "32 bits data buffer 17, transferred in the unit of byte. Byte addressable in slave half-duplex mode."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 224
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: DIN4_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: DIN5_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: DIN6_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: DIN7_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: TIMING_CLK_ENA
              description: "1:enable hclk in spi_timing.v.  0: disable it. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 228
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DIN5_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DIN6_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DIN7_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 232
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: DOUT4_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: DOUT5_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: DOUT6_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: DOUT7_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: DOUT_NUM
          description: SPI output delay number configuration
          addressOffset: 236
          size: 32
          fields:
            - name: DOUT0_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DOUT1_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DOUT2_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DOUT3_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DOUT4_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DOUT5_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DOUT6_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DOUT7_NUM
              description: "the output signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: LCD_CTRL
          description: LCD frame control register
          addressOffset: 240
          size: 32
          fields:
            - name: LCD_HB_FRONT
              description: It is the horizontal blank front porch of a frame. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: LCD_VA_HEIGHT
              description: It is the vertical active height of a frame. Can be configured in CONF state.
              bitOffset: 11
              bitWidth: 10
              access: read-write
            - name: LCD_VT_HEIGHT
              description: It is the vertical total height of a frame. Can be configured in CONF state.
              bitOffset: 21
              bitWidth: 10
              access: read-write
            - name: LCD_MODE_EN
              description: "1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_CTRL1
          description: LCD frame control1 register
          addressOffset: 244
          size: 32
          fields:
            - name: LCD_VB_FRONT
              description: It is the vertical blank front porch of a frame. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LCD_HA_WIDTH
              description: It is the horizontal active width of a frame. Can be configured in CONF state.
              bitOffset: 8
              bitWidth: 12
              access: read-write
            - name: LCD_HT_WIDTH
              description: It is the horizontal total width of a frame. Can be configured in CONF state.
              bitOffset: 20
              bitWidth: 12
              access: read-write
      - register:
          name: LCD_CTRL2
          description: LCD frame control2 register
          addressOffset: 248
          size: 32
          resetValue: 65537
          fields:
            - name: LCD_VSYNC_WIDTH
              description: It is the position of spi_vsync active pulse in a line. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: VSYNC_IDLE_POL
              description: It is the idle value of spi_vsync. Can be configured in CONF state.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_WIDTH
              description: It is the position of spi_hsync active pulse in a line. Can be configured in CONF state.
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: HSYNC_IDLE_POL
              description: It is the idle value of spi_hsync. Can be configured in CONF state.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_POSITION
              description: It is the position of spi_hsync active pulse in a line. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LCD_D_MODE
          description: LCD delay number
          addressOffset: 252
          size: 32
          fields:
            - name: D_DQS_MODE
              description: "the output spi_dqs is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: D_CD_MODE
              description: "the output spi_cd is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: D_DE_MODE
              description: "the output spi_de is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: D_HSYNC_MODE
              description: "the output spi_hsync is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: D_VSYNC_MODE
              description: "the output spi_vsync is delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: DE_IDLE_POL
              description: It is the idle value of spi_de.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: HS_BLANK_EN
              description: "1: The pulse of spi_hsync is out in vertical blanking lines in seg-trans or one trans. 0: spi_hsync pulse is valid only in active region lines in seg-trans."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_D_NUM
          description: LCD delay mode
          addressOffset: 256
          size: 32
          fields:
            - name: D_DQS_NUM
              description: "the output spi_dqs is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_CD_NUM
              description: "the output spi_cd is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: D_DE_NUM
              description: "the output spi_de is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: D_HSYNC_NUM
              description: "the output spi_hsync is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: D_VSYNC_NUM
              description: "the output spi_vsync is delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
      - register:
          name: REG_DATE
          description: SPI version control
          addressOffset: 1020
          size: 32
          resetValue: 26243648
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    baseAddress: 1061167104
    interrupt:
      - name: SPI1
        value: 32
    derivedFrom: SPI0
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    baseAddress: 1061306368
    interrupt:
      - name: SPI2
        value: 33
      - name: SPI2_DMA
        value: 57
    derivedFrom: SPI0
  - name: SPI3
    description: SPI (Serial Peripheral Interface) Controller 3
    baseAddress: 1061310464
    interrupt:
      - name: SPI3
        value: 34
      - name: SPI3_DMA
        value: 58
    derivedFrom: SPI0
  - name: SPI4
    description: SPI (Serial Peripheral Interface) Controller 4
    baseAddress: 1061384192
    interrupt:
      - name: SPI4_DMA
        value: 85
      - name: SPI4
        value: 86
    derivedFrom: SPI0
  - name: SYSCON
    description: SYSCON Peripheral
    groupName: SYSCON
    baseAddress: 1061314560
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    registers:
      - register:
          name: SYSCLK_CONF
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_320M_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: TICK_CONF
          addressOffset: 4
          size: 32
          resetValue: 67367
          fields:
            - name: XTAL_TICK_NUM
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CK8M_TICK_NUM
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TICK_ENABLE
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_OUT_EN
          addressOffset: 8
          size: 32
          resetValue: 2047
          fields:
            - name: CLK20_OEN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK22_OEN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK44_OEN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BB_OEN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK80_OEN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK160_OEN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_320M_OEN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_ADC_INF_OEN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_DAC_CPU_OEN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK40X_BB_OEN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_XTAL_OEN
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_INF_SEL
          addressOffset: 12
          size: 32
          fields:
            - name: PERI_IO_SWAP
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_MEM_PMS_LOCK
          addressOffset: 16
          size: 32
          fields:
            - name: EXT_MEM_PMS_LOCK
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FLASH_ACE0_ATTR
          addressOffset: 20
          size: 32
          resetValue: 7
          fields:
            - name: FLASH_ACE0_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: FLASH_ACE1_ATTR
          addressOffset: 24
          size: 32
          resetValue: 7
          fields:
            - name: FLASH_ACE1_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: FLASH_ACE2_ATTR
          addressOffset: 28
          size: 32
          resetValue: 7
          fields:
            - name: FLASH_ACE2_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: FLASH_ACE3_ATTR
          addressOffset: 32
          size: 32
          resetValue: 7
          fields:
            - name: FLASH_ACE3_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: FLASH_ACE0_ADDR
          addressOffset: 36
          size: 32
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE1_ADDR
          addressOffset: 40
          size: 32
          resetValue: 268435456
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE2_ADDR
          addressOffset: 44
          size: 32
          resetValue: 536870912
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE3_ADDR
          addressOffset: 48
          size: 32
          resetValue: 805306368
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE0_SIZE
          addressOffset: 52
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE0_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE1_SIZE
          addressOffset: 56
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE1_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE2_SIZE
          addressOffset: 60
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE2_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: FLASH_ACE3_SIZE
          addressOffset: 64
          size: 32
          resetValue: 4096
          fields:
            - name: FLASH_ACE3_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE0_ATTR
          addressOffset: 68
          size: 32
          resetValue: 7
          fields:
            - name: SRAM_ACE0_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: SRAM_ACE1_ATTR
          addressOffset: 72
          size: 32
          resetValue: 7
          fields:
            - name: SRAM_ACE1_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: SRAM_ACE2_ATTR
          addressOffset: 76
          size: 32
          resetValue: 7
          fields:
            - name: SRAM_ACE2_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: SRAM_ACE3_ATTR
          addressOffset: 80
          size: 32
          resetValue: 7
          fields:
            - name: SRAM_ACE3_ATTR
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: SRAM_ACE0_ADDR
          addressOffset: 84
          size: 32
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE1_ADDR
          addressOffset: 88
          size: 32
          resetValue: 268435456
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE2_ADDR
          addressOffset: 92
          size: 32
          resetValue: 536870912
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE3_ADDR
          addressOffset: 96
          size: 32
          resetValue: 805306368
          fields:
            - name: S
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SRAM_ACE0_SIZE
          addressOffset: 100
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE0_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE1_SIZE
          addressOffset: 104
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE1_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE2_SIZE
          addressOffset: 108
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE2_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SRAM_ACE3_SIZE
          addressOffset: 112
          size: 32
          resetValue: 4096
          fields:
            - name: SRAM_ACE3_SIZE
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_PMS_CTRL
          addressOffset: 116
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INT
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_REJECT_CLR
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_REJECT_CDE
              bitOffset: 2
              bitWidth: 5
              access: read-only
      - register:
          name: SPI_MEM_REJECT_ADDR
          addressOffset: 120
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SDIO_CTRL
          addressOffset: 124
          size: 32
          fields:
            - name: SDIO_WIN_ACCESS_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDCY_SIG0
          addressOffset: 128
          size: 32
          fields:
            - name: REDCY_SIG0
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_ANDOR
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: REDCY_SIG1
          addressOffset: 132
          size: 32
          fields:
            - name: REDCY_SIG1
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_NANDOR
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: WIFI_BB_CFG
          addressOffset: 136
          size: 32
          fields:
            - name: WIFI_BB_CFG
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG_2
          addressOffset: 140
          size: 32
          fields:
            - name: WIFI_BB_CFG_2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_CLK_EN
          addressOffset: 144
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_CLK_EN
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_RST_EN
          addressOffset: 148
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_RST
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FRONT_END_MEM_PD
          addressOffset: 152
          size: 32
          resetValue: 21
          fields:
            - name: AGC_MEM_FORCE_PU
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PU
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PD
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 1020
          size: 32
          resetValue: 26243088
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: SYSTEM
    description: System Configuration Registers
    groupName: SYSTEM
    baseAddress: 1061945344
    addressBlock:
      - offset: 0
        size: 148
        usage: registers
    registers:
      - register:
          name: ROM_CTRL_0
          description: System ROM configuration register 0
          addressOffset: 0
          size: 32
          resetValue: 3
          fields:
            - name: ROM_FO
              description: This field is used to force on clock gate of internal ROM.
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: ROM_CTRL_1
          description: System ROM configuration register 1
          addressOffset: 4
          size: 32
          resetValue: 12
          fields:
            - name: ROM_FORCE_PD
              description: This field is used to power down internal ROM.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ROM_FORCE_PU
              description: This field is used to power up internal ROM.
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: SRAM_CTRL_0
          description: System SRAM configuration register 0
          addressOffset: 8
          size: 32
          resetValue: 4194303
          fields:
            - name: SRAM_FO
              description: This field is used to force on clock gate of internal SRAM.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SRAM_CTRL_1
          description: System SRAM configuration register 1
          addressOffset: 12
          size: 32
          fields:
            - name: SRAM_FORCE_PD
              description: This field is used to power down internal SRAM.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: CPU_PERI_CLK_EN
          description: CPU peripheral clock enable register
          addressOffset: 16
          size: 32
          fields:
            - name: CLK_EN_DEDICATED_GPIO
              description: Set this bit to enable clock of DEDICATED GPIO module.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_RST_EN
          description: CPU peripheral reset register
          addressOffset: 20
          size: 32
          resetValue: 128
          fields:
            - name: RST_EN_DEDICATED_GPIO
              description: Set this bit to reset DEDICATED GPIO module.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PER_CONF
          description: CPU peripheral clock configuration register
          addressOffset: 24
          size: 32
          resetValue: 12
          fields:
            - name: CPUPERIOD_SEL
              description: This field is used to select the clock frequency of CPU or CPU period.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PLL_FREQ_SEL
              description: This field is used to select the PLL clock frequency based on CPU period.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CPU_WAIT_MODE_FORCE_ON
              description: "Set this bit to force on CPU wait mode. In this mode, the clock gate of CPU is turned off until any interrupts happen. This mode could also be force on via WAITI instruction."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: Sets the number of delay cycles to enter CPU wait mode after a WAITI instruction.
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: JTAG_CTRL_0
          description: JTAG configuration register 0
          addressOffset: 28
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0
              description: Stores the 0 to 31 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_1
          description: JTAG configuration register 1
          addressOffset: 32
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1
              description: Stores the 32 to 63 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_2
          description: JTAG configuration register 2
          addressOffset: 36
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2
              description: Stores the 64 to 95 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_3
          description: JTAG configuration register 3
          addressOffset: 40
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3
              description: Stores the 96 to 127 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_4
          description: JTAG configuration register 4
          addressOffset: 44
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4
              description: Stores the 128 to 159 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_5
          description: JTAG configuration register 5
          addressOffset: 48
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5
              description: Stores the 160 to 191 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_6
          description: JTAG configuration register 6
          addressOffset: 52
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6
              description: Stores the 192 to 223 bits of the 256 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: JTAG_CTRL_7
          description: JTAG configuration register 7
          addressOffset: 56
          size: 32
          fields:
            - name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7
              description: Stores the 0 to 224 bits of the 255 bits register used to cancel the temporary disable of eFuse to JTAG.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: MEM_PD_MASK
          description: Memory power-related controlling register (under low-sleep)
          addressOffset: 60
          size: 32
          resetValue: 1
          fields:
            - name: LSLP_MEM_PD_MASK
              description: Set this bit to allow the memory to work as usual when the chip enters the light-sleep state.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN0
          description: System peripheral clock (for hardware accelerators) enable register
          addressOffset: 64
          size: 32
          resetValue: 4190232687
          fields:
            - name: TIMERS_CLK_EN
              description: Set this bit to enable clock of timers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_CLK_EN
              description: Set this bit to enable clock of SPI0 and SPI1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_CLK_EN
              description: Set this bit to enable clock of UART0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_CLK_EN
              description: Set this bit to enable clock of WDG.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_CLK_EN
              description: Set this bit to enable clock of I2S0.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_CLK_EN
              description: Set this bit to enable clock of UART1.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_CLK_EN
              description: Set this bit to enable clock of SPI2.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_CLK_EN
              description: Set this bit to enable clock of I2C EXT0.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_CLK_EN
              description: Set this bit to enable clock of UHCI0.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_EN
              description: Set this bit to enable clock of remote controller.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_CLK_EN
              description: Set this bit to enable clock of pulse count.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_CLK_EN
              description: Set this bit to enable clock of LED PWM.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_CLK_EN
              description: Set this bit to enable clock of UHCI1.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_CLK_EN
              description: Set this bit to enable clock of timer group0.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_EN
              description: Set this bit to enable clock of eFuse.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_CLK_EN
              description: Set this bit to enable clock of timer group1.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_CLK_EN
              description: Set this bit to enable clock of SPI3.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_CLK_EN
              description: Set this bit to enable clock of PWM0.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_CLK_EN
              description: Set this bit to enable clock of I2C EXT1.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_CLK_EN
              description: Set this bit to enable clock of CAN.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_CLK_EN
              description: Set this bit to enable clock of PWM1.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_CLK_EN
              description: Set this bit to enable clock of I2S1.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_CLK_EN
              description: Set this bit to enable clock of SPI2 DMA.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_CLK_EN
              description: Set this bit to enable clock of USB.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_CLK_EN
              description: Set this bit to enable clock of UART memory.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_CLK_EN
              description: Set this bit to enable clock of PWM2.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_CLK_EN
              description: Set this bit to enable clock of PWM3.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_CLK_EN
              description: Set this bit to enable clock of SPI3 DMA.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_CLK_EN
              description: Set this bit to enable clock of SAR ADC.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_EN
              description: Set this bit to enable clock of system timer.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_CLK_EN
              description: Set this bit to enable clock of aribiter of ADC2.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_CLK_EN
              description: Set this bit to enable clock of SPI4.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN1
          description: System peripheral clock  (for hardware accelerators) enable register 1
          addressOffset: 68
          size: 32
          fields:
            - name: CRYPTO_AES_CLK_EN
              description: Set this bit to enable clock of cryptography AES.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_CLK_EN
              description: Set this bit to enable clock of cryptography SHA.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_CLK_EN
              description: Set this bit to enable clock of cryptography RSA.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_CLK_EN
              description: Set this bit to enable clock of cryptography Digital Signature.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_CLK_EN
              description: Set this bit to enable clock of cryptography HMAC.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DMA_CLK_EN
              description: Set this bit to enable clock of cryptography DMA.
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN0
          description: System peripheral (hardware accelerators) reset register 0
          addressOffset: 72
          size: 32
          fields:
            - name: TIMERS_RST
              description: Set this bit to reset timers.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI01_RST
              description: Set this bit to reset SPI0 and SPI1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_RST
              description: Set this bit to reset UART0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDG_RST
              description: Set this bit to reset WDG.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: I2S0_RST
              description: Set this bit to reset I2S0.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: UART1_RST
              description: Set this bit to reset UART1.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_RST
              description: Set this bit to reset SPI2.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_RST
              description: Set this bit to reset I2C EXT0.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UHCI0_RST
              description: Set this bit to reset UHCI0.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RMT_RST
              description: Set this bit to reset remote controller.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PCNT_RST
              description: Set this bit to reset pulse count.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_RST
              description: Set this bit to reset LED PWM.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UHCI1_RST
              description: Set this bit to reset UHCI1.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_RST
              description: Set this bit to reset timer group0.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EFUSE_RST
              description: Set this bit to reset eFuse.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP1_RST
              description: Set this bit to reset timer group1.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI3_RST
              description: Set this bit to reset SPI3.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PWM0_RST
              description: Set this bit to reset PWM0.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I2C_EXT1_RST
              description: Set this bit to reset I2C EXT1.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TWAI_RST
              description: Set this bit to reset CAN.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PWM1_RST
              description: Set this bit to reset PWM1.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_RST
              description: Set this bit to reset I2S1.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI2_DMA_RST
              description: Set this bit to reset SPI2 DMA.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: USB_RST
              description: Set this bit to reset USB.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: UART_MEM_RST
              description: Set this bit to reset UART memory.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PWM2_RST
              description: Set this bit to reset PWM2.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PWM3_RST
              description: Set this bit to reset PWM3.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI3_DMA_RST
              description: Set this bit to reset SPI3 DMA.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_RST
              description: Set this bit to reset SAR ADC.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_RST
              description: Set this bit to reset system timer.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_RST
              description: Set this bit to reset aribiter of ADC2.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI4_RST
              description: Set this bit to reset SPI4.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN1
          description: System peripheral (hardware accelerators) reset register 1
          addressOffset: 76
          size: 32
          resetValue: 126
          fields:
            - name: CRYPTO_AES_RST
              description: Set this bit to reset cryptography AES.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_RST
              description: Set this bit to reset cryptography SHA.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_RST
              description: Set this bit to reset cryptography RSA.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_RST
              description: Set this bit to reset cryptography digital signature.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_RST
              description: Set this bit to reset cryptography HMAC.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DMA_RST
              description: Set this bit to reset cryptography DMA.
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: LPCK_DIV_INT
          description: Low power clock divider integer register
          addressOffset: 80
          size: 32
          resetValue: 255
          fields:
            - name: LPCK_DIV_NUM
              description: This field is used to set the integer number of the divider value.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: BT_LPCK_DIV_FRAC
          description: Divider fraction configuration register for low-power clock
          addressOffset: 84
          size: 32
          resetValue: 33554432
          fields:
            - name: LPCLK_SEL_RTC_SLOW
              description: Set this bit to select RTC slow clock as the low power clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_8M
              description: Set this bit to select 8m clock as the low power clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL
              description: Set this bit to select xtal clock as the low power clock.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL32K
              description: Set this bit to select xtal32k clock as the low power clock.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LPCLK_RTC_EN
              description: Set this bit to enable the RTC low power clock.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: CPU interrupt controlling register 0
          addressOffset: 88
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: Set this bit to generate CPU interrupt 0. This bit needs to be reset by software in the ISR process.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: CPU interrupt controlling register 1
          addressOffset: 92
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: Set this bit to generate CPU interrupt 1. This bit needs to be reset by software in the ISR process.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: CPU interrupt controlling register 2
          addressOffset: 96
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: Set this bit to generate CPU interrupt 2. This bit needs to be reset by software in the ISR process.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: CPU interrupt controlling register 3
          addressOffset: 100
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: Set this bit to generate CPU interrupt 3. This bit needs to be reset by software in the ISR process.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: RSA memory remapping register
          addressOffset: 104
          size: 32
          resetValue: 1
          fields:
            - name: RSA_MEM_PD
              description: "Set this bit to power down RSA memory. This bit has the lowest priority. When Digital Signature occupies the RSA, this bit is invalid."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: Set this bit to force power up RSA memory. This bit has the second highest priority.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PD
              description: Set this bit to force power down RSA memory. This bit has the highest priority.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: BUSTOEXTMEM_ENA
          description: EDMA enable register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: BUSTOEXTMEM_ENA
              description: Set this bit to enable bus to EDMA.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CONTROL
          description: Cache control register
          addressOffset: 112
          size: 32
          resetValue: 3
          fields:
            - name: PRO_ICACHE_CLK_ON
              description: Set this bit to enable clock of i-cache.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_DCACHE_CLK_ON
              description: Set this bit to enable clock of d-cache.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_CACHE_RESET
              description: Set this bit to reset cache.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
          description: External memory encrypt and decrypt controlling register
          addressOffset: 116
          size: 32
          fields:
            - name: ENABLE_SPI_MANUAL_ENCRYPT
              description: Set this bit to enable Manual Encryption under SPI Boot mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_DB_ENCRYPT
              description: Set this bit to enable Auto Encryption under Download Boot mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: Set this bit to enable Auto Decryption under Download Boot mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: Set this bit to enable Manual Encryption under Download Boot mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_FASTMEM_CONFIG
          description: RTC fast memory configuration register
          addressOffset: 120
          size: 32
          resetValue: 2146435072
          fields:
            - name: RTC_MEM_CRC_START
              description: Set this bit to start the CRC of RTC memory.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RTC_MEM_CRC_ADDR
              description: This field is used to set address of RTC memory for CRC.
              bitOffset: 9
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_LEN
              description: This field is used to set length of RTC memory for CRC based on start address.
              bitOffset: 20
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_FINISH
              description: This bit stores the status of RTC memory CRC. High level means finished while low level means not finished.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RTC_FASTMEM_CRC
          description: RTC fast memory CRC controlling register
          addressOffset: 124
          size: 32
          fields:
            - name: RTC_MEM_CRC_RES
              description: This field stores the CRC result of RTC memory.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: Redundant_ECO_Ctrl
          description: Redundant ECO control register
          addressOffset: 128
          size: 32
          fields:
            - name: REDUNDANT_ECO_DRIVE
              description: The redundant ECO drive bit to avoid optimization in circuits.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDUNDANT_ECO_RESULT
              description: The redundant ECO result bit to avoid optimization in circuits.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: Clock gate control register
          addressOffset: 132
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Set this bit to enable clock of this module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_CTRL_2
          description: System SRAM configuration register 2
          addressOffset: 136
          size: 32
          resetValue: 4194303
          fields:
            - name: SRAM_FORCE_PU
              description: This field is used to power up internal SRAM.
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: SYSCLK_CONF
          description: SoC clock configuration register
          addressOffset: 140
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: "This field is used to set the count of prescaler of XTAL\\_CLK."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SOC_CLK_SEL
              description: This field is used to select SOC clock.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CLK_XTAL_FREQ
              description: This field is used to read XTAL frequency in MHz.
              bitOffset: 12
              bitWidth: 7
              access: read-only
            - name: CLK_DIV_EN
              description: "Not used, extends from ESP32."
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 4092
          size: 32
          resetValue: 26247200
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1061302272
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 71
      - name: SYSTIMER_TARGET1
        value: 72
      - name: SYSTIMER_TARGET2
        value: 73
    registers:
      - register:
          name: CONF
          description: Configure system timer clock
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_FO
              description: System timer clock force enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Register clock enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LOAD
          description: Load value to system timer
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_LOAD
              description: "Set this bit to 1, the value stored in SYSTIMER_TIMER_LOAD_HI and in\nSYSTIMER_TIMER_LOAD_LO will be loaded to system timer"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LOAD_HI
          description: High 32 bits to be loaded to system timer
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_LOAD_HI
              description: "The value to be loaded into system timer, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOAD_LO
          description: Low 32 bits to be loaded to system timer
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_LOAD_LO
              description: "The value to be loaded into system timer, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STEP
          description: System timer accumulation step
          addressOffset: 16
          size: 32
          resetValue: 1104
          fields:
            - name: TIMER_XTAL_STEP
              description: Set system timer increment step when using XTAL_CLK.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TIMER_PLL_STEP
              description: Set system timer increment step when using PLL_CLK
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: TARGET0_HI
          description: "System timer target 0, high 32 bits"
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: "System timer target 0, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_LO
          description: "System timer target 0, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: "System timer target 0, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: "System timer target 1, high 32 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: "System timer target 1, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_LO
          description: "System timer target 1, low 32 bits"
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: "System timer target 1, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: "System timer target 2, high 32 bits"
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: "System timer target 2, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_LO
          description: "System timer target 2, low 32 bits"
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: "System timer target 2, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: Configure work mode for system timer target 0
          addressOffset: 44
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: "Set alarm period for system timer target 0, only valid in periodic\nalarms mode."
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: "Set work mode for system timer target 0. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: System timer target 0 work enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: Configure work mode for system timer target 1
          addressOffset: 48
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: "Set alarm period for system timer target 1, only valid in periodic\nalarms mode."
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: "Set work mode for system timer target 1. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: System timer target 1 work enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: Configure work mode for system timer target 2
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: "Set alarm period for system timer target 2, only valid in periodic\nalarms mode."
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: "Set work mode for system timer target 2. 0: work in a timedelay alarm mode; 1: work in periodic alarms mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: System timer target 2 work enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: Read out system timer value
          addressOffset: 56
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: "Check if it is valid to read out timer value from registers. 0: Not\nready to read timer value from registers; 1: Ready to read timer value from registers"
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: Update system timer value to registers.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_VALUE_HI
          description: "System timer value, high 32 bits"
          addressOffset: 60
          size: 32
          fields:
            - name: TIMER_VALUE_HI
              description: "System timer value, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: "System timer value, low 32 bits"
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_VALUE_LO
              description: "System timer value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_ENA
          description: System timer interrupt enable
          addressOffset: 68
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: Interrupt enable bit of system timer target 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: Interrupt enable bit of system timer target 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: Interrupt enable bit of system timer target 2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: System timer interrupt raw
          addressOffset: 72
          size: 32
          fields:
            - name: INT0_RAW
              description: Interrupt raw bit of system timer target 0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INT1_RAW
              description: Interrupt raw bit of system timer target 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INT2_RAW
              description: Interrupt raw bit of system timer target 2.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: System timer interrupt clear
          addressOffset: 76
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: Interrupt clear bit of system timer target 0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: Interrupt clear bit of system timer target 1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: Interrupt clear bit of system timer target 2.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 25194848
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1061285888
    addressBlock:
      - offset: 0
        size: 180
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 15
      - name: TG0_T1_LEVEL
        value: 16
      - name: TG0_WDT_LEVEL
        value: 17
      - name: TG0_LACT_LEVEL
        value: 18
      - name: TG0_T0_EDGE
        value: 62
      - name: TG0_T1_EDGE
        value: 63
      - name: TG0_WDT_EDGE
        value: 64
      - name: TG0_LACT_EDGE
        value: 65
    registers:
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sCONFIG
          description: Timer %s configuration register
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: "When set, the alarm is enabled. This bit is automatically cleared once an alarm occurs."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEVEL_INT_EN
              description: "When set, an alarm will generate a level type interrupt."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EDGE_INT_EN
              description: "When set, an alarm will generate an edge type interrupt."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DIVIDER
              description: Timer %s clock (T%s_clk) prescaler value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: "When set, timer %s auto-reload at alarm is enabled."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: "When set, the timer %s time-base counter will increment every clock tick. When cleared, the timer %s time-base counter will decrement."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: "When set, the timer %s time-base counter is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLO
          description: "Timer %s current value, low 32 bits"
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter of timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sHI
          description: "Timer %s current value, high 32 bits"
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: "After writing to TIMG_T%sUPDATE_REG, the high 32 bits of the time-base counter of timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sUPDATE
          description: Write to copy current timer value to TIMG_T%sLO_REG or TIMGn_T%sHI_REG
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMLO
          description: "Timer %s alarm value, low 32 bits"
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: "Timer %s alarm trigger time-base counter value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMHI
          description: "Timer %s alarm value, high bits"
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: "Timer %s alarm trigger time-base counter value, high 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADLO
          description: "Timer %s reload value, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: Low 32 bits of the value that a reload will load onto timer %s time-base counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADHI
          description: "Timer %s reload value, high 32 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: High 32 bits of the value that a reload will load onto timer %s time-base counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOAD
          description: Write to reload timer from TIMG_T%sLOADLO_REG or TIMG_T%sLOADHI_REG
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value to trigger a timer %s time-base counter reload.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: Watchdog timer configuration register
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: Reserved.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: "When set, Flash boot protection is enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "System reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: "CPU reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_LEVEL_INT_EN
              description: "When set, a level type interrupt will occur at the timeout of a stage configured to generate an interrupt."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_EDGE_INT_EN
              description: "When set, an edge type interrupt will occur at the timeout of a stage configured to generate an interrupt."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: "When set, MWDT is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Watchdog timer prescaler register
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_CLK_PRESCALE
              description: MWDT clock prescaler value. MWDT clock period = 12.5 ns * TIMG_WDT_CLK_PRESCALE.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Watchdog timer stage 0 timeout value
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: "Stage 0 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Watchdog timer stage 1 timeout value
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: "Stage 1 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Watchdog timer stage 2 timeout value
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: "Stage 2 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: Watchdog timer stage 3 timeout value
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: "Stage 3 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: Write to feed the watchdog timer
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value to feed the MWDT.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: Watchdog write protect register
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: "If the register contains a different value than its reset value, write protection is enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: RTC calibration configuration register
          addressOffset: 104
          size: 32
          resetValue: 77824
          fields:
            - name: RTC_CALI_START_CYCLING
              description: "When set, periodic calibration is enabled."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK. 2: XTAL32K_CLK."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: Set this bit to mark the completion of calibration.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: "Calibration time, in cycles of the clock to be calibrated."
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: Set this bit to starts calibration.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: RTC calibration configuration register 1
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: Periodic calibration valid signal.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: "Calibration value when cycles of clock to be calibrated reach TIMG_RTC_CALI_MAX, in unit of XTAL_CLK clock cycles."
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: LACTCONFIG
          description: LACT configuration register
          addressOffset: 112
          size: 32
          resetValue: 1610621696
          fields:
            - name: LACT_USE_REFTICK
              description: Reserved.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LACT_RTC_ONLY
              description: Reserved.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LACT_CPST_EN
              description: Reserved.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LACT_LAC_EN
              description: Reserved.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LACT_ALARM_EN
              description: Reserved.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LACT_LEVEL_INT_EN
              description: Reserved.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LACT_EDGE_INT_EN
              description: Reserved.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LACT_DIVIDER
              description: Reserved.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: LACT_AUTORELOAD
              description: Reserved.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LACT_INCREASE
              description: Reserved.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LACT_EN
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LACTRTC
          description: LACT RTC register
          addressOffset: 116
          size: 32
          fields:
            - name: LACT_RTC_STEP_LEN
              description: Reserved.
              bitOffset: 6
              bitWidth: 26
              access: read-write
      - register:
          name: LACTLO
          description: LACT low register
          addressOffset: 120
          size: 32
          fields:
            - name: LACT_LO
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LACTHI
          description: LACT high register
          addressOffset: 124
          size: 32
          fields:
            - name: LACT_HI
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LACTUPDATE
          description: LACT update register
          addressOffset: 128
          size: 32
          fields:
            - name: LACT_UPDATE
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: LACTALARMLO
          description: LACT alarm low register
          addressOffset: 132
          size: 32
          fields:
            - name: LACT_ALARM_LO
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTALARMHI
          description: LACT alarm high register
          addressOffset: 136
          size: 32
          fields:
            - name: LACT_ALARM_HI
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOADLO
          description: LACT load low register
          addressOffset: 140
          size: 32
          fields:
            - name: LACT_LOAD_LO
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOADHI
          description: Timer LACT load high register
          addressOffset: 144
          size: 32
          fields:
            - name: LACT_LOAD_HI
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LACTLOAD
          description: Timer LACT load register
          addressOffset: 148
          size: 32
          fields:
            - name: LACT_LOAD
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: INT_ENA_TIMERS
          description: Interrupt enable bits
          addressOffset: 152
          size: 32
          fields:
            - name: T0_INT_ENA
              description: The interrupt enable bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: T1_INT_ENA
              description: The interrupt enable bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LACT_INT_ENA
              description: The interrupt enable bit for the TIMG_LACT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: Raw interrupt status
          addressOffset: 156
          size: 32
          fields:
            - name: T0_INT_RAW
              description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_RAW
              description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LACT_INT_RAW
              description: The raw interrupt status bit for the TIMG_LACT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          description: Masked interrupt status
          addressOffset: 160
          size: 32
          fields:
            - name: T0_INT_ST
              description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_ST
              description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LACT_INT_ST
              description: The masked interrupt status bit for the TIMG_LACT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: Interrupt clear bits
          addressOffset: 164
          size: 32
          fields:
            - name: T0_INT_CLR
              description: Set this bit to clear the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: T1_INT_CLR
              description: Set this bit to clear the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Set this bit to clear the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LACT_INT_CLR
              description: Set this bit to clear the TIMG_LACT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: Timer group calibration register
          addressOffset: 168
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: RTC calibration timeout indicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: Cycles that release calibration timeout reset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: TIMERS_DATE
          description: Version control register
          addressOffset: 248
          size: 32
          resetValue: 26243681
          fields:
            - name: TIMERS_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: Timer group clock gate register
          addressOffset: 252
          size: 32
          fields:
            - name: CLK_EN
              description: "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1061289984
    interrupt:
      - name: TG1_T0_LEVEL
        value: 19
      - name: TG1_T1_LEVEL
        value: 20
      - name: TG1_WDT_LEVEL
        value: 21
      - name: TG1_LACT_LEVEL
        value: 22
      - name: TG1_T0_EDGE
        value: 66
      - name: TG1_T1_EDGE
        value: 67
      - name: TG1_WDT_EDGE
        value: 68
      - name: TG1_LACT_EDGE
        value: 69
    derivedFrom: TIMG0
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1061335040
    addressBlock:
      - offset: 0
        size: 108
        usage: registers
    interrupt:
      - name: TWAI0
        value: 47
    registers:
      - register:
          name: MODE
          description: Mode Register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "This bit is used to configure the operating mode of the TWAI Controller. 1: Reset mode; 0: Operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_MODE
              description: "This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: Command Register
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQ
              description: Set the bit to 1 to allow the driving nodes start transmission.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: Set the bit to 1 to cancel a pending transmission request.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUF
              description: Set the bit to 1 to release the RX buffer.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLR_OVERRUN
              description: Set the bit to 1 to clear the data overrun status bit.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQ
              description: Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: Status register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_BUF_ST
              description: "1: The data in the RX buffer is not empty, with at least one received data packet."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN_ST
              description: "1: The RX FIFO is full and data overrun has occurred."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_BUF_ST
              description: "1: The TX buffer is empty, the CPU may write a message into it."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_COMPLETE
              description: "1: The TWAI controller has successfully received a packet from the bus."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RX_ST
              description: "1: The TWAI Controller is receiving a message from the bus."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_ST
              description: "1: The TWAI Controller is transmitting a message to the bus."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_ST
              description: "1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI_ERR_WARNING_LIMIT_REG."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_OFF_ST
              description: "1: In bus-off status, the TWAI Controller is no longer involved in bus activities."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS_ST
              description: "This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_INT_ST
              description: "Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_INT_ST
              description: "Transmit interrupt. If this bit is set to 1, it indicates the message transmitting mis- sion is finished and a new transmission is able to execute."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARN_INT_ST
              description: "Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0)."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OVERRUN_INT_ST
              description: "Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARB_LOST_INT_ST
              description: "Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt Enable Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_INT_ENA
              description: Set this bit to 1 to enable receive interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_INT_ENA
              description: Set this bit to 1 to enable transmit interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ERR_WARN_INT_ENA
              description: Set this bit to 1 to enable error warning interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OVERRUN_INT_ENA
              description: Set this bit to 1 to enable data overrun interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: Set this bit to 1 to enable error passive interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARB_LOST_INT_ENA
              description: Set this bit to 1 to enable arbitration lost interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: Set this bit to 1 to enable error interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMING_0
          description: Bus Timing Register 0
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: "Baud Rate Prescaler, determines the frequency dividing ratio."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: "Synchronization Jump Width (SJW), 1 \\verb+~+ 14 Tq wide."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bus Timing Register 1
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEG1
              description: The width of PBS1.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEG2
              description: The width of PBS2.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMP
              description: "The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: Arbitration Lost Capture Register
          addressOffset: 44
          size: 32
          fields:
            - name: ARB_LOST_CAP
              description: This register contains information about the bit position of lost arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: Error Code Capture Register
          addressOffset: 48
          size: 32
          fields:
            - name: ECC_SEGMENT
              description: "This register contains information about the location of errors, see Table 181 for details."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ECC_DIRECTION
              description: "This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ECC_TYPE
              description: "This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error"
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: Error Warning Limit Register
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: "Error warning threshold. In the case when any of a error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid)."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Receive Error Counter Register
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: "The RX error counter register, reflects value changes under reception status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Transmit Error Counter Register
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: "The TX error counter register, reflects value changes under transmission status."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0
          addressOffset: 64
          size: 32
          fields:
            - name: TX_BYTE_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, it stores the 0th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1
          addressOffset: 68
          size: 32
          fields:
            - name: TX_BYTE_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, it stores the 1st byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2
          addressOffset: 72
          size: 32
          fields:
            - name: TX_BYTE_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, it stores the 2nd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3
          addressOffset: 76
          size: 32
          fields:
            - name: TX_BYTE_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, it stores the 3rd byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4
          addressOffset: 80
          size: 32
          fields:
            - name: TX_BYTE_4
              description: "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, it stores the 4th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5
          addressOffset: 84
          size: 32
          fields:
            - name: TX_BYTE_5
              description: "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, it stores the 5th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6
          addressOffset: 88
          size: 32
          fields:
            - name: TX_BYTE_6
              description: "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, it stores the 6th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7
          addressOffset: 92
          size: 32
          fields:
            - name: TX_BYTE_7
              description: "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, it stores the 7th byte information of the data to be transmitted under operating mode."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8
          addressOffset: 96
          size: 32
          fields:
            - name: TX_BYTE_8
              description: Stored the 8th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9
          addressOffset: 100
          size: 32
          fields:
            - name: TX_BYTE_9
              description: Stored the 9th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10
          addressOffset: 104
          size: 32
          fields:
            - name: TX_BYTE_10
              description: Stored the 10th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11
          addressOffset: 108
          size: 32
          fields:
            - name: TX_BYTE_11
              description: Stored the 11th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12
          addressOffset: 112
          size: 32
          fields:
            - name: TX_BYTE_12
              description: Stored the 12th byte information of the data to be transmitted under operating mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_CNT
          description: Receive Message Counter Register
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: This register reflects the number of messages available within the RX FIFO.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock Divider register
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to configure frequency dividing coefficients of the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "This bit can be configured under reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin"
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1061158912
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    interrupt:
      - name: UART0
        value: 37
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver receives more data than what UART_RXFIFO_FULL_THRHD specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in TX FIFO is less than what UART_TXFIFO_EMPTY_THRHD specifies.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a data frame error.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver receives more data than the capacity of RX FIFO.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver takes more time than UART_RX_TOUT_THRHD to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver receives an XON character and UART_SW_FLOW_CON_EN is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver receives an XOFF character and UART_SW_FLOW_CON_EN is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_RAW
              description: "This interrupt raw bit turns to high level when the transmitter completes  sending  NULL characters, after all data in TX FIFO are sent."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when the transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when the transmitter has sent out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a parity error from the echo of the transmitter in RS485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects a data frame error from the echo of the transmitter in RS485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when a collision is detected between the transmitter and the receiver in RS485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when the receiver detects the configured UART_AT_CMD CHAR.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input RXD edge changes more times than what UART_ACTIVE_THRESHOLD specifies in Light-sleep mode.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for UART_RXFIFO_FULL_INT when UART_RXFIFO_FULL_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for UART_TXFIFO_EMPTY_INT when UART_TXFIFO_EMPTY_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for UART_PARITY_ERR_INT when UART_PARITY_ERR_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for UART_FRM_ERR_INT when UART_FRM_ERR_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for UART_RXFIFO_OVF_INT when UART_RXFIFO_OVF_INT_ENA is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for UART_DSR_CHG_INT when UART_DSR_CHG_INT_ENA is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for UART_CTS_CHG_INT when UART_CTS_CHG_INT_ENA is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for UART_BRK_DET_INT when UART_BRK_DET_INT_ENA is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for UART_RXFIFO_TOUT_INT when UART_RXFIFO_TOUT_INT_ENA is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for UART_SW_XON_INT when UART_SW_XON_INT_ENA is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for UART_SW_XOFF_INT when UART_SW_XOFF_INT_ENA is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for UART_GLITCH_DET_INT when UART_GLITCH_DET_INT_ENA is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for UART_TX_BRK_DONE_INT when UART_TX_BRK_DONE_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the status bit for UART_TX_BRK_IDLE_DONE_INT when UART_TX_BRK_IDLE_DONE_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for UART_TX_DONE_INT when UART_TX_DONE_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for UART_RS485_PARITY_ERR_INT when UART_RS485_PARITY_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for UART_RS485_FRM_ERR_INT when UART_RS485_FRM_ERR_INT_ENA is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for UART_RS485_CLASH_INT when UART_RS485_CLASH_INT_ENA is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for UART_AT_CMD_CHAR_DET_INT when UART_AT_CMD_CHAR_DET_INT_ENA is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for UART_WAKEUP_INT when UART_WAKEUP_INT_ENA is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for UART_RXFIFO_FULL_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for UART_TXFIFO_EMPTY_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for UART_PARITY_ERR_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for UART_FRM_ERR_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for UART_RXFIFO_OVF_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for UART_DSR_CHG_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for UART_CTS_CHG_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for UART_BRK_DET_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for UART_RXFIFO_TOUT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for UART_SW_XON_INT.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for UART_SW_XOFF_INT.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for UART_GLITCH_DET_INT.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for UART_TX_BRK_DONE_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for UART_TX_BRK_IDLE_DONE_INT.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for UART_TX_DONE_INT.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for UART_RS485_CLASH_INT.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for UART_AT_CMD_CHAR_DET_INT.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for UART_WAKEUP_INT.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear UART_THE RXFIFO_FULL_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear UART_TXFIFO_EMPTY_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear UART_PARITY_ERR_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear UART_FRM_ERR_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear UART_UART_RXFIFO_OVF_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear UART_DSR_CHG_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear UART_CTS_CHG_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear UART_BRK_DET_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear UART_RXFIFO_TOUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear UART_SW_XON_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear UART_SW_XOFF_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear UART_GLITCH_DET_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear UART_TX_BRK_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear UART_TX_BRK_IDLE_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear UART_TX_DONE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear UART_RS485_PARITY_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear UART_RS485_FRM_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear UART_RS485_CLASH_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear UART_AT_CMD_CHAR_DET_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear UART_WAKEUP_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divisor.
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: FRAG
              description: The fractional part of the frequency divisor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: AUTOBAUD
          description: Autobaud configuration register
          addressOffset: 24
          size: 32
          resetValue: 4096
          fields:
            - name: EN
              description: This is the enable bit for baud rate detection.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLITCH_FILT
              description: "When input pulse width is lower than this value, the pulse is ignored.\nThis register is used in autobaud detection."
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          fields:
            - name: RXFIFO_CNT
              description: Stores the number of valid data bytes in RX FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: DSRN
              description: This register represents the level of the internal UART DSR signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represents the level of the internal UART CTS signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represents the level of the internal UART RXD signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the number of data bytes in TX FIFO.
              bitOffset: 16
              bitWidth: 10
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal UART DTR signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal UART RTS signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the level of the internal UART TXD signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: Configuration register 0
          addressOffset: 32
          size: 32
          resetValue: 402653212
          fields:
            - name: PARITY
              description: "This register is used to configure the parity check mode.\n0: even. 1: odd."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable UART parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: "This register is used to set the length of data.\n0: 5 bits. 1: 6 bits. 2: 7 bits. 3: 8 bits."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: "This register is used to set the length of  stop bit.\n1: 1 bit. 2: 1.5 bits. 3: 2 bits."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software RTS signal which is used in software flow control.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software DTR signal which is used in software flow control.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enable the transmitter to send NULL characters when the process of sending data is done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1: The IrDA transmitter's 11th bit is the same as 10th bit. 0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of IrDA transmitter.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable UART loopback test mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for the transmitter.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the UART RX FIFO.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the UART TX FIFO.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to invert the level of UART RXD signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CTS_INV
              description: Set this bit to invert the level of UART CTS signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to invert the level of UART DSR signal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to invert the level of UART TXD signal.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to invert the level of UART RTS signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to invert the level of UART DTR signal.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1: Force clock on for registers. 0: Support clock only when application writes registers."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1: The receiver stops storing data into FIFO when data is wrong. 0: The receiver stores the data even if the  received data is wrong."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TICK_REF_ALWAYS_ON
              description: "This register is used to select the clock. \n1: APB_CLK. \n0: REF_TICK."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: "The signal to enable UART RAM clock gating.\n1: UART RAM powers on, the data of which can be read and written.\n0: UART RAM powers down."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 49248
          fields:
            - name: RXFIFO_FULL_THRHD
              description: An UART_RXFIFO_FULL_INT interrupt is generated when the receiver receives more data than this registers value.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: "An UART_TXFIFO_EMPTY_INT interrupt is generated when the number of data bytes in TX FIFO is less than this register's value."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RX_FLOW_EN
              description: "This is the flow enable bit for UART receiver.\n1: Choose software flow control with configuring sw_rts signal. 0: Disable software flow control."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_EN
              description: "This is the enable bit for UART receiver's timeout function."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 40
          size: 32
          resetValue: 1048575
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate detection.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 44
          size: 32
          resetValue: 1048575
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maximum duration time for the high level pulse. It is used in baud rate detection.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 48
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: "This register stores the count of RXD edge change.  It is used in baud rate detection. As baud rate registers UART_REG_LOWPULSE_MIN_CNT, UART_REG_HIGHPULSE_MIN_CNT, UART_REG_POSEDGE_MIN_CNT, and UART_REG_NEGEDGE_MIN_CNT always record the minimal value, UART_REG_RXD_EDGE_CNT indicates the statistic number of RXD edge to find out the minimal value for these baud rate registers."
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: FLOW_CONF
          description: Software flow control configuration
          addressOffset: 52
          size: 32
          fields:
            - name: SW_FLOW_CON_EN
              description: "Set this bit to enable software flow control. When UART receives flow control characters XON or XOFF, which can be configured by UART_XON_CHAR or UART_XOFF_CHAR respectively, UART_SW_XON_INT or UART_SW_XOFF_INT interrupts can be triggered if enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control characters from the received data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to force the transmitter to send data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the transmitter from sending data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send an XON character. This bit is cleared by hardware automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send an XOFF character. This bit is cleared by hardware automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF
          description: Sleep mode configuration
          addressOffset: 56
          size: 32
          resetValue: 240
          fields:
            - name: ACTIVE_THRESHOLD
              description: "The UART is activated from Light-sleep mode when the input RXD edge changes more times than this register's value."
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow control character configuration
          addressOffset: 60
          size: 32
          resetValue: 9952
          fields:
            - name: XOFF_THRESHOLD
              description: "When the number of data bytes in RX FIFO is more than this register's value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XOFF character."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the XOFF flow control character.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 8704
          fields:
            - name: XON_THRESHOLD
              description: "When the number of data bytes in RX FIFO is less than this register's value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XON character."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XON_CHAR
              description: This register stores the XON flow control character.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame end idle time configuration
          addressOffset: 68
          size: 32
          resetValue: 10748160
          fields:
            - name: RX_IDLE_THRHD
              description: "A frame end signal is generated when the receiver takes more time to receive one byte data than this register's value, in the unit of bit time (the time it takes to transfer one bit)."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: "This register is used to configure the duration time between transfers, in the unit of bit time (the time it takes to transfer one bit)."
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when UART_TXD_BRK is set to 1.
              bitOffset: 20
              bitWidth: 8
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 72
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose RS485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable the receiver could receive data when the transmitter is transmitting data in RS485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1: enable RS485 transmitter to send data when RS485 receiver line is busy. \n0: RS485 transmitter should not send data when its receiver is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 76
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: "This register is used to configure the idle duration time before the first AT_CMD is received by the receiver. \nIt will not take the next data received as AT_CMD character when the duration is less than this register's value."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: "This register is used to configure the duration time between the last AT_CMD and the next data.\nIt will not take the previous data as AT_CMD character when the duration is less than this register's value."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 84
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: "This register is used to configure the duration time between the AT_CMD characters.\nIt will not take the data as continuous AT_CMD characters when the duration time is less than this register's value."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence selection configuration
          addressOffset: 88
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of AT_CMD character.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the number of continuous AT_CMD characters received by the receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART threshold and allocation configuration
          addressOffset: 92
          size: 32
          resetValue: 655378
          fields:
            - name: RX_SIZE
              description: This register is used to configure the amount of RAM allocated for RX FIFO. The default number is 128 bytes.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: TX_SIZE
              description: This register is used to configure the amount of RAM allocated for TX FIFO. The default number is 128 bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data bytes that can be received  when hardware flow control works.
              bitOffset: 7
              bitWidth: 9
              access: read-write
            - name: RX_TOUT_THRHD
              description: "This register is used to configure the threshold time that the receiver takes to receive one byte, in the unit of bit time (the time it takes to transfer one bit).\nThe UART_RXFIFO_TOUT_INT interrupt will be triggered when the receiver takes more time to receive one byte with UART RX_TOUT_EN set to 1."
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART RAM.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART RAM.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: TX FIFO write and read offset address
          addressOffset: 96
          size: 32
          fields:
            - name: APB_TX_WADDR
              description: This register stores the offset address in TX FIFO when software writes TX FIFO via APB.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: TX_RADDR
              description: This register stores the offset address in TX FIFO when TX FSM reads data via Tx_FIFO_Ctrl.
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: RX FIFO write and read offset address
          addressOffset: 100
          size: 32
          fields:
            - name: APB_RX_RADDR
              description: This register stores the offset address in RX_FIFO when software reads data from RX FIFO via APB.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: RX_WADDR
              description: This register stores the offset address in RX FIFO when Rx_FIFO_Ctrl writes RX FIFO.
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmitter and receiver status
          addressOffset: 104
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of the receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of the transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 108
          size: 32
          resetValue: 1048575
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in baud rate detection.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 112
          size: 32
          resetValue: 1048575
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in baud rate detection.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DATE
          description: UART version control register
          addressOffset: 116
          size: 32
          resetValue: 403187712
          fields:
            - name: DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 120
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              description: This register is used to configure the UART_ID.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1061224448
    interrupt:
      - name: UART1
        value: 38
      - name: UART2
        value: 39
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1061240832
    addressBlock:
      - offset: 0
        size: 188
        usage: registers
    interrupt:
      - name: UHCI0
        value: 13
      - name: UHCI1
        value: 14
    registers:
      - register:
          name: CONF0
          description: UHCI configuration register
          addressOffset: 0
          size: 32
          resetValue: 3604736
          fields:
            - name: IN_RST
              description: Set this bit to reset in DMA FSM.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_RST
              description: Set this bit to reset out DMA FSM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBM_FIFO_RST
              description: Set this bit to reset AHB interface cmdFIFO of DMA.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHBM_RST
              description: Set this bit to reset AHB interface of DMA.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_LOOP_TEST
              description: Reserved.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_LOOP_TEST
              description: Reserved.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_AUTO_WRBACK
              description: Set this bit to enable automatic outlink writeback when all the data in TX FIFO has been transmitted.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_NO_RESTART_CLR
              description: Reserved.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE
              description: "This register is used to specify the generation mode of UHCI_OUT_EOF_INT interrupt. \n1: When DMA has popped all data from FIFO.\n0: When AHB has pushed all data to FIFO."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART0_CE
              description: Set this bit to link up UHCI and UART0.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: UART1_CE
              description: Set this bit to link up UHCI and UART1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN
              description: "This register is used to specify DMA transmit descriptor transfer mode.\n1: burst mode.\n0: byte mode."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: INDSCR_BURST_EN
              description: "This register is used to specify DMA receive descriptor transfer mode.\n1: burst mode.\n0: byte mode."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MEM_TRANS_EN
              description: "1: UHCI transmitted data would be write back into DMA INFIFO."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SEPER_EN
              description: Set this bit to separate the data frame using a special character.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to encode the data packet with a formatting header.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: Set this bit to enable UHCI to receive the 16 bit CRC.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: "If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: "If this bit is set to 1, UHCI decoder stops receiving payload data when the number of received data bytes has reached the specified value. \nThe value is payload length indicated by UCHI packet header when UHCI_HEAD_EN is 1 or the value is a configuration value when UHCI_HEAD_EN is 0. \nIf this bit is set to 0, UHCI decoder stops receiving payload data  upon receiving 0xC0."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to the end of the payload.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1: Force clock on for registers. 0: Support clock only when application writes registers."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: "If this bit is set to 1, UHCI stops receiving payload data when a NULL frame is received by UART."
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: This is the interrupt raw bit for UHCI_RX_START_INT interrupt. The interrupt is triggered when a separator has been sent.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_RAW
              description: This is the interrupt raw bit for UHCI_TX_START_INT  interrupt. The interrupt is triggered when DMA detects a separator.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: This is the interrupt raw bit for UHCI_RX_HUNG_INT interrupt. The interrupt is triggered when DMA takes more time to receive data than the configure value.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: This is the interrupt raw bit for UHCI_TX_HUNG_INT  interrupt. The interrupt is triggered when DMA takes more time to read data from RAM than the configured value.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_RAW
              description: This is the interrupt raw bit for UHCI_IN_DONE_INT  interrupt. The interrupt is triggered when an receive descriptor is completed.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_RAW
              description: This is the interrupt raw bit for UHCI_IN_SUC_EOF_INT interrupt. The interrupt is triggered when a data packet has been received successfully.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_RAW
              description: This is the interrupt raw bit for UHCI_IN_ERR_EOF_INT interrupt. The interrupt is triggered when there are some errors in EOF in the receive descriptor.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_RAW
              description: This is the interrupt raw bit for UHCI_OUT_DONE_INT interrupt. The interrupt is triggered when an transmit descriptor is completed.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_RAW
              description: "This is the interrupt raw bit for UHCI_OUT_EOF_INT interrupt. The interrupt is triggered when the current descriptor's EOF bit is 1."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_RAW
              description: This is the interrupt raw bit for UHCI_IN_DSCR_ERR_INT interrupt. The interrupt is triggered when there are some errors in the receive descriptor.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_RAW
              description: This is the interrupt raw bit for UHCI_OUT_DSCR_ERR_INT interrupt. The interrupt is triggered when there are some errors in the transmit descriptor.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_RAW
              description: This is the interrupt raw bit for UHCI_IN_DSCR_EMPTY_INT interrupt. The interrupt is triggered when there are not enough inlinks for DMA.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_RAW
              description: This is the interrupt raw bit for UHCI_OUTLINK_EOF_ERR_INT interrupt. The interrupt is triggered when there are some errors in EOF in the transmit descriptor.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_RAW
              description: This is the interrupt raw bit for UHCI_OUT_TOTAL_EOF_INT interrupt. The interrupt is triggered when all data in the last buffer address has been sent out.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_RAW
              description: This is the interrupt raw bit for UHCI_SEND_S_REG_Q_INT interrupt. The interrupt is triggered when DMA has sent out a short packet using single_send mode.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_RAW
              description: This is the interrupt raw bit for UHCI_SEND_A_REG_Q_INT interrupt. The interrupt is triggered when DMA has sent out a short packet using always_send mode.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL_WM_INT_RAW
              description: This is the interrupt raw bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt. The interrupt is triggered when the number of data bytes in DMA RX FIFO has reached the configured threshold value.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              description: This is the masked interrupt bit for UHCI_RX_START_INT interrupt when UHCI_RX_START_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              description: This is the masked interrupt bit for UHCI_TX_START_INT interrupt when UHCI_TX_START_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt when UHCI_RX_HUNG_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt when UHCI_TX_HUNG_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: IN_DONE_INT_ST
              description: This is the masked interrupt bit for UHCI_IN_DONE_INT interrupt when UHCI_IN_DONE_INT_ENA is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_INT_ST
              description: This is the masked interrupt bit for UHCI_IN_SUC_EOF_INT interrupt when UHCI_IN_SUC_EOF_INT_ENA is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_INT_ST
              description: This is the masked interrupt bit for UHCI_IN_ERR_EOF_INT interrupt when UHCI_IN_ERR_EOF_INT_ENA is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_DONE_INT_ST
              description: This is the masked interrupt bit for UHCI_OUT_DONE_INT interrupt when UHCI_OUT_DONE_INT_ENA is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              description: This is the masked interrupt bit for UHCI_OUT_EOF_INT interrupt when UHCI_OUT_EOF_INT_ENA is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_INT_ST
              description: This is the masked interrupt bit for UHCI_IN_DSCR_ERR_INT interrupt when UHCI_IN_DSCR_ERR_INT is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_INT_ST
              description: This is the masked interrupt bit for UHCI_OUT_DSCR_ERR_INT interrupt when UHCI_OUT_DSCR_ERR_INT_ENA is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_INT_ST
              description: This is the masked interrupt bit for UHCI_IN_DSCR_EMPTY_INT interrupt when UHCI_IN_DSCR_EMPTY_INT_ENA is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              description: This is the masked interrupt bit for  UHCI_OUTLINK_EOF_ERR_INT interrupt when UHCI_OUTLINK_EOF_ERR_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_INT_ST
              description: This is the masked interrupt bit for  UHCI_OUT_TOTAL_EOF_INT interrupt when UHCI_OUT_TOTAL_EOF_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_ST
              description: This is the masked interrupt bit for  UHCI_SEND_S_REG_Q_INT interrupt when UHCI_SEND_S_REG_Q_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_ST
              description: This is the masked interrupt bit for UHCI_SEND_A_REG_Q_INT interrupt when UHCI_SEND_A_REG_Q_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL_WM_INT_ST
              description: This is the masked interrupt bit for UHCI_DMA_INFIFO_FULL_WM_INT INTERRUPT when UHCI_DMA_INFIFO_FULL_WM_INT_ENA is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              description: This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              description: This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_DONE_INT_ENA
              description: This is the interrupt enable bit for UHCI_IN_DONE_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_INT_ENA
              description: This is the interrupt enable bit for UHCI_IN_SUC_EOF_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_INT_ENA
              description: This is the interrupt enable bit for UHCI_IN_ERR_EOF_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUT_DONE_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUT_DONE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUT_EOF_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_INT_ENA
              description: This is the interrupt enable bit for UHCI_IN_DSCR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_INT_ENA
              description: This is the interrupt enable bit for UHCI_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_INT_ENA
              description: This is the interrupt enable bit for UHCI_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_ENA
              description: This is the interrupt enable bit for UHCI_SEND_S_REG_Q_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_ENA
              description: This is the interrupt enable bit for UHCI_SEND_A_REG_Q_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DMA_INFIFO_FULL_WM_INT_ENA
              description: This is the interrupt enable bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              description: Set this bit to clear UHCI_RX_START_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              description: Set this bit to clear UHCI_TX_START_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear UHCI_RX_HUNG_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear UHCI_TX_HUNG_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: IN_DONE_INT_CLR
              description: Set this bit to clear UHCI_IN_DONE_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_INT_CLR
              description: Set this bit to clear UHCI_IN_SUC_EOF_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_INT_CLR
              description: Set this bit to clear UHCI_IN_ERR_EOF_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUT_DONE_INT_CLR
              description: Set this bit to clear UHCI_OUT_DONE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_INT_CLR
              description: Set this bit to clear UHCI_OUT_EOF_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_INT_CLR
              description: Set this bit to clear UHCI_IN_DSCR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_INT_CLR
              description: Set this bit to clear UHCI_OUT_DSCR_ERR_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_INT_CLR
              description: Set this bit to clear UHCI_IN_DSCR_EMPTY_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              description: Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_INT_CLR
              description: Set this bit to clear UHCI_OUT_TOTAL_EOF_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEND_S_REG_Q_INT_CLR
              description: Set this bit to clear UHCI_SEND_S_REG_Q_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SEND_A_REG_Q_INT_CLR
              description: Set this bit to clear UHCI_SEND_A_REG_Q_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: DMA_INFIFO_FULL_WM_INT_CLR
              description: Set this bit to clear UHCI_DMA_INFIFO_FULL_WM_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_OUT_STATUS
          description: DMA data-output status register
          addressOffset: 20
          size: 32
          resetValue: 2
          fields:
            - name: OUT_FULL
              description: "1: DMA TX FIFO is full."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EMPTY
              description: "1: DMA TX FIFO is empty."
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_OUT_PUSH
          description: Push control register of TX FIFO
          addressOffset: 24
          size: 32
          fields:
            - name: OUTFIFO_WDATA
              description: This is the data that need to be pushed into TX FIFO.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: OUTFIFO_PUSH
              description: Set this bit to push data into TX FIFO.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_IN_STATUS
          description: UHCI data-input status register
          addressOffset: 28
          size: 32
          resetValue: 2
          fields:
            - name: IN_FULL
              description: Data-input FIFO full signal.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_EMPTY
              description: Data-input FIFO empty signal.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_ERR_CAUSE
              description: "This register indicates the error type when DMA has received a packet with error.\n3'b001: Checksum error in the HCI packet; \n3'b010: Sequence number error in the HCI packet;\n3'b011: CRC bit error in the HCI packet;\n3'b100: 0xC0 is found but the received HCI packet is not end;\n3'b101: 0xC0 is not found when the HCI packet has been received;\n3'b110: CRC check error."
              bitOffset: 4
              bitWidth: 3
              access: read-only
      - register:
          name: DMA_IN_POP
          description: Pop control register of RX FIFO
          addressOffset: 32
          size: 32
          fields:
            - name: INFIFO_RDATA
              description: This register stores the data popping from RX FIFO.
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: INFIFO_POP
              description: Set this bit to pop data from  RX FIFO.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_OUT_LINK
          description: Link descriptor address and control
          addressOffset: 36
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: "This register is used to specify the least significant 20 bits of the first transmit descriptor's address."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: OUTLINK_STOP
              description: Set this bit to stop dealing with the transmit descriptor.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START
              description: Set this bit to start a new transmit descriptor.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART
              description: Set this bit to restart the transmit descriptor from the last address.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK
              description: "1: the transmit descriptor's FSM is in idle state.\n0: the transmit descriptor's FSM is working."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_IN_LINK
          description: Link descriptor address and control
          addressOffset: 40
          size: 32
          resetValue: 1048576
          fields:
            - name: INLINK_ADDR
              description: "This register is used to specify the least significant 20 bits of the first receive descriptor's address."
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: INLINK_AUTO_RET
              description: "This is the enable bit to return to current receive descriptor's address, when there are some errors in current packet."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP
              description: Set this bit to stop dealing with the receive descriptors.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: INLINK_START
              description: Set this bit to start dealing with the receive descriptors.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART
              description: Set this bit to restart new receive descriptors.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK
              description: "1: the receive descriptor's FSM is in idle state.\n0: the receive descriptor's FSM is working."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF1
          description: UHCI configuration register
          addressOffset: 44
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: This is the enable bit to check header checksum when UHCI receives a data packet.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: This is the enable bit to check sequence number when UHCI receives a data packet.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: Set this bit to support CRC calculation. Data Integrity check present bit in UHCI packet frame should be 1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: Set this bit to save the packet header when UHCI receives a data packet.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: Set this bit to encode the data packet with a checksum.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: Set this bit to encode the data packet with an acknowledgement when a reliable packet is to be transmit.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CHECK_OWNER
              description: "1: Check the link list descriptor when link list owner is DMA controller; 0: Always check link list descriptor."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: The UHCI encoder will jump to ST_SW_WAIT status if this register is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: "If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DMA_INFIFO_FULL_THRS
              description: This field is used to generate the UHCI_DMA_INFIFO_FULL_WM_INT interrupt when the counter value of DMA RX FIFO exceeds the value of the register.
              bitOffset: 9
              bitWidth: 12
              access: read-write
      - register:
          name: STATE0
          description: UHCI decoder status register
          addressOffset: 48
          size: 32
          fields:
            - name: INLINK_DSCR_ADDR
              description: "This register stores the current receive descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE
              description: Reserved.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE
              description: Reserved.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: INFIFO_CNT_DEBUG
              description: This register stores the number of data bytes in RX FIFO.
              bitOffset: 23
              bitWidth: 5
              access: read-only
            - name: DECODE_STATE
              description: UHCI decoder status.
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: STATE1
          description: UHCI encoder status register
          addressOffset: 52
          size: 32
          fields:
            - name: OUTLINK_DSCR_ADDR
              description: "This register stores the current transmit descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE
              description: Reserved.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE
              description: Reserved.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: OUTFIFO_CNT
              description: This register stores the number of data bytes in TX FIFO.
              bitOffset: 23
              bitWidth: 5
              access: read-only
            - name: ENCODE_STATE
              description: UHCI encoder status.
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: DMA_OUT_EOF_DES_ADDR
          description: Outlink descriptor address when EOF occurs
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR
              description: This register stores the address of the transmit descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_SUC_EOF_DES_ADDR
          description: Inlink descriptor address when EOF occurs
          addressOffset: 60
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR
              description: This register stores the address of the receive descriptor when received successful EOF.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_ERR_EOF_DES_ADDR
          description: Inlink descriptor address when errors occur
          addressOffset: 64
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR
              description: This register stores the address of the receive descriptor when there are some errors in this descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_EOF_BFR_DES_ADDR
          description: Outlink descriptor address before the last transmit descriptor
          addressOffset: 68
          size: 32
          fields:
            - name: OUT_EOF_BFR_DES_ADDR
              description: This register stores the address of the transmit descriptor before the last transmit descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AHB_TEST
          description: AHB test register
          addressOffset: 72
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: Reserved.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: Reserved.
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: DMA_IN_DSCR
          description: The third word of the next receive descriptor
          addressOffset: 76
          size: 32
          fields:
            - name: INLINK_DSCR
              description: This register stores the third word of the next receive descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_IN_DSCR_BF0
          description: The third word of current receive descriptor
          addressOffset: 80
          size: 32
          fields:
            - name: INLINK_DSCR_BF0
              description: This register stores the third word of the current receive descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_DSCR
          description: The third word of the next transmit descriptor
          addressOffset: 88
          size: 32
          fields:
            - name: OUTLINK_DSCR
              description: This register stores the third word of the next transmit descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DMA_OUT_DSCR_BF0
          description: The third word of current transmit descriptor
          addressOffset: 92
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0
              description: This register stores the third word of the current transmit descriptor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: ESCAPE_CONF
          description: Escape character configuration
          addressOffset: 100
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: Set this bit to decode character 0xC0 when DMA receives data.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: Set this bit to decode character 0xDB when DMA receives data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: Set this bit to decode flow control character 0x11 when DMA receives data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: Set this bit to decode flow control character 0x13 when DMA receives data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: Set this bit to replace 0xC0 by special characters when DMA sends data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: Set this bit to replace 0xDB by special characters when DMA sends data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: Set this bit to replace flow control character 0x11 by special characters when DMA sends data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: Set this bit to replace flow control character 0x13 by special characters when DMA sends data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          description: Timeout configuration
          addressOffset: 104
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: This register stores the timeout value. UHCI produce the UHCI_TX_HUNG_INT interrupt when DMA takes more time to receive data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: This register is used to configure the maximum tick count.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: This is the enable bit for TX FIFO receive timeout.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: This register stores the timeout value. UHCI produce the UHCI_RX_HUNG_INT interrupt when DMA takes more time to read data from RAM.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: This register is used to configure the maximum tick count.
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: This is the enable bit for DMA send timeout.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: RX_HEAD
          description: UHCI packet header register
          addressOffset: 112
          size: 32
          fields:
            - name: RX_HEAD
              description: This register stores the header of the current received packet.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          description: UHCI quick_sent configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: This register is used to specify the single_send mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: Set this bit to enable single_send mode to send short packets.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ALWAYS_SEND_NUM
              description: This register is used to specify the always_send mode.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: Set this bit to enable always_send mode to send short packets.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: Q0_WORD0
          description: Q0_WORD0 quick_sent register
          addressOffset: 120
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q0_WORD1
          description: Q0_WORD1 quick_sent register
          addressOffset: 124
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q1_WORD0
          description: Q1_WORD0 quick_sent register
          addressOffset: 128
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q1_WORD1
          description: Q1_WORD1 quick_sent register
          addressOffset: 132
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q2_WORD0
          description: Q2_WORD0 quick_sent register
          addressOffset: 136
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q2_WORD1
          description: Q2_WORD1 quick_sent register
          addressOffset: 140
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q3_WORD0
          description: Q3_WORD0 quick_sent register
          addressOffset: 144
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q3_WORD1
          description: Q3_WORD1 quick_sent register
          addressOffset: 148
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q4_WORD0
          description: Q4_WORD0 quick_sent register
          addressOffset: 152
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q4_WORD1
          description: Q4_WORD1 quick_sent register
          addressOffset: 156
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q5_WORD0
          description: Q5_WORD0 quick_sent register
          addressOffset: 160
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q5_WORD1
          description: Q5_WORD1 quick_sent register
          addressOffset: 164
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q6_WORD0
          description: Q6_WORD0 quick_sent register
          addressOffset: 168
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: Q6_WORD1
          description: Q6_WORD1 quick_sent register
          addressOffset: 172
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: This register is used as a quick_sent register when mode is specified by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          description: Escape sequence configuration register 0
          addressOffset: 176
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: This register is used to define separators to encode data packets. The default value is 0xC0.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: This register is used to define the second character of SLIP escape sequence. The default value is 0xDC.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          description: Escape sequence configuration register 1
          addressOffset: 180
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: This register is used to define a character that need to be encoded. The default value is 0xDB that used as the first character of SLIP escape sequence.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: This register is used to define the second character of SLIP escape sequence. The default value is 0xDD.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          description: Escape sequence configuration register 2
          addressOffset: 184
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: This register is used to define a character that need to be encoded. The default value is 0x11 that used as a flow control character.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: This register is used to define the second character of SLIP escape sequence. The default value is 0xDE.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          description: Escape sequence configuration register 3
          addressOffset: 188
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: This register is used to define a character that need to be decoded. The default value is 0x13 that used as a flow control character.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: This register is used to define the first character of SLIP escape sequence. The default value is 0xDB.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: This register is used to define the second character of SLIP escape sequence. The default value is 0xDF.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          description: Configure register for packet length
          addressOffset: 192
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: This register is used to configure the maximum value of the packet length when UHCI_HEAD_EN is 0.
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          description: UHCI version  control register
          addressOffset: 252
          size: 32
          resetValue: 403124225
          fields:
            - name: DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: USB0
    description: USB OTG (On-The-Go)
    groupName: USB
    baseAddress: 1611137024
    addressBlock:
      - offset: 0
        size: 672
        usage: registers
    interrupt:
      - name: USB
        value: 48
    registers:
      - register:
          name: GOTGCTL
          addressOffset: 0
          size: 32
          fields:
            - name: SESREQSCS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SESREQ
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: VBVALIDOVEN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VBVALIDOVVAL
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AVALIDOVEN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: AVALIDOVVAL
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BVALIDOVEN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BVALIDOVVAL
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: HSTNEGSCS
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: HNPREQ
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HSTSETHNPEN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DEVHNPEN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EHEN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DBNCEFLTRBYPASS
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CONIDSTS
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DBNCTIME
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ASESVLD
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: BSESVLD
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OTGVER
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CURMOD
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: GOTGINT
          addressOffset: 4
          size: 32
          fields:
            - name: SESENDDET
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SESREQSUCSTSCHNG
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HSTNEGSUCSTSCHNG
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: HSTNEGDET
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ADEVTOUTCHG
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DBNCEDONE
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: GAHBCFG
          addressOffset: 8
          size: 32
          fields:
            - name: GLBLLNTRMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HBSTLEN
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: DMAEN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NPTXFEMPLVL
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PTXFEMPLVL
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REMMEMSUPP
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: NOTIALLDMAWRIT
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AHBSINGLE
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INVDESCENDIANESS
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: GUSBCFG
          addressOffset: 12
          size: 32
          resetValue: 5184
          fields:
            - name: TOUTCAL
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: PHYIF
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ULPI_UTMI_SEL
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: FSINTF
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PHYSEL
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SRPCAP
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: HNPCAP
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USBTRDTIM
              bitOffset: 10
              bitWidth: 4
              access: read-write
            - name: TERMSELDLPULSE
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXENDDELAY
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FORCEHSTMODE
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FORCEDEVMODE
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CORRUPTTXPKT
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GRSTCTL
          addressOffset: 16
          size: 32
          fields:
            - name: CSFTRST
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PIUFSSFTRST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRMCNTRRST
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RXFFLSH
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TXFFLSH
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TXFNUM
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: DMAREQ
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: AHBIDLE
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GINTSTS
          addressOffset: 20
          size: 32
          fields:
            - name: CURMOD_INT
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: MODEMIS
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OTGINT
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SOF
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFLVI
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: NPTXFEMP
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: GINNAKEFF
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GOUTNAKEFF
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ERLYSUSP
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USBSUSP
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USBRST
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ENUMDONE
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ISOOUTDROP
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EOPF
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMIS
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IEPINT
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OEPINT
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: INCOMPISOIN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INCOMPIP
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FETSUSP
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RESETDET
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PRTLNT
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: HCHLNT
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: PTXFEMP
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CONIDSTSCHNG
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DISCONNINT
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SESSREQINT
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WKUPINT
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GINTMSK
          addressOffset: 24
          size: 32
          fields:
            - name: MODEMISMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OTGINTMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SOFMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFLVIMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: NPTXFEMPMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GINNAKEFFMSK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GOUTNACKEFFMSK
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ERLYSUSPMSK
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: USBSUSPMSK
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: USBRSTMSK
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ENUMDONEMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ISOOUTDROPMSK
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EOPFMSK
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMISMSK
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: IEPINTMSK
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OEPINTMSK
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: INCOMPISOINMSK
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INCOMPIPMSK
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FETSUSPMSK
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RESETDETMSK
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PRTLNTMSK
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HCHINTMSK
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PTXFEMPMSK
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CONIDSTSCHNGMSK
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DISCONNINTMSK
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SESSREQINTMSK
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WKUPINTMSK
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: GRXSTSR
          addressOffset: 28
          size: 32
          fields:
            - name: G_CHNUM
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: G_BCNT
              bitOffset: 4
              bitWidth: 11
              access: read-only
            - name: G_DPID
              bitOffset: 15
              bitWidth: 2
              access: read-only
            - name: G_PKTSTS
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: G_FN
              bitOffset: 21
              bitWidth: 4
              access: read-only
      - register:
          name: GRXSTSP
          addressOffset: 32
          size: 32
          fields:
            - name: CHNUM
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: BCNT
              bitOffset: 4
              bitWidth: 11
              access: read-only
            - name: DPID
              bitOffset: 15
              bitWidth: 2
              access: read-only
            - name: PKTSTS
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: FN
              bitOffset: 21
              bitWidth: 4
              access: read-only
      - register:
          name: GRXFSIZ
          addressOffset: 36
          size: 32
          resetValue: 256
          fields:
            - name: RXFDEP
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GNPTXFSIZ
          addressOffset: 40
          size: 32
          resetValue: 16777472
          fields:
            - name: NPTXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: NPTXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: GNPTXSTS
          addressOffset: 44
          size: 32
          resetValue: 262400
          fields:
            - name: NPTXFSPCAVAIL
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: NPTXQSPCAVAIL
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: NPTXQTOP
              bitOffset: 24
              bitWidth: 7
              access: read-only
      - register:
          name: GSNPSID
          addressOffset: 64
          size: 32
          resetValue: 1330921482
          fields:
            - name: SYNOPSYSID
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GHWCFG1
          addressOffset: 68
          size: 32
          fields:
            - name: EPDIR
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GHWCFG2
          addressOffset: 72
          size: 32
          resetValue: 575527216
          fields:
            - name: OTGMODE
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: OTGARCH
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: SINGPNT
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: HSPHYTYPE
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: FSPHYTYPE
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: NUMDEVEPS
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: NUMHSTCHNL
              bitOffset: 14
              bitWidth: 4
              access: read-only
            - name: PERIOSUPPORT
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DYNFIFOSIZING
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MULTIPROCINTRPT
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: NPTXQDEPTH
              bitOffset: 22
              bitWidth: 2
              access: read-only
            - name: PTXQDEPTH
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: TKNQDEPTH
              bitOffset: 26
              bitWidth: 5
              access: read-only
            - name: OTG_ENABLE_IC_USB
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GHWCFG3
          addressOffset: 76
          size: 32
          resetValue: 16778421
          fields:
            - name: XFERSIZEWIDTH
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: PKTSIZEWIDTH
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: OTGEN
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: I2CINTSEL
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: VNDCTLSUPT
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OPTFEATURE
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RSTTYPE
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ADPSUPPORT
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HSICMODE
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: BCSUPPORT
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: LPMMODE
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DFIFODEPTH
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: GHWCFG4
          addressOffset: 80
          size: 32
          resetValue: 3555762224
          fields:
            - name: G_NUMDEVPERIOEPS
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: G_PARTIALPWRDN
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: G_AHBFREQ
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: G_HIBERNATION
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: G_EXTENDEDHIBERNATION
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: G_ACGSUPT
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: G_ENHANCEDLPMSUPT
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: G_PHYDATAWIDTH
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: G_NUMCTLEPS
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: G_IDDQFLTR
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: G_VBUSVALIDFLTR
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: G_AVALIDFLTR
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: G_BVALIDFLTR
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: G_SESSENDFLTR
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: G_DEDFIFOMODE
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: G_INEPS
              bitOffset: 26
              bitWidth: 4
              access: read-only
            - name: G_DESCDMAENABLED
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: G_DESCDMA
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: GDFIFOCFG
          addressOffset: 92
          size: 32
          fields:
            - name: GDFIFOCFG
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: EPINFOBASEADDR
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: HPTXFSIZ
          addressOffset: 256
          size: 32
          resetValue: 268435968
          fields:
            - name: PTXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PTXFSIZE
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF1
          addressOffset: 260
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP1TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP1TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF2
          addressOffset: 264
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP2TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP2TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF3
          addressOffset: 268
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP3TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP3TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPTXF4
          addressOffset: 272
          size: 32
          resetValue: 268435968
          fields:
            - name: INEP4TXFSTADDR
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: INEP4TXFDEP
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: HCFG
          addressOffset: 1024
          size: 32
          fields:
            - name: H_FSLSPCLKSEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: H_FSLSSUPP
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_ENA32KHZS
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_DESCDMA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: H_FRLISTEN
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: H_PERSCHEDENA
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: H_MODECHTIMEN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HFIR
          addressOffset: 1028
          size: 32
          resetValue: 6103
          fields:
            - name: FRINT
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: HFIRRLDCTRL
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: HFNUM
          addressOffset: 1032
          size: 32
          resetValue: 16383
          fields:
            - name: FRNUM
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: FRREM
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: HPTXSTS
          addressOffset: 1040
          size: 32
          resetValue: 524544
          fields:
            - name: PTXFSPCAVAIL
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PTXQSPCAVAIL
              bitOffset: 16
              bitWidth: 5
              access: read-only
            - name: PTXQTOP
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: HAINT
          addressOffset: 1044
          size: 32
          fields:
            - name: HAINT
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: HAINTMSK
          addressOffset: 1048
          size: 32
          fields:
            - name: HAINTMSK
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: HFLBADDR
          addressOffset: 1052
          size: 32
          fields:
            - name: HFLBADDR
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HPRT
          addressOffset: 1088
          size: 32
          fields:
            - name: PRTCONNSTS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PRTCONNDET
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRTENA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRTENCHNG
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PRTOVRCURRACT
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: PRTOVRCURRCHNG
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PRTRES
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PRTSUSP
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PRTRST
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PRTLNSTS
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: PRTPWR
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PRTTSTCTL
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: PRTSPD
              bitOffset: 17
              bitWidth: 2
              access: read-only
      - register:
          name: HCCHAR0
          addressOffset: 1280
          size: 32
          fields:
            - name: H_MPS0
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM0
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR0
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV0
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR0
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM0
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT0
          addressOffset: 1288
          size: 32
          fields:
            - name: H_XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR0
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR0
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK0
          addressOffset: 1292
          size: 32
          fields:
            - name: H_XFERCOMPLMSK0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK0
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK0
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK0
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ0
          addressOffset: 1296
          size: 32
          fields:
            - name: H_XFERSIZE0
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT0
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID0
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA0
          addressOffset: 1300
          size: 32
          fields:
            - name: H_DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB0
          addressOffset: 1308
          size: 32
          fields:
            - name: H_HCDMAB0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR1
          addressOffset: 1312
          size: 32
          fields:
            - name: H_MPS1
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM1
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR1
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM1
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT1
          addressOffset: 1320
          size: 32
          fields:
            - name: H_XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR1
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK1
          addressOffset: 1324
          size: 32
          fields:
            - name: H_XFERCOMPLMSK1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK1
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK1
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK1
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ1
          addressOffset: 1328
          size: 32
          fields:
            - name: H_XFERSIZE1
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT1
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID1
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA1
          addressOffset: 1332
          size: 32
          fields:
            - name: H_DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB1
          addressOffset: 1340
          size: 32
          fields:
            - name: H_HCDMAB1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR2
          addressOffset: 1344
          size: 32
          fields:
            - name: H_MPS2
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM2
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR2
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV2
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR2
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM2
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT2
          addressOffset: 1352
          size: 32
          fields:
            - name: H_XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR2
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR2
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR2
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK2
          addressOffset: 1356
          size: 32
          fields:
            - name: H_XFERCOMPLMSK2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK2
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK2
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK2
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ2
          addressOffset: 1360
          size: 32
          fields:
            - name: H_XFERSIZE2
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT2
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID2
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA2
          addressOffset: 1364
          size: 32
          fields:
            - name: H_DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB2
          addressOffset: 1372
          size: 32
          fields:
            - name: H_HCDMAB2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR3
          addressOffset: 1376
          size: 32
          fields:
            - name: H_MPS3
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM3
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR3
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV3
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR3
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM3
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT3
          addressOffset: 1384
          size: 32
          fields:
            - name: H_XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR3
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR3
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR3
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK3
          addressOffset: 1388
          size: 32
          fields:
            - name: H_XFERCOMPLMSK3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK3
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK3
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK3
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ3
          addressOffset: 1392
          size: 32
          fields:
            - name: H_XFERSIZE3
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT3
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID3
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA3
          addressOffset: 1396
          size: 32
          fields:
            - name: H_DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB3
          addressOffset: 1404
          size: 32
          fields:
            - name: H_HCDMAB3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR4
          addressOffset: 1408
          size: 32
          fields:
            - name: H_MPS4
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM4
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR4
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV4
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR4
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM4
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT4
          addressOffset: 1416
          size: 32
          fields:
            - name: H_XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR4
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR4
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR4
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK4
          addressOffset: 1420
          size: 32
          fields:
            - name: H_XFERCOMPLMSK4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK4
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK4
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK4
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ4
          addressOffset: 1424
          size: 32
          fields:
            - name: H_XFERSIZE4
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT4
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID4
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA4
          addressOffset: 1428
          size: 32
          fields:
            - name: H_DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB4
          addressOffset: 1436
          size: 32
          fields:
            - name: H_HCDMAB4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR5
          addressOffset: 1440
          size: 32
          fields:
            - name: H_MPS5
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM5
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR5
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV5
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR5
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM5
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT5
          addressOffset: 1448
          size: 32
          fields:
            - name: H_XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR5
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR5
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR5
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK5
          addressOffset: 1452
          size: 32
          fields:
            - name: H_XFERCOMPLMSK5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK5
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK5
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK5
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ5
          addressOffset: 1456
          size: 32
          fields:
            - name: H_XFERSIZE5
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT5
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID5
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA5
          addressOffset: 1460
          size: 32
          fields:
            - name: H_DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB5
          addressOffset: 1468
          size: 32
          fields:
            - name: H_HCDMAB5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR6
          addressOffset: 1472
          size: 32
          fields:
            - name: H_MPS6
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM6
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR6
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV6
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR6
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM6
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT6
          addressOffset: 1480
          size: 32
          fields:
            - name: H_XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR6
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR6
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR6
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK6
          addressOffset: 1484
          size: 32
          fields:
            - name: H_XFERCOMPLMSK6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK6
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK6
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK6
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ6
          addressOffset: 1488
          size: 32
          fields:
            - name: H_XFERSIZE6
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT6
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID6
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA6
          addressOffset: 1492
          size: 32
          fields:
            - name: H_DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB6
          addressOffset: 1500
          size: 32
          fields:
            - name: H_HCDMAB6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCCHAR7
          addressOffset: 1504
          size: 32
          fields:
            - name: H_MPS7
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: H_EPNUM7
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: H_EPDIR7
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: H_LSPDDEV7
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: H_EPTYPE7
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: H_EC7
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: H_DEVADDR7
              bitOffset: 22
              bitWidth: 7
              access: read-write
            - name: H_ODDFRM7
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: H_CHDIS7
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H_CHENA7
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCINT7
          addressOffset: 1512
          size: 32
          fields:
            - name: H_XFERCOMPL7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTD7
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERR7
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALL7
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NACK7
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACK7
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYET7
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERR7
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERR7
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUN7
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERR7
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTR7
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_XCS_XACT_ERR7
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTR7
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCINTMSK7
          addressOffset: 1516
          size: 32
          fields:
            - name: H_XFERCOMPLMSK7
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: H_CHHLTDMSK7
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: H_AHBERRMSK7
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: H_STALLMSK7
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: H_NAKMSK7
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: H_ACKMSK7
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: H_NYETMSK7
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: H_XACTERRMSK7
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: H_BBLERRMSK7
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: H_FRMOVRUNMSK7
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: H_DATATGLERRMSK7
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: H_BNAINTRMSK7
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: H_DESC_LST_ROLLINTRMSK7
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: HCTSIZ7
          addressOffset: 1520
          size: 32
          fields:
            - name: H_XFERSIZE7
              bitOffset: 0
              bitWidth: 19
              access: read-write
            - name: H_PKTCNT7
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: H_PID7
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: H_DOPNG7
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HCDMA7
          addressOffset: 1524
          size: 32
          fields:
            - name: H_DMAADDR7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HCDMAB7
          addressOffset: 1532
          size: 32
          fields:
            - name: H_HCDMAB7
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DCFG
          addressOffset: 2048
          size: 32
          resetValue: 135266304
          fields:
            - name: NZSTSOUTHSHK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENA32KHZSUSP
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DEVADDR
              bitOffset: 4
              bitWidth: 7
              access: read-write
            - name: PERFRLINT
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: ENDEVOUTNAK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XCVRDLY
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: ERRATICINTMSK
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EPMISCNT
              bitOffset: 18
              bitWidth: 5
              access: read-write
            - name: DESCDMA
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PERSCHINTVL
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RESVALID
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: DCTL
          addressOffset: 2052
          size: 32
          resetValue: 8192
          fields:
            - name: RMTWKUPSIG
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SFTDISCON
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GNPINNAKSTS
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: GOUTNAKSTS
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TSTCTL
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: SGNPINNAK
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CGNPINNAK
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SGOUTNAK
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CGOUTNAK
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: PWRONPRGDONE
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: GMC
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: IGNRFRMNUM
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: NAKONBBLE
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ENCOUNTONBNA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DEEPSLEEPBESLREJECT
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: DSTS
          addressOffset: 2056
          size: 32
          resetValue: 2
          fields:
            - name: SUSPSTS
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ENUMSPD
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: ERRTICERR
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SOFFN
              bitOffset: 8
              bitWidth: 14
              access: read-only
            - name: DEVLNSTS
              bitOffset: 22
              bitWidth: 2
              access: read-only
      - register:
          name: DIEPMSK
          addressOffset: 2064
          size: 32
          fields:
            - name: DI_XFERCOMPLMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DI_EPDISBLDMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DI_AHBERMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMEOUTMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INTKNTXFEMPMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INTKNEPMISMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INEPNAKEFFMSK
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TXFIFOUNDRNMSK
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAININTRMSK
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DI_NAKMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPMSK
          addressOffset: 2068
          size: 32
          fields:
            - name: XFERCOMPLMSK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLDMSK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERMSK
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUPMSK
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDISMSK
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVDMSK
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERRMSK
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAOUTINTRMSK
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBLEERRMSK
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKMSK
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYETMSK
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DAINT
          addressOffset: 2072
          size: 32
          fields:
            - name: INEPINT0
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INEPINT1
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INEPINT2
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: INEPINT3
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INEPINT4
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INEPINT5
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INEPINT6
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTEPINT0
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTEPINT1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTEPINT2
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OUTEPINT3
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: OUTEPINT4
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: OUTEPINT5
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: OUTEPINT6
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: DAINTMSK
          addressOffset: 2076
          size: 32
          fields:
            - name: INEPMSK0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INEPMSK1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INEPMSK2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INEPMSK3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INEPMSK4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INEPMSK5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INEPMSK6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK2
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK3
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK4
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTEPMSK6
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: DVBUSDIS
          addressOffset: 2088
          size: 32
          resetValue: 6103
          fields:
            - name: DVBUSDIS
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DVBUSPULSE
          addressOffset: 2092
          size: 32
          resetValue: 1464
          fields:
            - name: DVBUSPULSE
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DTHRCTL
          addressOffset: 2096
          size: 32
          resetValue: 134348832
          fields:
            - name: NONISOTHREN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ISOTHREN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TXTHRLEN
              bitOffset: 2
              bitWidth: 9
              access: read-write
            - name: AHBTHRRATIO
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: RXTHREN
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXTHRLEN
              bitOffset: 17
              bitWidth: 9
              access: read-write
            - name: ARBPRKEN
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPEMPMSK
          addressOffset: 2100
          size: 32
          fields:
            - name: D_INEPTXFEMPMSK
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DIEPCTL0
          addressOffset: 2304
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS0
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP0
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS0
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM0
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK0
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK0
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: D_EPDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT0
          addressOffset: 2312
          size: 32
          fields:
            - name: D_XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP0
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT0
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ0
          addressOffset: 2320
          size: 32
          fields:
            - name: D_XFERSIZE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT0
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA0
          addressOffset: 2324
          size: 32
          fields:
            - name: D_DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS0
          addressOffset: 2328
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB0
          addressOffset: 2332
          size: 32
          fields:
            - name: D_DMABUFFERADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL1
          addressOffset: 2336
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS1
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM1
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK1
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK1
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID1
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID1
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT1
          addressOffset: 2344
          size: 32
          fields:
            - name: D_XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP1
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT1
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ1
          addressOffset: 2352
          size: 32
          fields:
            - name: D_XFERSIZE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT1
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA1
          addressOffset: 2356
          size: 32
          fields:
            - name: D_DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS1
          addressOffset: 2360
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB1
          addressOffset: 2364
          size: 32
          fields:
            - name: D_DMABUFFERADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL2
          addressOffset: 2368
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS2
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP2
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS2
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM2
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK2
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK2
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID2
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID2
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT2
          addressOffset: 2376
          size: 32
          fields:
            - name: D_XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP2
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT2
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT2
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ2
          addressOffset: 2384
          size: 32
          fields:
            - name: D_XFERSIZE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT2
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA2
          addressOffset: 2388
          size: 32
          fields:
            - name: D_DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS2
          addressOffset: 2392
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB2
          addressOffset: 2396
          size: 32
          fields:
            - name: D_DMABUFFERADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL3
          addressOffset: 2400
          size: 32
          resetValue: 32768
          fields:
            - name: DI_MPS3
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DI_USBACTEP3
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DI_NAKSTS3
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DI_EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DI_STALL3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DI_TXFNUM3
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DI_CNAK3
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK3
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID3
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID3
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: DI_EPDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DI_EPENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT3
          addressOffset: 2408
          size: 32
          fields:
            - name: D_XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP3
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT3
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT3
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ3
          addressOffset: 2416
          size: 32
          fields:
            - name: D_XFERSIZE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT3
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA3
          addressOffset: 2420
          size: 32
          fields:
            - name: D_DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS3
          addressOffset: 2424
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB3
          addressOffset: 2428
          size: 32
          fields:
            - name: D_DMABUFFERADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL4
          addressOffset: 2432
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS4
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP4
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS4
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM4
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK4
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK4
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID4
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID4
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT4
          addressOffset: 2440
          size: 32
          fields:
            - name: D_XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP4
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT4
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT4
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ4
          addressOffset: 2448
          size: 32
          fields:
            - name: D_XFERSIZE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT4
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA4
          addressOffset: 2452
          size: 32
          fields:
            - name: D_DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS4
          addressOffset: 2456
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL4
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB4
          addressOffset: 2460
          size: 32
          fields:
            - name: D_DMABUFFERADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL5
          addressOffset: 2464
          size: 32
          resetValue: 32768
          fields:
            - name: DI_MPS5
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DI_USBACTEP5
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DI_NAKSTS5
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DI_EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: DI_STALL5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DI_TXFNUM5
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DI_CNAK5
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK5
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID5
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID5
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: DI_EPDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DI_EPENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT5
          addressOffset: 2472
          size: 32
          fields:
            - name: D_XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP5
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT5
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT5
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ5
          addressOffset: 2480
          size: 32
          fields:
            - name: D_XFERSIZE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT5
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA5
          addressOffset: 2484
          size: 32
          fields:
            - name: D_DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS5
          addressOffset: 2488
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL5
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB5
          addressOffset: 2492
          size: 32
          fields:
            - name: D_DMABUFFERADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DIEPCTL6
          addressOffset: 2496
          size: 32
          resetValue: 32768
          fields:
            - name: D_MPS6
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: D_USBACTEP6
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: D_NAKSTS6
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: D_EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: D_STALL6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: D_TXFNUM6
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: D_CNAK6
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DI_SNAK6
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DI_SETD0PID6
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DI_SETD1PID6
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: D_EPDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: D_EPENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPINT6
          addressOffset: 2504
          size: 32
          fields:
            - name: D_XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: D_EPDISBLD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: D_AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: D_TIMEOUT6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: D_INTKNTXFEMP6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: D_INTKNEPMIS6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: D_INEPNAKEFF6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: D_TXFEMP6
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_TXFIFOUNDRN6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: D_BNAINTR6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: D_PKTDRPSTS6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: D_BBLEERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: D_NAKINTRPT6
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: D_NYETINTRPT6
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DIEPTSIZ6
          addressOffset: 2512
          size: 32
          fields:
            - name: D_XFERSIZE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: D_PKTCNT6
              bitOffset: 19
              bitWidth: 2
              access: read-write
      - register:
          name: DIEPDMA6
          addressOffset: 2516
          size: 32
          fields:
            - name: D_DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DTXFSTS6
          addressOffset: 2520
          size: 32
          fields:
            - name: D_INEPTXFSPCAVAIL6
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DIEPDMAB6
          addressOffset: 2524
          size: 32
          fields:
            - name: D_DMABUFFERADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DOEPCTL0
          addressOffset: 2816
          size: 32
          resetValue: 32768
          fields:
            - name: MPS0
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: USBACTEP0
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS0
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE0
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL0
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK0
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK0
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: EPDIS0
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT0
          addressOffset: 2824
          size: 32
          fields:
            - name: XFERCOMPL0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS0
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD0
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP0
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR0
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR0
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS0
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR0
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT0
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD0
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ0
          addressOffset: 2832
          size: 32
          fields:
            - name: XFERSIZE0
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT0
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT0
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA0
          addressOffset: 2836
          size: 32
          fields:
            - name: DMAADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB0
          addressOffset: 2844
          size: 32
          fields:
            - name: DMABUFFERADDR0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL1
          addressOffset: 2848
          size: 32
          resetValue: 32768
          fields:
            - name: MPS1
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE1
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP1
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK1
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK1
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID1
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID1
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS1
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA1
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT1
          addressOffset: 2856
          size: 32
          fields:
            - name: XFERCOMPL1
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD1
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR1
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP1
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR1
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR1
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS1
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR1
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT1
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT1
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD1
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ1
          addressOffset: 2864
          size: 32
          fields:
            - name: XFERSIZE1
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT1
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA1
          addressOffset: 2868
          size: 32
          fields:
            - name: DMAADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB1
          addressOffset: 2876
          size: 32
          fields:
            - name: DMABUFFERADDR1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL2
          addressOffset: 2880
          size: 32
          resetValue: 32768
          fields:
            - name: MPS2
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP2
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS2
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE2
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP2
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL2
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK2
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK2
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID2
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID2
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS2
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA2
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT2
          addressOffset: 2888
          size: 32
          fields:
            - name: XFERCOMPL2
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD2
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR2
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP2
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS2
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD2
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP2
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS2
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR2
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT2
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT2
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD2
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ2
          addressOffset: 2896
          size: 32
          fields:
            - name: XFERSIZE2
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT2
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT2
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA2
          addressOffset: 2900
          size: 32
          fields:
            - name: DMAADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB2
          addressOffset: 2908
          size: 32
          fields:
            - name: DMABUFFERADDR2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL3
          addressOffset: 2912
          size: 32
          resetValue: 32768
          fields:
            - name: MPS3
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP3
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS3
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE3
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP3
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL3
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK3
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK3
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID3
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID3
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS3
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA3
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT3
          addressOffset: 2920
          size: 32
          fields:
            - name: XFERCOMPL3
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD3
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR3
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP3
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS3
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD3
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP3
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR3
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR3
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS3
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR3
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT3
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT3
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD3
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ3
          addressOffset: 2928
          size: 32
          fields:
            - name: XFERSIZE3
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT3
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT3
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA3
          addressOffset: 2932
          size: 32
          fields:
            - name: DMAADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB3
          addressOffset: 2940
          size: 32
          fields:
            - name: DMABUFFERADDR3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL4
          addressOffset: 2944
          size: 32
          resetValue: 32768
          fields:
            - name: MPS4
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP4
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS4
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE4
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP4
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL4
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK4
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK4
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID4
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID4
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS4
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA4
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT4
          addressOffset: 2952
          size: 32
          fields:
            - name: XFERCOMPL4
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD4
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR4
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP4
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS4
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD4
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP4
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR4
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR4
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS4
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR4
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT4
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT4
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD4
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ4
          addressOffset: 2960
          size: 32
          fields:
            - name: XFERSIZE4
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT4
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT4
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA4
          addressOffset: 2964
          size: 32
          fields:
            - name: DMAADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB4
          addressOffset: 2972
          size: 32
          fields:
            - name: DMABUFFERADDR4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL5
          addressOffset: 2976
          size: 32
          resetValue: 32768
          fields:
            - name: MPS5
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP5
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS5
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE5
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP5
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL5
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK5
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK5
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID5
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID5
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS5
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA5
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT5
          addressOffset: 2984
          size: 32
          fields:
            - name: XFERCOMPL5
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD5
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR5
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP5
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS5
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD5
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP5
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR5
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR5
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS5
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR5
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT5
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT5
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD5
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ5
          addressOffset: 2992
          size: 32
          fields:
            - name: XFERSIZE5
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT5
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT5
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA5
          addressOffset: 2996
          size: 32
          fields:
            - name: DMAADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB5
          addressOffset: 3004
          size: 32
          fields:
            - name: DMABUFFERADDR5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPCTL6
          addressOffset: 3008
          size: 32
          resetValue: 32768
          fields:
            - name: MPS6
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: USBACTEP6
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: NAKSTS6
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: EPTYPE6
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SNP6
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: STALL6
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CNAK6
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: DO_SNAK6
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: DO_SETD0PID6
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DO_SETD1PID6
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: EPDIS6
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: EPENA6
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPINT6
          addressOffset: 3016
          size: 32
          fields:
            - name: XFERCOMPL6
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EPDISBLD6
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AHBERR6
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SETUP6
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTTKNEPDIS6
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: STSPHSERCVD6
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BACK2BACKSETUP6
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTPKTERR6
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BNAINTR6
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PKTDRPSTS6
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BBLEERR6
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: NAKINTRPT6
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: NYEPINTRPT6
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: STUPPKTRCVD6
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DOEPTSIZ6
          addressOffset: 3024
          size: 32
          fields:
            - name: XFERSIZE6
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: PKTCNT6
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SUPCNT6
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: DOEPDMA6
          addressOffset: 3028
          size: 32
          fields:
            - name: DMAADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DOEPDMAB6
          addressOffset: 3036
          size: 32
          fields:
            - name: DMABUFFERADDR6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PCGCCTL
          addressOffset: 3584
          size: 32
          fields:
            - name: STOPPCLK
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GATEHCLK
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PWRCLMP
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSTPDWNMODULE
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PHYSLEEP
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1SUSPENDED
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RESETAFTERSUSP
              bitOffset: 8
              bitWidth: 1
              access: read-write
  - name: USB_WRAP
    description: USB_WRAP Peripheral
    groupName: USB_WRAP
    baseAddress: 1061392384
    addressBlock:
      - offset: 0
        size: 12
        usage: registers
    registers:
      - register:
          name: OTG_CONF
          description: USB OTG Wrapper Configure Register
          addressOffset: 0
          size: 32
          resetValue: 1835008
          fields:
            - name: SRP_SESSEND_OVERRIDE
              description: "This bit is used to enable the software over-ride of srp session end signal. 1'b0: the signal is controlled by the chip input. 1'b1: the signal is controlled by the software."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SRP_SESSEND_VALUE
              description: Software over-ride value of srp session end signal.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_SEL
              description: "Select internal external PHY. 1'b0: Select internal PHY. 1'b1: Select external PHY."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PD
              description: Force the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DBNCE_FLTR_BYPASS
              description: "Bypass Debounce filters for avalid,bvalid,vbusvalid,session end, id signals"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software controlle USB D+ D- exchange
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: "USB D+ D- exchange. 1'b0: don't change. 1'b1: exchange D+ D-"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software controlle input  threshold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software controlle USB D+ D- pullup pulldown
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Controlle USB D+ pullup
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Controlle USB D+ pulldown
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Controlle USB D+ pullup
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Controlle USB D+ pulldown
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: "Controlle pullup value. 1'b0: typical value is 2.4K. 1'b1: typical value is 1.2K."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: AHB_CLK_FORCE_ON
              description: Force ahb clock always on
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PHY_CLK_FORCE_ON
              description: Force phy clock always on
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PHY_TX_EDGE_SEL
              description: "Select phy tx signal output clock edge. 1'b0: negedge. 1'b1: posedge."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PU
              description: Disable the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Disable auto clock gating of CSR registers
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TEST_CONF
          description: USB Internal PHY Testing Register
          addressOffset: 4
          size: 32
          fields:
            - name: TEST_ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TEST_USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TEST_RX_RCV
              description: USB differential rx value in test
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DP
              description: USB D+ rx value in test
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DM
              description: USB D- rx value in test
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version Control Register
          addressOffset: 1020
          size: 32
          resetValue: 34611216
          fields:
            - name: USB_WRAP_DATE
              description: Date register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: XTS_AES
    description: XTS-AES-128 Flash Encryption
    groupName: XTS_AES
    baseAddress: 1610850560
    addressBlock:
      - offset: 0
        size: 96
        usage: registers
    registers:
      - register:
          dim: 16
          dimIncrement: 4
          name: PLAIN_%s
          description: Plaintext register %s
          addressOffset: 256
          size: 32
          fields:
            - name: PLAIN
              description: This register stores %sth 32-bit piece of plaintext.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LINESIZE
          description: Configures the size of target memory space
          addressOffset: 320
          size: 32
          fields:
            - name: LINESIZE
              description: "Configures the data size of a single encryption. 0: 128 bits. 1: 256 bits. 2: 512 bits."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DESTINATION
          description: Configures the type of the external memory
          addressOffset: 324
          size: 32
          fields:
            - name: DESTINATION
              description: "Configures the type of the external memory. Currently, it must be set to 0, as the Manual Encryption block only supports flash encryption. Errors may occur if users write 1. 0: flash. 1: external RAM."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHYSICAL_ADDRESS
          description: Physical address
          addressOffset: 328
          size: 32
          fields:
            - name: PHYSICAL_ADDRESS
              description: Physical address.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: TRIGGER
          description: Activates AES algorithm
          addressOffset: 332
          size: 32
          fields:
            - name: TRIGGER
              description: Set to enable manual encryption.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: RELEASE
          description: Release control
          addressOffset: 336
          size: 32
          fields:
            - name: RELEASE
              description: Set to grant SPI1 access to encrypted result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DESTROY
          description: Destroys control
          addressOffset: 340
          size: 32
          fields:
            - name: DESTROY
              description: Set to destroy encrypted result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: Status register
          addressOffset: 344
          size: 32
          fields:
            - name: STATE
              description: "Indicates the status of the Manual Encryption block. 0x0 (XTS_AES_IDLE): idle. 0x1 (XTS_AES_BUSY): busy with encryption. 0x2 (XTS_AES_DONE): encryption is completed, but the encrypted result is not accessible to SPI. 0X3 (XTS_AES_RELEASE): encrypted result is accessible to SPI."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 348
          size: 32
          resetValue: 538510612
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-only
