// Seed: 1272286572
module module_0 ();
  initial begin : LABEL_0
    if (1) @(id_1) id_1 <= id_1++ >= 1;
    id_1 = id_1 || id_1;
  end
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_4 ^ 1;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  always begin : LABEL_0
    if (id_4) id_8 <= 1'b0;
    else
      @* begin : LABEL_0
        id_1 <= id_7;
      end
  end
  tri0 id_9 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
