---
block/I3C:
  description: Improved inter-integrated circuit
  items:
    - name: CR
      description: "I3C message control register "
      byte_offset: 0
      fieldset: CR
    - name: CR_ALTERNATE
      description: I3C message control register alternate
      byte_offset: 0
      fieldset: CR_ALTERNATE
    - name: CFGR
      description: "I3C configuration register "
      byte_offset: 4
      fieldset: CFGR
    - name: RDR
      description: "I3C receive data byte register "
      byte_offset: 16
      fieldset: RDR
    - name: RDWR
      description: "I3C receive data word register "
      byte_offset: 20
      fieldset: RDWR
    - name: TDR
      description: "I3C transmit data byte register "
      byte_offset: 24
      fieldset: TDR
    - name: TDWR
      description: "I3C transmit data word register "
      byte_offset: 28
      fieldset: TDWR
    - name: IBIDR
      description: "I3C IBI payload data register "
      byte_offset: 32
      fieldset: IBIDR
    - name: TGTTDR
      description: "I3C target transmit configuration register "
      byte_offset: 36
      fieldset: TGTTDR
    - name: SR
      description: "I3C status register "
      byte_offset: 48
      fieldset: SR
    - name: SER
      description: "I3C status error register "
      byte_offset: 52
      fieldset: SER
    - name: RMR
      description: "I3C received message register "
      byte_offset: 64
      fieldset: RMR
    - name: EVR
      description: "I3C event register "
      byte_offset: 80
      fieldset: EVR
    - name: IER
      description: "I3C interrupt enable register "
      byte_offset: 84
      fieldset: IER
    - name: CEVR
      description: "I3C clear event register "
      byte_offset: 88
      fieldset: CEVR
    - name: DEVR0
      description: "I3C own device characteristics register "
      byte_offset: 96
      fieldset: DEVR0
    - name: DEVR1
      description: I3C device 1 characteristics register
      byte_offset: 100
      fieldset: DEVR1
    - name: DEVR2
      description: I3C device 2 characteristics register
      byte_offset: 104
      fieldset: DEVR2
    - name: DEVR3
      description: I3C device 3 characteristics register
      byte_offset: 108
      fieldset: DEVR3
    - name: DEVR4
      description: I3C device 4 characteristics register
      byte_offset: 112
      fieldset: DEVR4
    - name: MAXRLR
      description: "I3C maximum read length register "
      byte_offset: 144
      fieldset: MAXRLR
    - name: MAXWLR
      description: "I3C maximum write length register "
      byte_offset: 148
      fieldset: MAXWLR
    - name: TIMINGR0
      description: "I3C timing register 0 "
      byte_offset: 160
      fieldset: TIMINGR0
    - name: TIMINGR1
      description: "I3C timing register 1 "
      byte_offset: 164
      fieldset: TIMINGR1
    - name: TIMINGR2
      description: "I3C timing register 2 "
      byte_offset: 168
      fieldset: TIMINGR2
    - name: BCR
      description: "I3C bus characteristics register "
      byte_offset: 192
      fieldset: BCR
    - name: DCR
      description: "I3C device characteristics register "
      byte_offset: 196
      fieldset: DCR
    - name: GETCAPR
      description: "I3C get capability register "
      byte_offset: 200
      fieldset: GETCAPR
    - name: CRCAPR
      description: "I3C controller-role capability register "
      byte_offset: 204
      fieldset: CRCAPR
    - name: GETMXDSR
      description: "I3C get capability register "
      byte_offset: 208
      fieldset: GETMXDSR
    - name: EPIDR
      description: "I3C extended provisioned ID register "
      byte_offset: 212
      fieldset: EPIDR
fieldset/BCR:
  description: "I3C bus characteristics register "
  fields:
    - name: BCR0
      description: max data speed limitation
      bit_offset: 0
      bit_size: 1
      enum: BCR0
    - name: BCR2
      description: in-band interrupt (IBI) payload
      bit_offset: 2
      bit_size: 1
      enum: BCR2
    - name: BCR6
      description: controller capable
      bit_offset: 6
      bit_size: 1
      enum: BCR6
fieldset/CEVR:
  description: "I3C clear event register "
  fields:
    - name: CFCF
      description: clear frame complete flag (whatever the I3C is acting as controller/target)
      bit_offset: 9
      bit_size: 1
      enum: CFCF
    - name: CRXTGTENDF
      description: clear target-initiated read end flag (when the I3C is acting as controller)
      bit_offset: 10
      bit_size: 1
      enum: CRXTGTENDF
    - name: CERRF
      description: clear error flag (whatever the I3C is acting as controller/target)
      bit_offset: 11
      bit_size: 1
      enum: CERRF
    - name: CIBIF
      description: clear IBI request flag (when the I3C is acting as controller)
      bit_offset: 15
      bit_size: 1
      enum: CIBIF
    - name: CIBIENDF
      description: clear IBI end flag (when the I3C is acting as target)
      bit_offset: 16
      bit_size: 1
      enum: CIBIENDF
    - name: CCRF
      description: clear controller-role request flag (when the I3C is acting as controller)
      bit_offset: 17
      bit_size: 1
      enum: CCRF
    - name: CCRUPDF
      description: clear controller-role update flag (when the I3C is acting as target)
      bit_offset: 18
      bit_size: 1
      enum: CCRUPDF
    - name: CHJF
      description: clear hot-join flag (when the I3C is acting as controller)
      bit_offset: 19
      bit_size: 1
      enum: CHJF
    - name: CWKPF
      description: clear wakeup flag (when the I3C is acting as target)
      bit_offset: 21
      bit_size: 1
      enum: CWKPF
    - name: CGETF
      description: clear GETxxx CCC flag (when the I3C is acting as target)
      bit_offset: 22
      bit_size: 1
      enum: CGETF
    - name: CSTAF
      description: clear GETSTATUS CCC flag (when the I3C is acting as target)
      bit_offset: 23
      bit_size: 1
      enum: CSTAF
    - name: CDAUPDF
      description: clear ENTDAA/RSTDAA/SETNEWDA CCC flag (when the I3C is acting as target)
      bit_offset: 24
      bit_size: 1
      enum: CDAUPDF
    - name: CMWLUPDF
      description: clear SETMWL CCC flag (when the I3C is acting as target)
      bit_offset: 25
      bit_size: 1
      enum: CMWLUPDF
    - name: CMRLUPDF
      description: clear SETMRL CCC flag (when the I3C is acting as target)
      bit_offset: 26
      bit_size: 1
      enum: CMRLUPDF
    - name: CRSTF
      description: clear reset pattern flag (when the I3C is acting as target)
      bit_offset: 27
      bit_size: 1
      enum: CRSTF
    - name: CASUPDF
      description: clear ENTASx CCC flag (when the I3C is acting as target)
      bit_offset: 28
      bit_size: 1
      enum: CASUPDF
    - name: CINTUPDF
      description: clear ENEC/DISEC CCC flag (when the I3C is acting as target)
      bit_offset: 29
      bit_size: 1
      enum: CINTUPDF
    - name: CDEFF
      description: clear DEFTGTS CCC flag (when the I3C is acting as target)
      bit_offset: 30
      bit_size: 1
      enum: CDEFF
    - name: CGRPF
      description: clear DEFGRPA CCC flag (when the I3C is acting as target)
      bit_offset: 31
      bit_size: 1
      enum: CGRPF
fieldset/CFGR:
  description: "I3C configuration register "
  fields:
    - name: EN
      description: "I3C enable (whatever I3C is acting as controller/target)\r - Except registers, the peripheral is under reset (a.k.a. partial reset).\r - Before clearing EN, when I3C is acting as a controller, all the possible target requests must be disabled using DISEC CCC.\r - When I3C is acting as a target, software should not disable the I3C, unless a partial reset is needed.\r In this state, some register fields can not be modified (like CRINIT, HKSDAEN for the CFGR)"
      bit_offset: 0
      bit_size: 1
      enum: EN
    - name: CRINIT
      description: "initial controller/target role\r This bit can be modified only when CFGR.EN = 0.\r Once enabled by setting CFGR.EN = 1, I3C peripheral initially acts as an I3C target. I3C does not drive SCL line and does not enable SDA pull-up, until it eventually acquires the controller role.\r Once enabled by setting CFGR.EN = 1, I3C peripheral initially acts as a controller. It has the I3C controller role, so drives SCL line and enables SDA pull-up, until it eventually offers the controller role to an I3C secondary controller."
      bit_offset: 1
      bit_size: 1
      enum: CRINIT
    - name: NOARBH
      description: "no arbitrable header after a START (when I3C is acting as a controller)\r This bit can be modified only when there is no on-going frame.\r - The target address is emitted directly after a START in case of a legacy I2C message or an I3C SDR private read/write message.\r - This is a more performing option (when is useless the emission of the 0x7E arbitrable header), but this is to be used only when the controller is sure that the addressed target device can not emit concurrently an IBI or a controller-role request (to insure no misinterpretation and no potential conflict between the address emitted by the controller in open-drain mode and the same address a target device can emit after a START, for IBI or MR)."
      bit_offset: 2
      bit_size: 1
      enum: NOARBH
    - name: RSTPTRN
      description: "HDR reset pattern enable (when I3C is acting as a controller)\r This bit can be modified only when there is no on-going frame."
      bit_offset: 3
      bit_size: 1
      enum: RSTPTRN
    - name: EXITPTRN
      description: "HDR Exit Pattern enable (when I3C is acting as a controller)\r This bit can be modified only when there is no on-going frame.\r This is used to send only the header to test ownership of the bus when there is a suspicion of problem after controller-role hand-off (new controller didnΓÇÖt assert its controller-role by accessing the previous one in less than Activity State time).\r The HDR Exit Pattern is sent even if the message header {S/Sr + 0x7E addr + W } is ACKed."
      bit_offset: 4
      bit_size: 1
      enum: EXITPTRN
    - name: HKSDAEN
      description: "High-keeper enable on SDA line (when I3C is acting as a controller)\r This bit can be modified only when CFGR.EN=0."
      bit_offset: 5
      bit_size: 1
      enum: HKSDAEN
    - name: HJACK
      description: "Hot Join request acknowledge (when I3C is acting as a controller)\r After the NACK, the message continues as initially programmed (the hot-joining target is aware of the NACK and surely emits another hot-join request later on).\r After the ACK, the message continues as initially programmed. The software is aware by the HJ interrupt (flag EVR.HJF is set) and initiates the ENTDAA sequence later on, potentially preventing others Hot Join requests with a Disable target events command (DISEC, with DISHJ=1).\r Independently of the HJACK configuration, further Hot Join request(s) are NACKed until the Hot Join flag, HJF, is cleared. However, a NACKed target can be assigned a dynamic address by the ENTDAA sequence initiated later on by the first HJ request, preventing this target to emit an HJ request again."
      bit_offset: 7
      bit_size: 1
      enum: HJACK
    - name: RXDMAEN
      description: "RX-FIFO DMA request enable (whatever I3C is acting as controller/target)\r - Software reads and pops a data byte/word from RX-FIFO i.e. reads RDR or RDWR register.\r - A next data byte/word is to be read by the software either via polling on the flag EVR.RXFNEF=1 or via interrupt notification (enabled by IER.RXFNEIE=1).\r - DMA reads and pops data byte(s)/word(s) from RX-FIFO i.e. reads RDR or RDWR register.\r - A next data byte/word is automatically read by the programmed hardware (i.e. via the asserted RX-FIFO DMA request from the I3C and the programmed DMA channel)."
      bit_offset: 8
      bit_size: 1
      enum: RXDMAEN
    - name: RXFLUSH
      description: "RX-FIFO flush (whatever I3C is acting as controller/target)\r This bit can only be written."
      bit_offset: 9
      bit_size: 1
      enum: RXFLUSH
    - name: RXTHRES
      description: "RX-FIFO threshold (whatever I3C is acting as controller/target)\r This threshold defines, compared to the RX-FIFO level, when the EVR.RXFNEF flag is set (and consequently if RXDMAEN=1 when is asserted a DMA RX request).\r RXFNEF is set when 1 byte is to be read in RX-FIFO (i.e. in RDR).\r RXFNEF is set when 4 bytes are to be read in RX-FIFO (i.e. in RDWR)."
      bit_offset: 10
      bit_size: 1
      enum: RXTHRES
    - name: TXDMAEN
      description: "TX-FIFO DMA request enable (whatever I3C is acting as controller/target)\r - Software writes and pushes a data byte/word into TX-FIFO i.e. writes TDR or TDWR register, to be transmitted over the I3C bus.\r - A next data byte/word is to be written by the software either via polling on the flag EVR.TXFNFF=1 or via interrupt notification (enabled by IER.TXFNFIE=1).\r - DMA writes and pushes data byte(s)/word(s) into TX-FIFO i.e. writes TDR or TDWR register.\r - A next data byte/word transfer is automatically pushed by the programmed hardware (i.e. via the asserted TX-FIFO DMA request from the I3C and the programmed DMA channel)."
      bit_offset: 12
      bit_size: 1
      enum: TXDMAEN
    - name: TXFLUSH
      description: "TX-FIFO flush (whatever I3C is acting as controller/target)\r This bit can only be written.\r When the I3C is acting as target, this bit can be used to flush the TX-FIFO on a private read if the controller has early ended the read data (i.e. driven low the T bit) and there is/are remaining data in the TX-FIFO (i.e. SR.ABT=1 and SR.XDCNT[15:0] < TGTTDR.TGTTDCNT[15:0])."
      bit_offset: 13
      bit_size: 1
      enum: TXFLUSH
    - name: TXTHRES
      description: "TX-FIFO threshold (whatever I3C is acting as controller/target)\r This threshold defines, compared to the TX-FIFO level, when the EVR.TXFNFF flag is set (and consequently if TXDMAEN=1 when is asserted a DMA TX request).\r TXFNFF is set when 1 byte is to be written in TX-FIFO (i.e. in TDR).\r TXFNFF is set when 4 bytes are to be written in TX-FIFO (i.e. in TDWR)."
      bit_offset: 14
      bit_size: 1
      enum: TXTHRES
    - name: SDMAEN
      description: "S-FIFO DMA request enable (when I3C is acting as controller)\r Condition: When RMODE=1 (FIFO is enabled for the status):\r - Software reads and pops a status word from S-FIFO i.e. reads SR register after a completed frame (EVR.FCF=1) or an error (EVR.ERRF=1).\r - A status word can be read by the software either via polling on these register flags or via interrupt notification (enabled by IER.FCIE=1 and IER.ERRIE=1).\r - DMA reads and pops status word(s) from S-FIFO i.e. reads SR register.\r - Status word(s) are automatically read by the programmed hardware (i.e. via the asserted S-FIFO DMA request from the I3C and the programmed DMA channel)."
      bit_offset: 16
      bit_size: 1
      enum: SDMAEN
    - name: SFLUSH
      description: "S-FIFO flush (when I3C is acting as controller)\r When I3C is acting as I3C controller, this bit can only be written (and is only used when I3C is acting as controller)."
      bit_offset: 17
      bit_size: 1
      enum: SFLUSH
    - name: RMODE
      description: "S-FIFO enable / status receive mode (when I3C is acting as controller)\r When I3C is acting as I3C controller, this bit is used for the enabling the FIFO for the status (S-FIFO) vs the received status from the target on the I3C bus.\r When I3C is acting as target, this bit must be cleared.\r - Status register (i.e. SR) is used without FIFO mechanism.\r - There is no SCL stretch if a new status register content is not read.\r - Status register must be read before being lost/overwritten.\r All message status must be read.\r There is SCL stretch when there is no more space in the S-FIFO."
      bit_offset: 18
      bit_size: 1
      enum: RMODE
    - name: TMODE
      description: "transmit mode (when I3C is acting as controller)\r When I3C is acting as I3C controller, this bit is used for the C-FIFO and TX-FIFO management vs the emitted frame on the I3C bus.\r A frame transfer starts as soon as first control word is present in C-FIFO."
      bit_offset: 19
      bit_size: 1
      enum: TMODE
    - name: CDMAEN
      description: "C-FIFO DMA request enable (when I3C is acting as controller)\r When I3C is acting as controller:\r - Software writes and pushes control word(s) into C-FIFO i.e. writes CR register, as needed for a given frame.\r - A next control word transfer can be written by software either via polling on the flag EVR.CFNFF=1 or via interrupt notification (enabled by IER.CFNFIE=1).\r - DMA writes and pushes control word(s) into C-FIFO i.e. writes CR register, as needed for a given frame.\r - A next control word transfer is automatically written by the programmed hardware (i.e. via the asserted C-FIFO DMA request from the I3C and the programmed DMA channel)."
      bit_offset: 20
      bit_size: 1
      enum: CDMAEN
    - name: CFLUSH
      description: "C-FIFO flush (when I3C is acting as controller)\r This bit can only be written."
      bit_offset: 21
      bit_size: 1
      enum: CFLUSH
    - name: TSFSET
      description: "frame transfer set (a.k.a. software trigger) (when I3C is acting as controller)\r This bit can only be written.\r When I3C is acting as I3C controller:\r Note: If this bit is not set, the other alternative for the software to initiate a frame transfer is to directly write the first control word register (i.e. CR) while C-FIFO is empty (i.e. EVR.CFEF=1). Then, if the first written control word is not tagged as a message end (i.e CR.MEND=0), it causes the hardware to assert the flag EVR.CFNFF (C-FIFO not full and a next control word is needed)."
      bit_offset: 30
      bit_size: 1
      enum: TSFSET
fieldset/CR:
  description: "I3C message control register "
  fields:
    - name: DCNT
      description: "count of data to transfer during a read or write message, in bytes (whatever I3C is acting as controller/target)\r Linear encoding up to 64 Kbytes -1\r ..."
      bit_offset: 0
      bit_size: 16
      enum: CR_DCNT
    - name: RNW
      description: "read / non-write message (when I3C is acting as controller)\r When I3C is acting as controller, this field is used if MTYPE[3:0]=0010 (private message) or MTYPE[3:0]=0011 (direct message) or MTYPE[3:0]=0100 (legacy I2C message), in order to emit the RnW bit on the I3C bus."
      bit_offset: 16
      bit_size: 1
      enum: RNW
    - name: ADD
      description: "7-bit I3C dynamic / I2C static target address (when I3C is acting as controller)\r When I3C is acting as controller, this field is used if MTYPE[3:0]=0010 (private message) or MTYPE[3:0]=0011 (direct message) or MTYPE[3:0]=0100 (legacy I2C message)"
      bit_offset: 17
      bit_size: 7
    - name: MTYPE
      description: "message type (whatever I3C is acting as controller/target)\r Bits[26:0] are ignored.\r After M2 error detection on an I3C SDR message, this is needed for SCL ΓÇ£stuck atΓÇ¥ recovery.\r Bits[26:0] are ignored.\r If CFGR.EXITPTRN=1, an HDR exit pattern is emitted on the bus to generate an escalation fault.\r Bits[23:17] (ADD[6:0]) is the emitted 7-bit dynamic address.\r Bit[16] (RNW) is the emitted RnW bit.\r The transferred private message is:\r {S / S+7ΓÇÖh7E+RnW=0+Sr / Sr+*} + 7-bit DynAddr + RnW + (8-bit Data + T)* + Sr/P.\r After a S (START), depending on CFGR.NOARBH, the arbitrable header (7ΓÇÖh7E+RnW=0) is inserted or not.\r Sr+*: after a Sr (Repeated Start), the hardware automatically inserts (7ΓÇÖh7E+RnW=0) if needed, i.e. if it follows an I3C direct message without ending by a P (Stop).\r Bits[23:17] (ADD[6:0]) is the emitted 7-bit dynamic address.\r Bit[16] (RNW) is the emitted RnW bit.\r The transferred direct message is:\r Sr + 7-bit DynAddr + RnW + (8-bit Data + T)* + Sr/P\r Bits[23:17] (ADD[6:0]) is the emitted 7-bit static address.\r Bit[16] (RNW) is the emitted RnW bit.\r The transferred legacy I2C message is:\r {S / S+ 7ΓÇÖh7E+RnW=0 + Sr / Sr+*} + 7-bit StaAddr + RnW + (8-bit Data + T)* + Sr/P.\r After a S (START), depending on CFGR.NOARBH, the arbitrable header (7ΓÇÖh7E+RnW=0) is inserted or not.\r Sr+*: after a Sr (Repeated Start), the hardware automatically inserts (7ΓÇÖh7E+RnW=0) if needed, i.e. if it follows an I3C direct message without ending by a P (Stop).\r 1xxx: reserved (when I3C is acting as I3C controller, used when target)\r 0xxx: reserved\r {S +} 7ΓÇÖh02 addr + RnW=0\r {S +} 7-bit DEVR0.DA[6:0] + RnW=0\r after a bus available condition (the target first emits a START request), or once the controller drives a START.\r {S +} 7-bit DEVR0.DA[6:0] + RnW=1 (+Ack/Nack from controller)\r When acknowledged from controller, the next (optional, depending on BCR.BCR2) transmitted IBI payload data is defined by CR.DCNT[15:0] and must be consistently programmed vs the maximum IBI payload data size which is defined by IBIDR.IBIP[2:0].\r Others: reserved"
      bit_offset: 27
      bit_size: 4
      enum: CR_MTYPE
    - name: MEND
      description: message end type (when the I3C is acting as controller)
      bit_offset: 31
      bit_size: 1
      enum: CR_MEND
fieldset/CRCAPR:
  description: "I3C controller-role capability register "
  fields:
    - name: CAPDHOFF
      description: "delayed controller-role hand-off\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and indicates if this target I3C may need additional time to process a controller-role hand-off requested by the current controller.\r This bit is used to return the CRCAP2 byte in response to the GETCAPS CCC format 2."
      bit_offset: 3
      bit_size: 1
      enum: CAPDHOFF
    - name: CAPGRP
      description: "group management support (when acting as controller)\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and indicates if the I3C is able to support group management when it acts as a controller (after controller-role hand-off) via emitted DEFGRPA, RSTGRPA, and SETGRPA CCC.\r This bit is used to return the CRCAP1 byte in response to the GETCAPS CCC format 2."
      bit_offset: 9
      bit_size: 1
      enum: CAPGRP
fieldset/CR_ALTERNATE:
  description: I3C message control register alternate
  fields:
    - name: DCNT
      description: "count of data to transfer during a read or write message, in bytes (when I3C is acting as controller)\r Linear encoding up to 64 Kbytes -1.\r ..."
      bit_offset: 0
      bit_size: 16
      enum: CR_ALTERNATE_DCNT
    - name: CCC
      description: "8-bit CCC code (when I3C is acting as controller)\r If Bit[23]=CCC[7]=1, this is the 1st part of an I3C SDR direct CCC command.\r If Bit[23]=CCC[7]=0, this is an I3C SDR broadcast CCC command (including ENTDAA and ENTHDR0)."
      bit_offset: 16
      bit_size: 8
    - name: MTYPE
      description: "message type (when I3C is acting as controller)\r Bits[23:16] (CCC[7:0]) is the emitted 8-bit CCC code\r If Bit[23]=CCC[7]=1: this is the 1st part of an I3C SDR direct CCC command\r The transferred direct CCC command message is:\r {S / S+7ΓÇÖh7E +RnW=0 / Sr+*} + (direct CCC + T) + (8-bit Data + T)* + Sr\r After a S (START), depending on CFGR.NOARBH, the arbitrable header (7ΓÇÖh7E+RnW=0) is inserted or not.\r Sr+*: after a Sr (Repeated Start), the hardware automatically inserts (7ΓÇÖh7E+R/W).\r If Bit[23]=CCC[7]=0: this is an I3C SDR broadcast CCC command (including ENTDAA and ENTHDR0)\r The transferred broadcast CCC command message is:\r {S / S+7ΓÇÖh7E +RnW=0 / Sr+*} + (broadcast CCC + T) + (8-bit Data + T)* + Sr/P\r After a S (START), depending on CFGR.NOARBH, the arbitrable header (7ΓÇÖh7E+RnW=0) is inserted or not.\r Sr+*: after a Sr (Repeated Start), the hardware automatically inserts (7ΓÇÖh7E+R/W).\r others: reserved"
      bit_offset: 27
      bit_size: 4
      enum: CR_ALTERNATE_MTYPE
    - name: MEND
      description: message end type (when I3C is acting as controller)
      bit_offset: 31
      bit_size: 1
      enum: CR_ALTERNATE_MEND
fieldset/DCR:
  description: "I3C device characteristics register "
  fields:
    - name: DCR
      description: "device characteristics ID\r others: ID to describe the type of the I3C sensor/device\r Note: The latest MIPI DCR ID assignments are available at: https://www.mipi.org/MIPI_device_characteristics_register"
      bit_offset: 0
      bit_size: 8
      enum: DCR
fieldset/DEVR0:
  description: "I3C own device characteristics register "
  fields:
    - name: DAVAL
      description: "dynamic address is valid (when the I3C is acting as target)\r When the I3C is acting as controller, this field can be written by software, for validating its own dynamic address, for example before a controller-role hand-off.\r When the I3C is acting as target, this field is asserted by hardware on the acknowledge of the broadcast ENTDAA CCC or the direct SETNEWDA CCC, and this field is cleared by hardware on the acknowledge of the broadcast RSTDAA CCC."
      bit_offset: 0
      bit_size: 1
    - name: DA
      description: "7-bit dynamic address\r When the I3C is acting as controller, this field can be written by software, for defining its own dynamic address.\r When the I3C is acting as target, this field is updated by hardware on the reception of either the broadcast ENTDAA CCC or the direct SETNEWDA CCC."
      bit_offset: 1
      bit_size: 7
    - name: IBIEN
      description: "IBI request enable (when the I3C is acting as target)\r This field is initially written by software when CFGR.EN=0, and is updated by hardware on the reception of DISEC CCC with DISINT=1 (i.e. cleared) and the reception of ENEC CCC with ENINT=1 (i.e. set)."
      bit_offset: 16
      bit_size: 1
    - name: CREN
      description: "controller-role request enable (when the I3C is acting as target)\r This field is initially written by software when CFGR.EN=0, and is updated by hardware on the reception of DISEC CCC with DISCR=1 (i.e. cleared) and the reception of ENEC CCC with ENCR=1 (i.e. set)."
      bit_offset: 17
      bit_size: 1
      enum: CREN
    - name: HJEN
      description: "hot-join request enable (when the I3C is acting as target)\r This field is initially written by software when CFGR.EN=0, and is updated by hardware on the reception of DISEC CCC with DISHJ=1 (i.e. cleared) and the reception of ENEC CCC with ENHJ=1 (i.e. set)."
      bit_offset: 19
      bit_size: 1
      enum: HJEN
    - name: AS
      description: "activity state (when the I3C is acting as target)\r This read field is updated by hardware on the reception of a ENTASx CCC (enter activity state, with x=0-3):"
      bit_offset: 20
      bit_size: 2
      enum: AS
    - name: RSTACT
      description: "reset action/level on received reset pattern (when the I3C is acting as target)\r This read field is used by hardware on the reception of a direct read RSTACT CCC in order to return the corresponding data byte on the I3C bus.\r This read field is updated by hardware on the reception of a broadcast or direct write RSTACT CCC (target reset action).\r Only the defining bytes 0x00, 0x01 and 0x02 are mapped, and RSTACT[1:0] = Defining Byte[1:0].\r a) partially reset the I3C peripheral, by a write and clear of the enable bit of the i3C\r configuration register (i.e. write CFGR.EN=0). This reset the I3C bus interface\r and the I3C kernel sub-parts, without modifying the content of the I3C APB registers\r (excepted the CFGR.EN bit).\r b) reset fully the I3C peripheral including all its registers via a write and set to the I3C\r reset control bit of the RCC (Reset and Clock Controller) register.\r a system reset. This has the same impact as a pin reset (i.e. NRST=0) (refer to RCC functional description - Reset part):\r ΓÇô the software writes and set the AICR.SYSRESETREQ register control bit, when the\r device is controlled by a CortexTM-M.\r ΓÇô the software writes and set the RCC_GRSTCSETR.SYSRST=1, when the device is\r controlled by a CortexTM-A."
      bit_offset: 22
      bit_size: 2
      enum: RSTACT
    - name: RSTVAL
      description: "reset action is valid (when the I3C is acting as target)\r This read bit is asserted by hardware to indicate that the RTSACT[1:0] field has been updated on the reception of a broadcast or direct write RSTACT CCC (target reset action) and is valid.\r This field is cleared by hardware when the target receives a frame start.\r If RSTVAL=1: when the RSTF is asserted (and/or the corresponding interrupt if enabled), DEVR0.RSTACT[1:0] dictates the reset action to be performed by the software if any.\r If RSTVAL=0: when the RSTF is asserted (and/or the corresponding interrupt if enabled), the software should issue an I3C reset after a first detected reset pattern, and a system reset on the second one."
      bit_offset: 24
      bit_size: 1
fieldset/DEVR1:
  description: I3C device 1 characteristics register
  fields:
    - name: DA
      description: "assigned I3C dynamic address to target x (when the I3C is acting as controller)\r When the I3C is acting as controller, this field should be written by software to store the 7-bit dynamic address that the controller sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged by the target x.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 1
      bit_size: 7
    - name: IBIACK
      description: "IBI request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a IBI request from target x:\r - After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another IBI request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the controller logs the IBI payload data, if any, depending on DEVRx.IBIDEN.\r - The software is notified by the IBI flag (i.e. EVR.IBIF=1) and/or the corresponding interrupt if enabled;\r - Independently from IBIACK configuration for this or other devices, further IBI request(s) are NACKed until IBI request flag (i.e. EVR.IBIF) and controller-role request flag (i.e. EVR.CRF) are both cleared."
      bit_offset: 16
      bit_size: 1
      enum: DEVR1_IBIACK
    - name: CRACK
      description: "controller-role request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a controller-role request from target x:\r After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another controller-role request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the message continues as initially programmed. The software is notified by the controller-role request flag (i.e. EVR.CRF=1) and/or the corresponding interrupt if enabled; For effectively granting the controller-role to the requesting secondary controller, software should issue a GETACCCR (formerly known as GETACCMST), followed by a STOP.\r - Independently of CRACK configuration for this or other devices, further controller-role request(s) are NACKed until controller-role request flag (i.e. EVR.CRF) and IBI flag (i.e. EVR.IBIF) are both cleared."
      bit_offset: 17
      bit_size: 1
      enum: DEVR1_CRACK
    - name: IBIDEN
      description: "IBI data enable (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit should be written by software to store the BCR[2] bit as received from the target x during broadcast ENTDAA or direct GETBCR CCC via the received RDR.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 18
      bit_size: 1
      enum: DEVR1_IBIDEN
    - name: SUSP
      description: "suspend/stop I3C transfer on received IBI (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is used to receive an IBI from target x with pending read notification feature (i.e. with received MDB[7:5]=3ΓÇÖb101).\r If this bit is set, when an IBI is received (i.e. EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is automatically flushed by hardware; to avoid a next private read communication issue if a previous private read message to the target x was stored in the C-FIFO."
      bit_offset: 19
      bit_size: 1
      enum: DEVR1_SUSP
    - name: DIS
      description: "DA[6:0] write disabled (when the I3C is acting as controller)\r When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1, this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0] and IBIDEN values.\r Then, to be able to next modify DA[6:0] or IBIDEN, the software must wait for this field DIS to be de-asserted by hardware (i.e. polling on DIS=0) before modifying these two assigned values to the target x. Indeed, the target may be requesting an IBI or a controller-role meanwhile the controller intends to modify DA[6:0] or IBIDEN."
      bit_offset: 31
      bit_size: 1
fieldset/DEVR2:
  description: I3C device 2 characteristics register
  fields:
    - name: DA
      description: "assigned I3C dynamic address to target x (when the I3C is acting as controller)\r When the I3C is acting as controller, this field should be written by software to store the 7-bit dynamic address that the controller sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged by the target x.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 1
      bit_size: 7
    - name: IBIACK
      description: "IBI request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a IBI request from target x:\r - After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another IBI request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the controller logs the IBI payload data, if any, depending on DEVRx.IBIDEN.\r - The software is notified by the IBI flag (i.e. EVR.IBIF=1) and/or the corresponding interrupt if enabled;\r - Independently from IBIACK configuration for this or other devices, further IBI request(s) are NACKed until IBI request flag (i.e. EVR.IBIF) and controller-role request flag (i.e. EVR.CRF) are both cleared."
      bit_offset: 16
      bit_size: 1
      enum: DEVR2_IBIACK
    - name: CRACK
      description: "controller-role request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a controller-role request from target x:\r After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another controller-role request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the message continues as initially programmed. The software is notified by the controller-role request flag (i.e. EVR.CRF=1) and/or the corresponding interrupt if enabled; For effectively granting the controller-role to the requesting secondary controller, software should issue a GETACCCR (formerly known as GETACCMST), followed by a STOP.\r - Independently of CRACK configuration for this or other devices, further controller-role request(s) are NACKed until controller-role request flag (i.e. EVR.CRF) and IBI flag (i.e. EVR.IBIF) are both cleared."
      bit_offset: 17
      bit_size: 1
      enum: DEVR2_CRACK
    - name: IBIDEN
      description: "IBI data enable (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit should be written by software to store the BCR[2] bit as received from the target x during broadcast ENTDAA or direct GETBCR CCC via the received RDR.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 18
      bit_size: 1
      enum: DEVR2_IBIDEN
    - name: SUSP
      description: "suspend/stop I3C transfer on received IBI (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is used to receive an IBI from target x with pending read notification feature (i.e. with received MDB[7:5]=3ΓÇÖb101).\r If this bit is set, when an IBI is received (i.e. EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is automatically flushed by hardware; to avoid a next private read communication issue if a previous private read message to the target x was stored in the C-FIFO."
      bit_offset: 19
      bit_size: 1
      enum: DEVR2_SUSP
    - name: DIS
      description: "DA[6:0] write disabled (when the I3C is acting as controller)\r When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1, this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0] and IBIDEN values.\r Then, to be able to next modify DA[6:0] or IBIDEN, the software must wait for this field DIS to be de-asserted by hardware (i.e. polling on DIS=0) before modifying these two assigned values to the target x. Indeed, the target may be requesting an IBI or a controller-role meanwhile the controller intends to modify DA[6:0] or IBIDEN."
      bit_offset: 31
      bit_size: 1
      enum: DEVR2_DIS
fieldset/DEVR3:
  description: I3C device 3 characteristics register
  fields:
    - name: DA
      description: "assigned I3C dynamic address to target x (when the I3C is acting as controller)\r When the I3C is acting as controller, this field should be written by software to store the 7-bit dynamic address that the controller sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged by the target x.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 1
      bit_size: 7
    - name: IBIACK
      description: "IBI request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a IBI request from target x:\r - After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another IBI request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the controller logs the IBI payload data, if any, depending on DEVRx.IBIDEN.\r - The software is notified by the IBI flag (i.e. EVR.IBIF=1) and/or the corresponding interrupt if enabled;\r - Independently from IBIACK configuration for this or other devices, further IBI request(s) are NACKed until IBI request flag (i.e. EVR.IBIF) and controller-role request flag (i.e. EVR.CRF) are both cleared."
      bit_offset: 16
      bit_size: 1
      enum: DEVR3_IBIACK
    - name: CRACK
      description: "controller-role request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a controller-role request from target x:\r After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another controller-role request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the message continues as initially programmed. The software is notified by the controller-role request flag (i.e. EVR.CRF=1) and/or the corresponding interrupt if enabled; For effectively granting the controller-role to the requesting secondary controller, software should issue a GETACCCR (formerly known as GETACCMST), followed by a STOP.\r - Independently of CRACK configuration for this or other devices, further controller-role request(s) are NACKed until controller-role request flag (i.e. EVR.CRF) and IBI flag (i.e. EVR.IBIF) are both cleared."
      bit_offset: 17
      bit_size: 1
      enum: DEVR3_CRACK
    - name: IBIDEN
      description: "IBI data enable (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit should be written by software to store the BCR[2] bit as received from the target x during broadcast ENTDAA or direct GETBCR CCC via the received RDR.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 18
      bit_size: 1
      enum: DEVR3_IBIDEN
    - name: SUSP
      description: "suspend/stop I3C transfer on received IBI (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is used to receive an IBI from target x with pending read notification feature (i.e. with received MDB[7:5]=3ΓÇÖb101).\r If this bit is set, when an IBI is received (i.e. EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is automatically flushed by hardware; to avoid a next private read communication issue if a previous private read message to the target x was stored in the C-FIFO."
      bit_offset: 19
      bit_size: 1
      enum: DEVR3_SUSP
    - name: DIS
      description: "DA[6:0] write disabled (when the I3C is acting as controller)\r When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1, this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0] and IBIDEN values.\r Then, to be able to next modify DA[6:0] or IBIDEN, the software must wait for this field DIS to be de-asserted by hardware (i.e. polling on DIS=0) before modifying these two assigned values to the target x. Indeed, the target may be requesting an IBI or a controller-role meanwhile the controller intends to modify DA[6:0] or IBIDEN."
      bit_offset: 31
      bit_size: 1
      enum: DEVR3_DIS
fieldset/DEVR4:
  description: I3C device 4 characteristics register
  fields:
    - name: DA
      description: "assigned I3C dynamic address to target x (when the I3C is acting as controller)\r When the I3C is acting as controller, this field should be written by software to store the 7-bit dynamic address that the controller sends via a broadcast ENTDAA or a direct SETNEWDA CCC which has been acknowledged by the target x.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 1
      bit_size: 7
    - name: IBIACK
      description: "IBI request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a IBI request from target x:\r - After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another IBI request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the controller logs the IBI payload data, if any, depending on DEVRx.IBIDEN.\r - The software is notified by the IBI flag (i.e. EVR.IBIF=1) and/or the corresponding interrupt if enabled;\r - Independently from IBIACK configuration for this or other devices, further IBI request(s) are NACKed until IBI request flag (i.e. EVR.IBIF) and controller-role request flag (i.e. EVR.CRF) are both cleared."
      bit_offset: 16
      bit_size: 1
      enum: DEVR4_IBIACK
    - name: CRACK
      description: "controller-role request acknowledge (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is written by software to define the acknowledge policy to be applied on the I3C bus on the reception of a controller-role request from target x:\r After the NACK, the message continues as initially programmed (the target is aware of the NACK and can emit another controller-role request later on)\r - The field DIS is asserted by hardware to protect DA[6:0] from being modified by software meanwhile the hardware can store internally the current DA[6:0] into the kernel clock domain.\r - After the ACK, the message continues as initially programmed. The software is notified by the controller-role request flag (i.e. EVR.CRF=1) and/or the corresponding interrupt if enabled; For effectively granting the controller-role to the requesting secondary controller, software should issue a GETACCCR (formerly known as GETACCMST), followed by a STOP.\r - Independently of CRACK configuration for this or other devices, further controller-role request(s) are NACKed until controller-role request flag (i.e. EVR.CRF) and IBI flag (i.e. EVR.IBIF) are both cleared."
      bit_offset: 17
      bit_size: 1
      enum: DEVR4_CRACK
    - name: IBIDEN
      description: "IBI data enable (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit should be written by software to store the BCR[2] bit as received from the target x during broadcast ENTDAA or direct GETBCR CCC via the received RDR.\r Writing to this field has no impact when the read field DEVRx.DIS=1."
      bit_offset: 18
      bit_size: 1
      enum: DEVR4_IBIDEN
    - name: SUSP
      description: "suspend/stop I3C transfer on received IBI (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit is used to receive an IBI from target x with pending read notification feature (i.e. with received MDB[7:5]=3ΓÇÖb101).\r If this bit is set, when an IBI is received (i.e. EVR.IBIF=1), a Stop is emitted on the I3C bus and the C-FIFO is automatically flushed by hardware; to avoid a next private read communication issue if a previous private read message to the target x was stored in the C-FIFO."
      bit_offset: 19
      bit_size: 1
      enum: DEVR4_SUSP
    - name: DIS
      description: "DA[6:0] write disabled (when the I3C is acting as controller)\r When the I3C is acting as controller, once that software set IBIACK=1 or CRACK=1, this read bit is set by hardware (i.e. DIS=1) to lock the configured DA[6:0] and IBIDEN values.\r Then, to be able to next modify DA[6:0] or IBIDEN, the software must wait for this field DIS to be de-asserted by hardware (i.e. polling on DIS=0) before modifying these two assigned values to the target x. Indeed, the target may be requesting an IBI or a controller-role meanwhile the controller intends to modify DA[6:0] or IBIDEN."
      bit_offset: 31
      bit_size: 1
      enum: DEVR4_DIS
fieldset/EPIDR:
  description: "I3C extended provisioned ID register "
  fields:
    - name: MIPIID
      description: "4-bit MIPI Instance ID\r This field is written by software to set and identify individually each instance of this I3C IP with a specific number on a single I3C bus.\r This field represents the bits[15:12] of the 48-bit provisioned ID.\r Note: The bits[11:0] of the provisioned ID may be 0."
      bit_offset: 12
      bit_size: 4
    - name: IDTSEL
      description: "provisioned ID type selector\r This field is set as 0 i.e. vendor fixed value.\r This field represents the bit[32] of the 48-bit provisioned ID.\r Note: The bits[31:16] of the provisioned ID may be 0."
      bit_offset: 16
      bit_size: 1
    - name: MIPIMID
      description: "15-bit MIPI manufacturer ID\r This read field is the 15-bit STMicroelectronics MIPI ID i.e. 0x0104.\r This field represents the bits[47:33] of the 48-bit provisioned ID."
      bit_offset: 17
      bit_size: 15
fieldset/EVR:
  description: "I3C event register "
  fields:
    - name: CFEF
      description: "C-FIFO empty flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that the C-FIFO is empty when controller, and that the CR register contains no control word (i.e. none IBI/CR/HJ request) when target.\r This flag is de-asserted by hardware to indicate that the C-FIFO is not empty when controller, and that the CR register contains one control word (i.e. a pending IBI/CR/HJ request) when target.\r Note: When the I3C is acting as controller, if the C-FIFO and TX-FIFO preload is configured (i.e. CFGR.TMODE=1), the software must wait for TXFEF=1 and CFEF=1 before starting a new frame transfer."
      bit_offset: 0
      bit_size: 1
    - name: TXFEF
      description: "TX-FIFO empty flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that the TX-FIFO is empty.\r This flag is de-asserted by hardware to indicate that the TX-FIFO is not empty.\r Note: When the I3C is acting as controller, if the C-FIFO and TX-FIFO preload is configured (i.e. CFGR.TMODE=1), the software must wait for TXFEF=1 and CFEF=1 before starting a new frame transfer."
      bit_offset: 1
      bit_size: 1
    - name: CFNFF
      description: "C-FIFO not full flag (when the I3C is acting as controller)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that a control word is to be written to the C-FIFO.\r This flag is de-asserted by hardware to indicate that a control word is not to be written to the C-FIFO.\r Note: The software must wait for CFNFF=1 (by polling or via the enabled interrupt) before writing to C-FIFO (i.e. writing to CR)."
      bit_offset: 2
      bit_size: 1
    - name: SFNEF
      description: "S-FIFO not empty flag (when the I3C is acting as controller)\r When the I3C is acting as controller, if the S-FIFO is enabled (i.e. CFGR.RMODE=1), this flag is asserted by hardware to indicate that a status word is to be read from the S-FIFO.\r This flag is de-asserted by hardware to indicate that a status word is not to be read from the S-FIFO."
      bit_offset: 3
      bit_size: 1
    - name: TXFNFF
      description: "TX-FIFO not full flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that a data byte/word is to be written to the TX-FIFO.\r This flag is de-asserted by hardware to indicate that a data byte/word is not to be written to the TX-FIFO.\r Note: The software must wait for TXFNFF=1 (by polling or via the enabled interrupt) before writing to TX-FIFO (i.e. writing to TDR or TDWR depending on CFGR.TXTHRES).\r Note: When the I3C is acting as target, if the software intends to use the TXFNFF flag for writing into TDR/TDWR, it must have configured and set the TX-FIFO preload (i.e. write TGTTDR.PRELOAD)."
      bit_offset: 4
      bit_size: 1
    - name: RXFNEF
      description: "RX-FIFO not empty flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that a data byte is to be read from the RX-FIFO.\r This flag is de-asserted by hardware to indicate that a data byte is not to be read from the RX-FIFO.\r Note: The software must wait for RXFNEF=1 (by polling or via the enabled interrupt) before reading from RX-FIFO (i.e. writing to RDR or RDWR depending on CFGR.RXTHRES)."
      bit_offset: 5
      bit_size: 1
    - name: TXLASTF
      description: "last written data byte/word flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that the last data byte/word (depending on CFGR.TXTHRES) of a message is to be written to the TX-FIFO.\r This flag is de-asserted by hardware when the last data byte/word of a message is written."
      bit_offset: 6
      bit_size: 1
    - name: RXLASTF
      description: "last read data byte/word flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that the last data byte/word (depending on CFGR.RXTHRES) of a message is to be read from the RX-FIFO.\r This flag is de-asserted by hardware when the last data byte/word of a message is read."
      bit_offset: 7
      bit_size: 1
    - name: FCF
      description: "frame complete flag (whatever the I3C is acting as controller/target)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that a frame has been (normally) completed on the I3C bus, i.e when a stop is issued.\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a message addressed to/by this target has been (normally) completed on the I3C bus, i.e when a next stop or repeated start is then issued by the controller.\r This flag is cleared when software writes 1 into corresponding CEVR.CFCF bit."
      bit_offset: 9
      bit_size: 1
    - name: RXTGTENDF
      description: "target-initiated read end flag (when the I3C is acting as controller)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that the target has prematurely ended a read transfer.\r Then, software should read SR to get more information on the prematurely read transfer.\r This flag is cleared when software writes 1 into corresponding CEVR.CRXTGTENDF bit."
      bit_offset: 10
      bit_size: 1
    - name: ERRF
      description: "flag (whatever the I3C is acting as controller/target)\r This flag is asserted by hardware to indicate that an error occurred.Then, software should read SER to get the error type.\r This flag is cleared when software writes 1 into corresponding CEVR.CERRF bit."
      bit_offset: 11
      bit_size: 1
    - name: IBIF
      description: "IBI flag (when the I3C is acting as controller)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that an IBI request has been received.\r This flag is cleared when software writes 1 into corresponding CEVR.CIBIF bit."
      bit_offset: 15
      bit_size: 1
    - name: IBIENDF
      description: "IBI end flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a IBI transfer has been received and completed (IBI acknowledged and IBI data bytes read by controller if any).\r This flag is cleared when software writes 1 into corresponding CEVR.CIBIENDF bit."
      bit_offset: 16
      bit_size: 1
    - name: CRF
      description: "controller-role request flag (when the I3C is acting as controller)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that a controller-role request has been acknowledged and completed (by hardware). The software should then issue a GETACCCR CCC (get accept controller role) for the controller-role hand-off procedure.\r This flag is cleared when software writes 1 into corresponding CEVR.CCRF bit."
      bit_offset: 17
      bit_size: 1
    - name: CRUPDF
      description: "controller-role update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that it has now gained the controller role after the completed controller-role hand-off procedure.\r This flag is cleared when software writes 1 into corresponding CEVR.CCRUPDF bit."
      bit_offset: 18
      bit_size: 1
    - name: HJF
      description: "hot-join flag (when the I3C is acting as controller)\r When the I3C is acting as controller, this flag is asserted by hardware to indicate that an hot join request has been received.\r This flag is cleared when software writes 1 into corresponding CEVR.CHJF bit."
      bit_offset: 19
      bit_size: 1
    - name: WKPF
      description: "wakeup/missed start flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a start has been detected (i.e. a SDA falling edge followed by a SCL falling edge) but on the next SCL falling edge, the I3C kernel clock is (still) gated. Thus an I3C bus transaction may have been lost by the target.\r The corresponding interrupt may be used to wakeup the device from a low power mode (Sleep or Stop mode).\r This flag is cleared when software writes 1 into corresponding CEVR.CWKPF bit."
      bit_offset: 21
      bit_size: 1
    - name: GETF
      description: "get flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that any direct CCC of get type (GET*** CCC) has been received.\r This flag is cleared when software writes 1 into corresponding CEVR.CGETF bit."
      bit_offset: 22
      bit_size: 1
    - name: STAF
      description: "get status flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a direct GETSTATUS CCC (get status) has been received.\r This flag is cleared when software writes 1 into corresponding CEVR.CSTAF bit."
      bit_offset: 23
      bit_size: 1
    - name: DAUPDF
      description: "dynamic address update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a dynamic address update has been received via any of the broadcast ENTDAA, RSTDAA and direct SETNEWDA CCC.\r Then, software should read DEVR0.DA[6:0] to get the maximum write length value.\r This flag is cleared when software writes 1 into corresponding CEVR.CDAUPDF bit."
      bit_offset: 24
      bit_size: 1
    - name: MWLUPDF
      description: "maximum write length update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a direct SETMWL CCC (set max write length) has been received.\r Then, software should read MAXWLR.MWL[15:0] to get the maximum write length value.\r This flag is cleared when software writes 1 into corresponding CEVR.CMWLUPDF bit."
      bit_offset: 25
      bit_size: 1
    - name: MRLUPDF
      description: "maximum read length update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a direct SETMRL CCC (set max read length) has been received.\r Then, software should read MAXRLR.MRL[15:0] to get the maximum read length value.\r This flag is cleared when software writes 1 into corresponding CEVR.CMRLUPDF bit."
      bit_offset: 26
      bit_size: 1
    - name: RSTF
      description: "reset pattern flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that a reset pattern has been detected (i.e. 14 SDA transitions while SCL is low, followed by repeated start, then stop).\r Then, software should read DEVR0.RSTACT[1:0] and DEVR0.RSTVAL, to know what reset level is required.\r If RSTVAL=1: when the RSTF is asserted (and/or the corresponding interrupt if enabled), DEVR0.RSTACT[1:0] dictates the reset action to be performed by the software if any.\r If RSTVAL=0: when the RSTF is asserted (and/or the corresponding interrupt if enabled), the software should issue an I3C reset after a first detected reset pattern, and a system reset on the second one.\r The corresponding interrupt may be used to wakeup the device from a low power mode (Sleep or Stop mode).\r This flag is cleared when software writes 1 into corresponding CEVR.CRSTF bit."
      bit_offset: 27
      bit_size: 1
    - name: ASUPDF
      description: "activity state update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that the direct or broadcast ENTASx CCC (with x=0...3) has been received.\r Then, software should read DEVR0.AS[1:0].\r This flag is cleared when software writes 1 into corresponding CEVR.CASUPDF bit."
      bit_offset: 28
      bit_size: 1
    - name: INTUPDF
      description: "interrupt/controller-role/hot-join update flag (when the I3C is acting as target)\r When the I3C is acting as target, this flag is asserted by hardware to indicate that the direct or broadcast ENEC/DISEC CCC (enable/disable target events) has been received, where a target event is either an interrupt/IBI request, a controller-role request, or an hot-join request.\r Then, software should read respectively DEVR0.IBIEN, DEVR0.CREN or DEVR0.HJEN.\r This flag is cleared when software writes 1 into corresponding CEVR.CINTUPDF bit."
      bit_offset: 29
      bit_size: 1
    - name: DEFF
      description: "DEFTGTS flag (when the I3C is acting as target)\r When the I3C is acting as target (and is typically controller capable), this flag is asserted by hardware to indicate that the broadcast DEFTGTS CCC (define list of targets) has been received.\r Then, software may store the received data for when getting the controller role.\r This flag is cleared when software writes 1 into corresponding CEVR.CDEFF bit."
      bit_offset: 30
      bit_size: 1
    - name: GRPF
      description: "group addressing flag (when the I3C is acting as target)\r When the I3C is acting as target (and is typically controller capable), this flag is asserted by hardware to indicate that the broadcast DEFGRPA CCC (define list of group addresses) has been received.\r Then, software may store the received data for when getting the controller role.\r This flag is cleared when software writes 1 into corresponding CEVR.CGRPF bit."
      bit_offset: 31
      bit_size: 1
fieldset/GETCAPR:
  description: "I3C get capability register "
  fields:
    - name: CAPPEND
      description: "IBI MDB support for pending read notification\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and indicates the support (or not) of the pending read notification via the IBI MDB[7:0] value.\r This bit is used to return the GETCAP3 byte in response to the GETCAPS CCC format 1."
      bit_offset: 14
      bit_size: 1
      enum: CAPPEND
fieldset/GETMXDSR:
  description: "I3C get capability register "
  fields:
    - name: HOFFAS
      description: "controller hand-off activity state\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and indicates in which initial activity state the (other) current controller should expect the I3C bus after a controller-role hand-off to this controller-capable I3C, when returning the defining byte CRHDLY (0x91) to a GETMXDS CCC.\r This 2-bit field is used to return the CRHDLY1 byte in response to the GETCAPS CCC format 3, in order to state which is the activity state of this I3C when becoming controller after a controller-role hand-off, and consequently the time the former controller should wait before testing this I3C to be confirmed its ownership."
      bit_offset: 0
      bit_size: 2
      enum: HOFFAS
    - name: FMT
      description: GETMXDS CCC format
      bit_offset: 8
      bit_size: 2
      enum: FMT
    - name: RDTURN
      description: "programmed byte of the 3-byte MaxRdTurn (maximum read turnaround byte)\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and writes the value of the selected byte (via the FMT[1:0] field) of the 3-byte MaxRdTurn which is returned in response to the GETMXDS CCC format 2 to encode the maximum read turnaround time."
      bit_offset: 16
      bit_size: 8
    - name: TSCO
      description: "clock-to-data turnaround time (tSCO)\r This bit is written by software during bus initialization (i.e. CFGR.EN=0) and is used to specify the clock-to-data turnaround time tSCO (vs the value of 12 ns). This bit is used by the hardware in response to the GETMXDS CCC to return the encoded clock-to-data turnaround time via the returned MaxRd[5:3] bits."
      bit_offset: 24
      bit_size: 1
      enum: TSCO
fieldset/IBIDR:
  description: "I3C IBI payload data register "
  fields:
    - name: IBIDB0
      description: "8-bit IBI payload data (earliest byte on I3C bus, i.e. MDB[7:0] mandatory data byte)."
      bit_offset: 0
      bit_size: 8
    - name: IBIDB1
      description: "8-bit IBI payload data (next byte on I3C bus after IBIDB0[7:0])."
      bit_offset: 8
      bit_size: 8
    - name: IBIDB2
      description: "8-bit IBI payload data (next byte on I3C bus after IBIDB1[7:0])."
      bit_offset: 16
      bit_size: 8
    - name: IBIDB3
      description: 8-bit IBI payload data (latest byte on I3C bus).
      bit_offset: 24
      bit_size: 8
fieldset/IER:
  description: "I3C interrupt enable register "
  fields:
    - name: CFNFIE
      description: C-FIFO not full interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 2
      bit_size: 1
      enum: CFNFIE
    - name: SFNEIE
      description: S-FIFO not empty interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 3
      bit_size: 1
    - name: TXFNFIE
      description: TX-FIFO not full interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 4
      bit_size: 1
    - name: RXFNEIE
      description: RX-FIFO not empty interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 5
      bit_size: 1
    - name: FCIE
      description: frame complete interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 9
      bit_size: 1
      enum: FCIE
    - name: RXTGTENDIE
      description: target-initiated read end interrupt enable (when the I3C is acting as controller)
      bit_offset: 10
      bit_size: 1
      enum: RXTGTENDIE
    - name: ERRIE
      description: error interrupt enable (whatever the I3C is acting as controller/target)
      bit_offset: 11
      bit_size: 1
      enum: ERRIE
    - name: IBIIE
      description: IBI request interrupt enable (when the I3C is acting as controller)
      bit_offset: 15
      bit_size: 1
    - name: IBIENDIE
      description: IBI end interrupt enable (when the I3C is acting as target)
      bit_offset: 16
      bit_size: 1
    - name: CRIE
      description: controller-role request interrupt enable (when the I3C is acting as controller)
      bit_offset: 17
      bit_size: 1
      enum: CRIE
    - name: CRUPDIE
      description: controller-role update interrupt enable (when the I3C is acting as target)
      bit_offset: 18
      bit_size: 1
      enum: CRUPDIE
    - name: HJIE
      description: hot-join interrupt enable (when the I3C is acting as controller)
      bit_offset: 19
      bit_size: 1
      enum: HJIE
    - name: WKPIE
      description: wakeup interrupt enable (when the I3C is acting as target)
      bit_offset: 21
      bit_size: 1
    - name: GETIE
      description: GETxxx CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 22
      bit_size: 1
      enum: GETIE
    - name: STAIE
      description: GETSTATUS CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 23
      bit_size: 1
    - name: DAUPDIE
      description: ENTDAA/RSTDAA/SETNEWDA CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 24
      bit_size: 1
      enum: DAUPDIE
    - name: MWLUPDIE
      description: SETMWL CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 25
      bit_size: 1
    - name: MRLUPDIE
      description: SETMRL CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 26
      bit_size: 1
    - name: RSTIE
      description: reset pattern interrupt enable (when the I3C is acting as target)
      bit_offset: 27
      bit_size: 1
    - name: ASUPDIE
      description: ENTASx CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 28
      bit_size: 1
      enum: ASUPDIE
    - name: INTUPDIE
      description: ENEC/DISEC CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 29
      bit_size: 1
    - name: DEFIE
      description: DEFTGTS CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 30
      bit_size: 1
      enum: DEFIE
    - name: GRPIE
      description: DEFGRPA CCC interrupt enable (when the I3C is acting as target)
      bit_offset: 31
      bit_size: 1
      enum: GRPIE
fieldset/MAXRLR:
  description: "I3C maximum read length register "
  fields:
    - name: MRL
      description: "maximum data read length (when I3C is acting as target)\r This field is initially written by software when CFGR.EN=0 and updated by hardware on the reception of SETMRL command (with potentially also updated IBIP[2:0]).\r Software is notified of a MRL update by the EVR.MRLUPF and the corresponding interrupt if enabled.\r This field is used by hardware to return the value on the I3C bus when the target receives a GETMRL CCC."
      bit_offset: 0
      bit_size: 16
    - name: IBIP
      description: "IBI payload data size, in bytes (when I3C is acting as target)\r This field is initially written by software when CFGR.EN=0 to set the number of data bytes to be sent to the controller after an IBI request has been acknowledged.This field may be updated by hardware on the reception of SETMRL command (which potentially also updated IBIP[2:0]).\r Software is notified of a MRL update by the EVR.MRLUPF and the corresponding interrupt if enabled.\r others: same as 100"
      bit_offset: 16
      bit_size: 3
      enum: IBIP
fieldset/MAXWLR:
  description: "I3C maximum write length register "
  fields:
    - name: MWL
      description: "maximum data write length (when I3C is acting as target)\r This field is initially written by software when CFGR.EN=0 and updated by hardware on the reception of SETMWL command.\r Software is notified of a MWL update by the EVR.MWLUPF and the corresponding interrupt if enabled.\r This field is used by hardware to return the value on the I3C bus when the target receives a GETMWL CCC."
      bit_offset: 0
      bit_size: 16
fieldset/RDR:
  description: "I3C receive data byte register "
  fields:
    - name: RDB0
      description: 8-bit received data on I3C bus.
      bit_offset: 0
      bit_size: 8
fieldset/RDWR:
  description: "I3C receive data word register "
  fields:
    - name: RDB0
      description: 8-bit received data (earliest byte on I3C bus).
      bit_offset: 0
      bit_size: 8
    - name: RDB1
      description: 8-bit received data (next byte after RDB0 on I3C bus).
      bit_offset: 8
      bit_size: 8
    - name: RDB2
      description: 8-bit received data (next byte after RDB1 on I3C bus).
      bit_offset: 16
      bit_size: 8
    - name: RDB3
      description: 8-bit received data (latest byte on I3C bus).
      bit_offset: 24
      bit_size: 8
fieldset/RMR:
  description: "I3C received message register "
  fields:
    - name: IBIRDCNT
      description: "IBI received payload data count (when the I3C is configured as controller)\r When the I3C is configured as controller, this field logs the number of data bytes effectively received in the IBIDR register."
      bit_offset: 0
      bit_size: 3
    - name: RCODE
      description: "received CCC code (when the I3C is configured as target)\r When the I3C is configured as target, this field logs the received CCC code."
      bit_offset: 8
      bit_size: 8
    - name: RADD
      description: "received target address (when the I3C is configured as controller)\r When the I3C is configured as controller, this field logs the received dynamic address from the target during acknowledged IBI or controller-role request."
      bit_offset: 17
      bit_size: 7
fieldset/SER:
  description: "I3C status error register "
  fields:
    - name: CODERR
      description: "protocol error code/type\r controller detected an illegally formatted CCC\r controller detected that transmitted data on the bus is different from expected\r controller detected a not acknowledged broadcast address (7ΓÇÖhE)\r controller detected the new controller did not drive bus after controller-role hand-off\r target detected an invalid broadcast address 7ΓÇÖhE+W\r target detected a parity error on a CCC code via a parity check (vs T bit)\r target detected a parity error on a write data via a parity check (vs T bit)\r target detected a parity error on the assigned address during dynamic address arbitration via a parity check (vs PAR bit)\r target detected a 7ΓÇÖhE+R missing after Sr during dynamic address arbitration\r target detected an illegally formatted CCC\r target detected that transmitted data on the bus is different from expected\r others: reserved"
      bit_offset: 0
      bit_size: 4
      enum: CODERR
    - name: PERR
      description: protocol error
      bit_offset: 4
      bit_size: 1
      enum: PERR
    - name: STALL
      description: SCL stall error (when the I3C is acting as target)
      bit_offset: 5
      bit_size: 1
      enum: STALL
    - name: DOVR
      description: "RX-FIFO overrun or TX-FIFO underrun\r i) a TX-FIFO underrun: TX-FIFO is empty and a write data byte has to be transmitted\r ii) a RX-FIFO overrun: RX-FIFO is full and a new data byte is received"
      bit_offset: 6
      bit_size: 1
      enum: DOVR
    - name: COVR
      description: "C-FIFO underrun or S-FIFO overrun (when the I3C is acting as controller)\r i) a C-FIFO underrun: control FIFO is empty and a restart has to be emitted\r ii) a S-FIFO overrun: S-FIFO is full and a new message ends"
      bit_offset: 7
      bit_size: 1
      enum: COVR
    - name: ANACK
      description: "address not acknowledged (when the I3C is configured as controller)\r i) a legacy I2C read/write transfer\r ii) a direct CCC write transfer\r iii) the second trial of a direct CCC read transfer\r iv) a private read/write transfer"
      bit_offset: 8
      bit_size: 1
      enum: ANACK
    - name: DNACK
      description: "data not acknowledged (when the I3C is acting as controller)\r i) a legacy I2C write transfer\r ii) the second trial when sending dynamic address during ENTDAA procedure"
      bit_offset: 9
      bit_size: 1
      enum: DNACK
    - name: DERR
      description: data error (when the I3C is acting as controller)
      bit_offset: 10
      bit_size: 1
      enum: DERR
fieldset/SR:
  description: "I3C status register "
  fields:
    - name: XDCNT
      description: "data counter\r - When the I3C is acting as controller: number of targets detected on the bus\r - When the I3C is acting as target: number of transmitted bytes\r - Whatever the I3C is acting as controller or target: number of data bytes read from or transmitted on the I3C bus during the MID[7:0] message"
      bit_offset: 0
      bit_size: 16
    - name: ABT
      description: "a private read message is completed/aborted prematurely by the target (when the I3C is acting as controller)\r When the I3C is acting as controller, this bit indicates if the private read data which is transmitted by the target early terminates (i.e. the target drives T bit low earlier vs what does expect the controller in terms of programmed number of read data bytes i.e. CR.DCNT[15:0])."
      bit_offset: 17
      bit_size: 1
      enum: ABT
    - name: DIR
      description: "message direction\r Whatever the I3C is acting as controller or target, this bit indicates the direction of the related message on the I3C bus\r Note: ENTDAA CCC is considered as a write command."
      bit_offset: 18
      bit_size: 1
      enum: DIR
    - name: MID
      description: "message identifier/counter of a given frame (when the I3C is acting as controller)\r When the I3C is acting as controller, this field identifies the control word message (i.e. CR) to which the SR status register refers.\r First message of a frame is identified with MID[7:0]=0.\r This field is incremented (by hardware) on the completion of a new message control word (i.e. CR) over I3C bus. This field is reset for every new frame start."
      bit_offset: 24
      bit_size: 8
fieldset/TDR:
  description: "I3C transmit data byte register "
  fields:
    - name: TDB0
      description: 8-bit data to transmit on I3C bus.
      bit_offset: 0
      bit_size: 8
fieldset/TDWR:
  description: "I3C transmit data word register "
  fields:
    - name: TDB0
      description: 8-bit transmit data (earliest byte on I3C bus)
      bit_offset: 0
      bit_size: 8
    - name: TDB1
      description: "8-bit transmit data (next byte after TDB0[7:0] on I3C bus)."
      bit_offset: 8
      bit_size: 8
    - name: TDB2
      description: "8-bit transmit data (next byte after TDB1[7:0] on I3C bus)."
      bit_offset: 16
      bit_size: 8
    - name: TDB3
      description: 8-bit transmit data (latest byte on I3C bus).
      bit_offset: 24
      bit_size: 8
fieldset/TGTTDR:
  description: "I3C target transmit configuration register "
  fields:
    - name: TGTTDCNT
      description: "transmit data counter, in bytes (when I3C is configured as target)\r This field must be written by software in the same access when is asserted PRELOAD, in order to define the number of bytes to preload and to transmit.\r This field is updated by hardware and reports, when read, the remaining number of bytes to be loaded into the TX-FIFO."
      bit_offset: 0
      bit_size: 16
    - name: PRELOAD
      description: "preload of the TX-FIFO (when I3C is configured as target)\r This bit must be written and asserted by software in the same access when is written and defined the number of bytes to preload into the TX-FIFO and to transmit.\r This bit is cleared by hardware when all the data bytes to transmit are loaded into the TX-FIFO."
      bit_offset: 16
      bit_size: 1
      enum: PRELOAD
fieldset/TIMINGR0:
  description: "I3C timing register 0 "
  fields:
    - name: SCLL_PP
      description: "SCL low duration in I3C push-pull phases, in number of kernel clocks cycles:\r tSCLL_PP = (SCLL_PP + 1) x tI3CCLK\r SCLL_PP is used to generate tLOW (I3C) timing."
      bit_offset: 0
      bit_size: 8
    - name: SCLH_I3C
      description: "SCL high duration, used for I3C messages (both in push-pull and open-drain phases), in number of kernel clocks cycles:\r tSCLH_I3C = (SCLH_I3C + 1) x tI3CCLK\r SCLH_I3C is used to generate both tHIGH (I3C) and tHIGH_MIXED timings."
      bit_offset: 8
      bit_size: 8
    - name: SCLL_OD
      description: "SCL low duration in open-drain phases, used for legacy I2C commands and for I3C open-drain phases (address header phase following a START, not a Repeated START), in number of kernel clocks cycles:\r tSCLL_OD = (SCLL_OD + 1) x tI3CCLK\r SCLL_OD is used to generate both tLOW (I2C) and tLOW_OD timings (max. of the two)."
      bit_offset: 16
      bit_size: 8
    - name: SCLH_I2C
      description: "SCL high duration, used for legacy I2C commands, in number of kernel clocks cycles:\r tSCLH_I2C = (SCLH_I2C + 1) x tI3CCLK\r SCLH_I2C is used to generate tHIGH (I2C) timing."
      bit_offset: 24
      bit_size: 8
fieldset/TIMINGR1:
  description: "I3C timing register 1 "
  fields:
    - name: AVAL
      description: "number of kernel clock cycles, that is used whatever I3C is acting as controller or target, to set the following MIPI I3C timings, like bus available condition time:\r When the I3C is acting as target:\r for bus available condition time: it must wait for (bus available condition) time to be elapsed after a stop and before issuing a start request for an IBI or a controller-role request (i.e. bus free condition is sustained for at least tAVAL). refer to MIPI timing tAVAL = 1 ∩┐╜s. This timing is defined by:\r tAVAL = (AVAL[7:0] + 2) x tI3CCLK\r for bus idle condition time: it must wait for (bus idle condition) time to be elapsed after that both SDA and SCL are continuously high and stable before issuing a hot-join event. Refer to MIPI v1.1 timing tIDLE = 200 ∩┐╜s . This timing is defined by:\r tIDLE = (AVAL[7:0] + 2) x 200 x tI3CCLK\r When the I3C is acting as controller, it can not stall the clock beyond a maximum stall time (i.e. stall the SCL clock low), as follows:\r on first bit of assigned address during dynamic address assignment: it can not stall the clock beyond the MIPI timing tSTALLDAA = 15 ms. This timing is defined by:\r tSTALLDAA = (AVAL[7:0] + 1) x 15000 x tI3CCLK\r on ACK/NACK phase of I3C/I2C transfer, on parity bit of write data transfer, on transition bit of I3C read transfer: it can not stall the clock beyond the MIPI timing tSTALL = 100 ∩┐╜s. This timing is defined by:\r tSTALL = (AVAL[7:0] + 1) x 100 x tI3CCLK\r Whatever the I3C is acting as controller or as (controller-capable) target, during a controller-role hand-off procedure:\r The new controller must wait for a time (refer to MIPI timing tNEWCRLock) before pulling SDA low (i.e. issuing a start). And the active controller must wait for the same time while monitoring new controller and before testing the new controller by pulling SDA low. This time to wait is dependent on the defined TIMINGR1.ANSCR[1:0], as follows:\r If ASNCR[1:0]=00: tNEWCRLock = (AVAL[7:0] + 1) x tI3CCLK\r If ASNCR[1:0]=01: tNEWCRLock = (AVAL[7:0] + 1) x 100 x tI3CCLK\r If ASNCR[1:0]=10: tNEWCRLock = (AVAL[7:0] + 1) x 2000 x tI3CCLK\r If ASNCR[1:0]=11: tNEWCRLock = (AVAL[7:0] + 1) x 50000 x tI3CCLK"
      bit_offset: 0
      bit_size: 8
    - name: ASNCR
      description: "activity state of the new controller (when I3C is acting as - active- controller)\r This field indicates the time to wait before being accessed as new target, refer to the other field AVAL[7:0].\r This field can be modified only when the I3C is acting as controller."
      bit_offset: 8
      bit_size: 2
    - name: FREE
      description: "number of kernel clocks cycles that is used to set some MIPI timings like bus free condition time (when the I3C is acting as controller)\r When the I3C is acting as controller:\r for I3C start timing: it must wait for (bus free condition) time to be elapsed after a stop and before a start, refer to MIPI timings (I3C) tCAS and (I2C) tBUF. These timings are defined by:\r tBUF= tCAS = [ (FREE[6:0] + 1) x 2 - (0,5 + SDA_HD)] x tI3CCLK\r Note: for pure I3C bus: tCASmin= 38,4 ns.\r Note: for pure I3C bus: tCASmax=1∩┐╜s, 100∩┐╜s, 2ms, 50ms for respectively ENTAS0,1,2, and 3.\r Note: for mixed bus with I2C fm+ device: tBUFmin = 0,5 ∩┐╜s.\r Note: for mixed bus with I2C fm device: tBUFmin = 1,3 ∩┐╜s.\r for I3C repeated start timing: it must wait for time to be elapsed after a repeated start (i.e. SDA is de-asserted) and before driving SCL low, refer to. MIPI timing tCASr. This timing is defined by:\r tCASr = [ (FREE[6:0] + 1) x 2 - (0,5 + SDA_HD)] x tI3CCLK\r for I3C stop timing: it must wait for time to be elapsed after that the SCL clock is driven high and before the stop condition (i.e. SDA is asserted). This timing is defined by:\r tCBP = (FREE[6:0] + 1) x tI3CCLK\r for I3C repeated start timing (T-bit when controller ends read with repeated start followed by stop): it must wait for time to be elapsed after that the SCL clock is driven high and before the repeated start condition (i.e. SDA is de-asserted). This timing is defined by:\r tCBSr = (FREE[6:0] + 1) x tI3CCLK"
      bit_offset: 16
      bit_size: 7
    - name: SDA_HD
      description: "SDA hold time (when the I3C is acting as controller), in number of kernel clocks cycles (refer to MIPI timing SDA hold time in push-pull tHD_PP):"
      bit_offset: 28
      bit_size: 1
      enum: SDA_HD
fieldset/TIMINGR2:
  description: "I3C timing register 2 "
  fields:
    - name: STALLT
      description: "Controller clock stall on T-bit phase of Data enable\r The SCL is stalled during STALL x tSCLL_PP in the T-bit phase (before 9th bit). This allows the target to prepare data to be sent."
      bit_offset: 0
      bit_size: 1
    - name: STALLD
      description: "controller clock stall on PAR phase of Data enable\r The SCL is stalled during STALL x tSCLL_PP in the T-bit phase (before 9th bit). This allows the target to read received data."
      bit_offset: 1
      bit_size: 1
    - name: STALLC
      description: "controller clock stall on PAR phase of CCC enable\r The SCL is stalled during STALL x tSCLL_PP in the T-bit phase of common command code (before 9th bit). This allows the target to decode the command."
      bit_offset: 2
      bit_size: 1
    - name: STALLA
      description: "controller clock stall enable on ACK phase\r The SCL is stalled (during tSCLL_STALLas defined by STALL) in the address ACK/NACK phase (before 9th bit). This allows the target to prepare data or the controller to respond to target interrupt."
      bit_offset: 3
      bit_size: 1
      enum: STALLA
    - name: STALL
      description: "controller clock stall time, in number of kernel clock cycles\r tSCLL_STALL = STALL x tI3CCLK"
      bit_offset: 8
      bit_size: 8
enum/ABT:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no early completion/abort from the target
      value: 0
    - name: B_0x1
      description: early completion/abort from the target
      value: 1
enum/ANACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "controller detected that the static/dynamic address was not acknowledged by a target, either during:"
      value: 1
enum/AS:
  bit_size: 2
  variants:
    - name: B_0x0
      description: activity state 0
      value: 0
    - name: B_0x1
      description: activity state 1
      value: 1
    - name: B_0x2
      description: activity state 2
      value: 2
    - name: B_0x3
      description: activity state 3
      value: 3
enum/ASUPDIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/BCR0:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no limitation
      value: 0
    - name: B_0x1
      description: "limitation, as described by GETMXDSR."
      value: 1
enum/BCR2:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no data byte follows the accepted IBI
      value: 0
    - name: B_0x1
      description: at least one mandatory data byte follows the accepted IBI (and at most 4 data bytes)
      value: 1
enum/BCR6:
  bit_size: 1
  variants:
    - name: B_0x0
      description: I3C target (no controller capable)
      value: 0
    - name: B_0x1
      description: I3C controller capable
      value: 1
enum/CAPDHOFF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: this I3C does not needs additional time to process a controller-role hand-off
      value: 0
    - name: B_0x1
      description: this I3C needs additional time to process a controller-role hand-off
      value: 1
enum/CAPGRP:
  bit_size: 1
  variants:
    - name: B_0x0
      description: this I3C does not support group address capabilities
      value: 0
    - name: B_0x1
      description: this I3C supports group address capabilities (when becoming controller)
      value: 1
enum/CAPPEND:
  bit_size: 1
  variants:
    - name: B_0x0
      description: this I3C when acting as target sends an IBI request without a mandatory data byte value indicating a pending read notification
      value: 0
    - name: B_0x1
      description: "this I3C when acting as target sends an IBI request with a mandatory data byte value (i.e. a MDB[7:5]=101) indicating a pending read notification"
      value: 1
enum/CASUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.ASUPDF
      value: 1
enum/CCRF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.CRF
      value: 1
enum/CCRUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: "clear EVR.CRUPDF "
      value: 1
enum/CDAUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.DAUPDF
      value: 1
enum/CDEFF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.DEFF
      value: 1
enum/CDMAEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: DMA mode is disabled for C-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for C-FIFO
      value: 1
enum/CERRF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.ERRF
      value: 1
enum/CFCF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.FCF
      value: 1
enum/CFLUSH:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush C-FIFO
      value: 1
enum/CFNFIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/CGETF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.GETF
      value: 1
enum/CGRPF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.GRPF
      value: 1
enum/CHJF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.HJF
      value: 1
enum/CIBIENDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.IBIENDF
      value: 1
enum/CIBIF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.IBIF
      value: 1
enum/CINTUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.CINTUPDF
      value: 1
enum/CMRLUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.MRLUPDF
      value: 1
enum/CMWLUPDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.MWLUPDF
      value: 1
enum/CODERR:
  bit_size: 4
  variants:
    - name: B_0x0
      description: "CE0 error (transaction after sending CCC): "
      value: 0
    - name: B_0x1
      description: "CE1 error (monitoring error): "
      value: 1
    - name: B_0x2
      description: "CE2 error (no response to broadcast address): "
      value: 2
    - name: B_0x3
      description: "CE3 error (failed controller-role hand-off): "
      value: 3
    - name: B_0x8
      description: "TE0 error (invalid broadcast address 7ΓÇÖhE+W): "
      value: 8
    - name: B_0x9
      description: "TE1 error (CCC code): "
      value: 9
    - name: B_0xA
      description: "TE2 error (write data): "
      value: 10
    - name: B_0xB
      description: "TE3 error (assigned address during dynamic address arbitration): "
      value: 11
    - name: B_0xC
      description: "TE4 error (7ΓÇÖhE+R missing after Sr during dynamic address arbitration): "
      value: 12
    - name: B_0xD
      description: "TE5 error (transaction after detecting CCC): "
      value: 13
    - name: B_0xE
      description: "TE6 error (monitoring error): "
      value: 14
enum/COVR:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "controller detected either:"
      value: 1
enum/CREN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: controller-role request disabled
      value: 0
    - name: B_0x1
      description: controller-role request enabled
      value: 1
enum/CRIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/CRINIT:
  bit_size: 1
  variants:
    - name: B_0x0
      description: target role
      value: 0
    - name: B_0x1
      description: controller role
      value: 1
enum/CRSTF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.RSTF
      value: 1
enum/CRUPDIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/CRXTGTENDF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.RXTGTENDF
      value: 1
enum/CSTAF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.STAF
      value: 1
enum/CWKPF:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: clear EVR.WKPF
      value: 1
enum/DAUPDIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/DCR:
  bit_size: 8
  variants:
    - name: B_0x0
      description: generic device (for v1.0 devices)
      value: 0
enum/DEFIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/DERR:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "controller detected a data error during the controller-role hand-off procedure (GETACCCR CCC, formerly known as GETACCMST) when the received target address or/and the parity bit do no match. Active controller keeps controller-role."
      value: 1
enum/DIR:
  bit_size: 1
  variants:
    - name: B_0x0
      description: write
      value: 0
    - name: B_0x1
      description: read
      value: 1
enum/DNACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "controller detected that a data byte is not acknowledged by a target, either during:"
      value: 1
enum/DOVR:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "whatever controller or target, hardware detected either:"
      value: 1
enum/EN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: I3C is disabled
      value: 0
    - name: B_0x1
      description: I3C is enabled
      value: 1
enum/ERRIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/EXITPTRN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "HDR Exit Pattern is not sent after the message header (MTYPE[3:0]=0001)"
      value: 0
    - name: B_0x1
      description: "HDR Exit Pattern is sent after the message header (MTYPE[3:0]=0001) to generate an escalation fault"
      value: 1
enum/FCIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/FMT:
  bit_size: 2
  variants:
    - name: B_0x0
      description: "format 1 (2 bytes with MaxWr with no defining byte, MaxRd)"
      value: 0
    - name: B_0x1
      description: "format 2: (5 bytes with MaxWr with no defining byte, MaxRd, MaxRdTurn)"
      value: 1
    - name: B_0x2
      description: "format 2 (5 bytes with MaxWr with no defining byte, MaxRd, and middle byte of MaxRdTurn)"
      value: 2
    - name: B_0x3
      description: "format 2 (5 bytes with MaxWr with no defining byte, MaxRd, MSB of MaxRdTurn)"
      value: 3
enum/GETIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/GRPIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/HJACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: Hot Join request is NACKed
      value: 0
    - name: B_0x1
      description: Hot Join request is ACKed
      value: 1
enum/HJEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: hot-join request disabled
      value: 0
    - name: B_0x1
      description: hot-join request enabled
      value: 1
enum/HJIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/HKSDAEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: High-Keeper is disabled
      value: 0
    - name: B_0x1
      description: "High-Keeper is enabled, and the weak pull-up is effective on the T bit, instead of the open-drain class pull-up."
      value: 1
enum/HOFFAS:
  bit_size: 2
  variants:
    - name: B_0x0
      description: activity state 0 is the initial activity state of this I3C before and when becoming controller
      value: 0
    - name: B_0x1
      description: activity state 1 is the initial activity state of this I3C when becoming controller
      value: 1
    - name: B_0x2
      description: activity state 2 is the initial activity state of this I3C when becoming controller
      value: 2
    - name: B_0x3
      description: activity state 3 is the initial activity state of this I3C when becoming controller
      value: 3
enum/CR_ALTERNATE_DCNT:
  bit_size: 16
  variants:
    - name: B_0x0
      description: no data to transfer (allowed for write message and only for GET CCC read commands. Mandated value when emitting ENTDAA)
      value: 0
    - name: B_0x1
      description: 1 byte
      value: 1
    - name: B_0x2
      description: 2 bytes
      value: 2
    - name: B_0xFFFF
      description: 64 Kbytes - 1 byte
      value: 65535
enum/CR_ALTERNATE_MEND:
  bit_size: 1
  variants:
    - name: B_0x0
      description: this message from the controller ends with a Repeated START (Sr)
      value: 0
    - name: B_0x1
      description: "the message from the controller ends with a STOP (P), being the last message of a frame"
      value: 1
enum/CR_ALTERNATE_MTYPE:
  bit_size: 4
  variants:
    - name: B_0x6_WHEN_IS_ACTING_AS_CONTROLLER
      description: CCC command
      value: 6
enum/CR_DCNT:
  bit_size: 16
  variants:
    - name: B_0x0
      description: no data to transfer
      value: 0
    - name: B_0x1
      description: 1 byte
      value: 1
    - name: B_0x2
      description: 2 bytes
      value: 2
    - name: B_0xFFFF
      description: 64 Kbytes - 1 byte
      value: 65535
enum/CR_MEND:
  bit_size: 1
  variants:
    - name: B_0x0
      description: this message from controller ends with a Repeated START (Sr)
      value: 0
    - name: B_0x1
      description: "this message from controller ends with a STOP (P), being the last message of a frame"
      value: 1
enum/CR_MTYPE:
  bit_size: 4
  variants:
    - name: B_0x0_WHEN_IS_ACTING_AS_CONTROLLER
      description: "SCL output clock stops running until next control word is executed "
      value: 0
    - name: B_0x1_WHEN_IS_ACTING_AS_CONTROLLER
      description: header message
      value: 1
    - name: B_0x2_WHEN_IS_ACTING_AS_CONTROLLER
      description: private message
      value: 2
    - name: B_0x3_WHEN_IS_ACTING_AS_CONTROLLER
      description: direct message (2nd part of an I3C SDR direct CCC command)
      value: 3
    - name: B_0x4_WHEN_IS_ACTING_AS_CONTROLLER
      description: legacy I2C message
      value: 4
    - name: B_0x6_WHEN_IS_ACTING_AS_CONTROLLER
      description: reserved (for this 1st alternate register description)
      value: 6
    - name: B_0x8_WHEN_IS_ACTING_AS_TARGET
      description: hot-join request (W)
      value: 8
    - name: B_0x9_WHEN_IS_ACTING_AS_TARGET
      description: controller-role request (W)
      value: 9
    - name: B_0xA_WHEN_IS_ACTING_AS_TARGET
      description: IBI (in-band interrupt) request (R)
      value: 10
enum/DEVR1_CRACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "a controller-role request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR1_IBIACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "an IBI request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR1_IBIDEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: "the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x"
      value: 1
enum/DEVR1_SUSP:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "I3C transfer is not stopped and C-FIFO is not flushed "
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI request from target x
      value: 1
enum/DEVR2_CRACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "a controller-role request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR2_DIS:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "write to DEVRx.DA[7:0] and to DEVRx.IBIDEN is allowed"
      value: 0
    - name: B_0x1
      description: "write DEVRx.DA[7:0] and to DEVRx.IBIDEN is disabled/locked "
      value: 1
enum/DEVR2_IBIACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "an IBI request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR2_IBIDEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: "the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x"
      value: 1
enum/DEVR2_SUSP:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "I3C transfer is not stopped and C-FIFO is not flushed "
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI request from target x
      value: 1
enum/DEVR3_CRACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "a controller-role request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR3_DIS:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "write to DEVRx.DA[7:0] and to DEVRx.IBIDEN is allowed"
      value: 0
    - name: B_0x1
      description: "write DEVRx.DA[7:0] and to DEVRx.IBIDEN is disabled/locked "
      value: 1
enum/DEVR3_IBIACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "an IBI request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR3_IBIDEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: "the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x"
      value: 1
enum/DEVR3_SUSP:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "I3C transfer is not stopped and C-FIFO is not flushed "
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI request from target x
      value: 1
enum/DEVR4_CRACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: a controller-role request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "a controller-role request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR4_DIS:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "write to DEVRx.DA[7:0] and to DEVRx.IBIDEN is allowed"
      value: 0
    - name: B_0x1
      description: "write DEVRx.DA[7:0] and to DEVRx.IBIDEN is disabled/locked "
      value: 1
enum/DEVR4_IBIACK:
  bit_size: 1
  variants:
    - name: B_0x0
      description: an IBI request from target x is to be NACKed
      value: 0
    - name: B_0x1
      description: "an IBI request (with 7-bit dynamic address DA[6:0]) from target x is to be ACKed"
      value: 1
enum/DEVR4_IBIDEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no data byte follows the acknowledged IBI from target x
      value: 0
    - name: B_0x1
      description: "the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x"
      value: 1
enum/DEVR4_SUSP:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "I3C transfer is not stopped and C-FIFO is not flushed "
      value: 0
    - name: B_0x1
      description: I3C transfer is stopped and C-FIFO is flushed on a received IBI request from target x
      value: 1
enum/IBIP:
  bit_size: 3
  variants:
    - name: B_0x0
      description: null payload data size (only allowed when IC3_BCR.BCR2=0)
      value: 0
    - name: B_0x1
      description: "1 byte (i.e. mandatory data byte MDB[7:0]"
      value: 1
    - name: B_0x2
      description: "2 bytes (including first MDB[7:0])"
      value: 2
    - name: B_0x3
      description: "3 bytes (including first MDB[7:0])"
      value: 3
    - name: B_0x4
      description: "4 bytes (including first MDB[7:0])"
      value: 4
enum/NOARBH:
  bit_size: 1
  variants:
    - name: B_0x0
      description: An arbitrable header (7ΓÇÖh7E + RnW=0) is emitted after a START and before a legacy I2C message or an I3C SDR private read/write message (default).
      value: 0
    - name: B_0x1
      description: No arbitrable header
      value: 1
enum/PERR:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: "whatever controller or target, hardware detected a protocol error, as detailed in CODERR[3:0]"
      value: 1
enum/PRELOAD:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no TX-FIFO preload
      value: 0
    - name: B_0x1
      description: TX-FIFO preload
      value: 1
enum/RMODE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "S-FIFO is disabled, and the "
      value: 0
    - name: B_0x1
      description: "S-FIFO is enabled. "
      value: 1
enum/RNW:
  bit_size: 1
  variants:
    - name: B_0x0
      description: write message
      value: 0
    - name: B_0x1
      description: read message
      value: 1
enum/RSTACT:
  bit_size: 2
  variants:
    - name: B_0x0
      description: no reset action
      value: 0
    - name: B_0x1
      description: "first level of reset: the application software should either:"
      value: 1
    - name: B_0x2
      description: "second level of reset: the application software should issue a warm reset, also known as"
      value: 2
    - name: B_0x3
      description: no reset action
      value: 3
enum/RSTPTRN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: standard STOP emitted at the end of a frame
      value: 0
    - name: B_0x1
      description: HDR reset pattern is inserted before the STOP of any emitted frame that includes a RSTACT CCC command
      value: 1
enum/RXDMAEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: DMA mode is disabled for RX-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for RX-FIFO
      value: 1
enum/RXFLUSH:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush RX-FIFO
      value: 1
enum/RXTGTENDIE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
enum/RXTHRES:
  bit_size: 1
  variants:
    - name: B_0x0
      description: 1-byte threshold
      value: 0
    - name: B_0x1
      description: 4-byte threshold
      value: 1
enum/SDA_HD:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "SDA hold time = 0,5 x tI3CCLK"
      value: 0
    - name: B_0x1
      description: "SDA hold time = 1,5 x tI3CCLK"
      value: 1
enum/SDMAEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: DMA mode is disabled for S-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for S-FIFO
      value: 1
enum/SFLUSH:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush S-FIFO
      value: 1
enum/STALL:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no detected error
      value: 0
    - name: B_0x1
      description: target detected that SCL was stable for more than 125 ∩┐╜s during a I3C SDR read
      value: 1
enum/STALLA:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no stall
      value: 0
    - name: B_0x1
      description: stall enabled
      value: 1
enum/TMODE:
  bit_size: 1
  variants:
    - name: B_0x0
      description: "C-FIFO and TX-FIFO are not preloaded before starting to emit a frame transfer. "
      value: 0
    - name: B_0x1
      description: C-FIFO and TX-FIFO are first preloaded (also TX-FIFO if needed (depending on the frame format) before starting to emit a frame transfer.
      value: 1
enum/TSCO:
  bit_size: 1
  variants:
    - name: B_0x0
      description: tSCO <= 12 ns
      value: 0
    - name: B_0x1
      description: tSCO > 12 ns (and refer to the datasheet for more details)
      value: 1
enum/TSFSET:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: setting this bit initiates a frame transfer by causing the hardware to assert the flag EVR.CFNFF (C-FIFO not full and a control word is needed)
      value: 1
enum/TXDMAEN:
  bit_size: 1
  variants:
    - name: B_0x0
      description: DMA mode is disabled for TX-FIFO
      value: 0
    - name: B_0x1
      description: DMA mode is enabled for TX-FIFO
      value: 1
enum/TXFLUSH:
  bit_size: 1
  variants:
    - name: B_0x0
      description: no action
      value: 0
    - name: B_0x1
      description: flush TX-FIFO
      value: 1
enum/TXTHRES:
  bit_size: 1
  variants:
    - name: B_0x0
      description: 1-byte threshold
      value: 0
    - name: B_0x1
      description: 4-byte threshold
      value: 1