Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep 13 22:08:31 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 86.9219%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_57__i29/SR   clocker/counter_57__i30/SR}                           
                                        |           No arrival time
{clocker/counter_57__i27/SR   clocker/counter_57__i28/SR}                           
                                        |           No arrival time
{clocker/counter_57__i25/SR   clocker/counter_57__i26/SR}                           
                                        |           No arrival time
{clocker/counter_57__i23/SR   clocker/counter_57__i24/SR}                           
                                        |           No arrival time
clocker/counter_57__i31/SR              |           No arrival time
{clocker/counter_57__i21/SR   clocker/counter_57__i22/SR}                           
                                        |           No arrival time
{clocker/counter_57__i19/SR   clocker/counter_57__i20/SR}                           
                                        |           No arrival time
{clocker/counter_57__i17/SR   clocker/counter_57__i18/SR}                           
                                        |           No arrival time
{clocker/counter_57__i15/SR   clocker/counter_57__i16/SR}                           
                                        |           No arrival time
{clocker/counter_57__i13/SR   clocker/counter_57__i14/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        28
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
segout[4]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          28.336 ns |         35.291 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |   13.331 ns 
{countstart_res1__i32/SP   countstart_res1__i31/SP}              
                                         |   22.171 ns 
{i0__i2/SP   i0__i3/SP}                  |   22.264 ns 
{i1__i3/SP   i1__i2/SP}                  |   22.846 ns 
{i0__i1/SP   i0__i0/SP}                  |   22.846 ns 
{i1__i0/SP   i1__i1/SP}                  |   22.846 ns 
{countstart_res1__i24/SP   countstart_res1__i23/SP}              
                                         |   23.202 ns 
{countstart_res1__i26/SP   countstart_res1__i25/SP}              
                                         |   23.202 ns 
{countstart_res1__i28/SP   countstart_res1__i27/SP}              
                                         |   23.202 ns 
{countstart_res1__i30/SP   countstart_res1__i29/SP}              
                                         |   23.202 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i1/Q  (SLICE_R15C6B)
Path End         : accepting_c/SP  (SLICE_R16C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 32
Delay Ratio      : 60.6% (route), 39.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 13.330 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
{clocker/counter_57__i1/CK   clocker/counter_57__i2/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker/counter_57__i1/CK->clocker/counter_57__i1/Q
                                          SLICE_R15C6B       CLK_TO_Q0_DELAY         1.388                  6.887  3       
clocker/counter[1]                                           NET DELAY               1.758                  8.645  3       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY          0.449                  9.094  1       
n1[1]                                                        NET DELAY               3.027                 12.121  1       
add_105_2/C1->add_105_2/CO1               SLICE_R17C6A       C1_TO_COUT1_DELAY       0.343                 12.464  2       
n829                                                         NET DELAY               0.000                 12.464  2       
add_105_4/CI0->add_105_4/CO0              SLICE_R17C6B       CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n1999                                                        NET DELAY               0.000                 12.741  2       
add_105_4/CI1->add_105_4/CO1              SLICE_R17C6B       CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n831                                                         NET DELAY               0.000                 13.018  2       
add_105_6/CI0->add_105_6/CO0              SLICE_R17C6C       CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n2002                                                        NET DELAY               0.000                 13.295  2       
add_105_6/CI1->add_105_6/CO1              SLICE_R17C6C       CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n833                                                         NET DELAY               0.000                 13.572  2       
add_105_8/CI0->add_105_8/CO0              SLICE_R17C6D       CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n2005                                                        NET DELAY               0.000                 13.849  2       
add_105_8/CI1->add_105_8/CO1              SLICE_R17C6D       CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n835                                                         NET DELAY               0.555                 14.681  2       
add_105_10/CI0->add_105_10/CO0            SLICE_R17C7A       CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n2008                                                        NET DELAY               0.000                 14.958  2       
add_105_10/CI1->add_105_10/CO1            SLICE_R17C7A       CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n837                                                         NET DELAY               0.000                 15.235  2       
add_105_12/CI0->add_105_12/CO0            SLICE_R17C7B       CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n2011                                                        NET DELAY               0.000                 15.512  2       
add_105_12/CI1->add_105_12/CO1            SLICE_R17C7B       CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n839                                                         NET DELAY               0.000                 15.789  2       
add_105_14/CI0->add_105_14/CO0            SLICE_R17C7C       CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n2014                                                        NET DELAY               0.000                 16.066  2       
add_105_14/CI1->add_105_14/CO1            SLICE_R17C7C       CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n841                                                         NET DELAY               0.000                 16.343  2       
add_105_16/CI0->add_105_16/CO0            SLICE_R17C7D       CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n2017                                                        NET DELAY               0.000                 16.620  2       
add_105_16/CI1->add_105_16/CO1            SLICE_R17C7D       CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n843                                                         NET DELAY               0.555                 17.452  2       
add_105_18/CI0->add_105_18/CO0            SLICE_R17C8A       CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n2020                                                        NET DELAY               0.000                 17.729  2       
add_105_18/CI1->add_105_18/CO1            SLICE_R17C8A       CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n845                                                         NET DELAY               0.000                 18.006  2       
add_105_20/CI0->add_105_20/CO0            SLICE_R17C8B       CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n2023                                                        NET DELAY               0.000                 18.283  2       
add_105_20/CI1->add_105_20/CO1            SLICE_R17C8B       CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n847                                                         NET DELAY               0.000                 18.560  2       
add_105_22/CI0->add_105_22/CO0            SLICE_R17C8C       CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n2026                                                        NET DELAY               0.000                 18.837  2       
add_105_22/CI1->add_105_22/CO1            SLICE_R17C8C       CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n849                                                         NET DELAY               0.000                 19.114  2       
add_105_24/CI0->add_105_24/CO0            SLICE_R17C8D       CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n2029                                                        NET DELAY               0.000                 19.391  2       
add_105_24/CI1->add_105_24/CO1            SLICE_R17C8D       CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n851                                                         NET DELAY               0.555                 20.223  2       
add_105_26/CI0->add_105_26/CO0            SLICE_R17C9A       CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n2032                                                        NET DELAY               0.000                 20.500  2       
add_105_26/CI1->add_105_26/CO1            SLICE_R17C9A       CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n853                                                         NET DELAY               0.661                 21.438  2       
add_105_28/D0->add_105_28/S0              SLICE_R17C9B       D0_TO_F0_DELAY          0.449                 21.887  1       
timepassed_N_84[27]                                          NET DELAY               3.080                 24.967  1       
i7_4_lut/B->i7_4_lut/Z                    SLICE_R16C7D       B0_TO_F0_DELAY          0.449                 25.416  1       
n18                                                          NET DELAY               2.168                 27.584  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R16C6A       D0_TO_F0_DELAY          0.449                 28.033  1       
n20_adj_89                                                   NET DELAY               2.168                 30.201  1       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R16C6B       D0_TO_F0_DELAY          0.476                 30.677  1       
n1065                                                        NET DELAY               0.304                 30.981  1       
i2_3_lut_4_lut/B->i2_3_lut_4_lut/Z        SLICE_R16C6B       C1_TO_F1_DELAY          0.449                 31.430  1       
n602                                                         NET DELAY               2.207                 33.637  1       
accepting_c/SP                                               ENDPOINT                0.000                 33.637  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  45      
accepting_c/CK                                               CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(33.636)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.330  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {countstart_res1__i32/SP   countstart_res1__i31/SP}  (SLICE_R17C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.170 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.476                 17.990  5       
keypad/pressed                                               NET DELAY           0.304                 18.294  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R16C4D       C0_TO_F0_DELAY      0.449                 18.743  16      
n301                                                         NET DELAY           6.054                 24.797  16      
{countstart_res1__i32/SP   countstart_res1__i31/SP}
                                                             ENDPOINT            0.000                 24.797  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(24.796)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.170  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {i0__i2/SP   i0__i3/SP}  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.263 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.449                 17.963  5       
keypad/pressed                                               NET DELAY           2.432                 20.395  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 20.844  4       
n617                                                         NET DELAY           3.860                 24.704  4       
{i0__i2/SP   i0__i3/SP}                                      ENDPOINT            0.000                 24.704  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i2/CK   i0__i3/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(24.703)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.263  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {i1__i3/SP   i1__i2/SP}  (SLICE_R16C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.449                 17.963  5       
keypad/pressed                                               NET DELAY           2.432                 20.395  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 20.844  4       
n617                                                         NET DELAY           3.278                 24.122  4       
{i1__i3/SP   i1__i2/SP}                                      ENDPOINT            0.000                 24.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(24.121)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.845  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {i0__i1/SP   i0__i0/SP}  (SLICE_R16C2D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.449                 17.963  5       
keypad/pressed                                               NET DELAY           2.432                 20.395  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 20.844  4       
n617                                                         NET DELAY           3.278                 24.122  4       
{i0__i1/SP   i0__i0/SP}                                      ENDPOINT            0.000                 24.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(24.121)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.845  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {i1__i0/SP   i1__i1/SP}  (SLICE_R16C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.845 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.449                 17.963  5       
keypad/pressed                                               NET DELAY           2.432                 20.395  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    SLICE_R16C5B       C0_TO_F0_DELAY      0.449                 20.844  4       
n617                                                         NET DELAY           3.278                 24.122  4       
{i1__i0/SP   i1__i1/SP}                                      ENDPOINT            0.000                 24.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(24.121)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.845  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {countstart_res1__i24/SP   countstart_res1__i23/SP}  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.201 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.476                 17.990  5       
keypad/pressed                                               NET DELAY           0.304                 18.294  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R16C4D       C0_TO_F0_DELAY      0.449                 18.743  16      
n301                                                         NET DELAY           5.023                 23.766  16      
{countstart_res1__i24/SP   countstart_res1__i23/SP}
                                                             ENDPOINT            0.000                 23.766  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(23.765)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.201  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {countstart_res1__i26/SP   countstart_res1__i25/SP}  (SLICE_R16C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.201 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.476                 17.990  5       
keypad/pressed                                               NET DELAY           0.304                 18.294  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R16C4D       C0_TO_F0_DELAY      0.449                 18.743  16      
n301                                                         NET DELAY           5.023                 23.766  16      
{countstart_res1__i26/SP   countstart_res1__i25/SP}
                                                             ENDPOINT            0.000                 23.766  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(23.765)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.201  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {countstart_res1__i28/SP   countstart_res1__i27/SP}  (SLICE_R18C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.201 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.476                 17.990  5       
keypad/pressed                                               NET DELAY           0.304                 18.294  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R16C4D       C0_TO_F0_DELAY      0.449                 18.743  16      
n301                                                         NET DELAY           5.023                 23.766  16      
{countstart_res1__i28/SP   countstart_res1__i27/SP}
                                                             ENDPOINT            0.000                 23.766  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(23.765)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.201  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R15C8A)
Path End         : {countstart_res1__i30/SP   countstart_res1__i29/SP}  (SLICE_R18C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.201 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R15C8A       CLK_TO_Q0_DELAY     1.388                  6.887  13      
keypad/counter[15]                                           NET DELAY           3.252                 10.139  13      
keypad/i372_2_lut/A->keypad/i372_2_lut/Z  SLICE_R17C4D       A0_TO_F0_DELAY      0.449                 10.588  3       
keypad/row_c_3                                               NET DELAY           2.551                 13.139  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R17C4B       A1_TO_F1_DELAY      0.449                 13.588  1       
keypad/n67                                                   NET DELAY           3.146                 16.734  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R16C4C       A0_TO_F0_DELAY      0.476                 17.210  2       
keypad/num[3]                                                NET DELAY           0.304                 17.514  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R16C4C       C1_TO_F1_DELAY      0.476                 17.990  5       
keypad/pressed                                               NET DELAY           0.304                 18.294  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R16C4D       C0_TO_F0_DELAY      0.449                 18.743  16      
n301                                                         NET DELAY           5.023                 23.766  16      
{countstart_res1__i30/SP   countstart_res1__i29/SP}
                                                             ENDPOINT            0.000                 23.766  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  45      
colsyncer/int_osc                                            NET DELAY           5.499                 47.165  45      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(23.765)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.201  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_res1__i19/D                   |    1.743 ns 
countstart_res1__i24/D                   |    1.743 ns 
countstart_res1__i23/D                   |    1.743 ns 
countstart_res1__i25/D                   |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
iActive__i1/D                            |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R15C8B)
Path End         : countstart_res1__i19/D  (SLICE_R16C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R15C8B       CLK_TO_Q1_DELAY  0.779                  3.863  8       
clocker/sel_c_18                                             NET DELAY        0.712                  4.575  8       
SLICE_54/D1->SLICE_54/F1                  SLICE_R16C8B       D1_TO_F1_DELAY   0.252                  4.827  1       
sel_c_18.sig_018.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
countstart_res1__i19/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i20/CK   countstart_res1__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i23/Q  (SLICE_R15C9A)
Path End         : countstart_res1__i24/D  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i23/CK   clocker/counter_57__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i23/CK->clocker/counter_57__i23/Q
                                          SLICE_R15C9A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[23]                                          NET DELAY        0.712                  4.575  3       
SLICE_50/D0->SLICE_50/F0                  SLICE_R16C9B       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[23].sig_013.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i24/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i22/Q  (SLICE_R15C8D)
Path End         : countstart_res1__i23/D  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i21/CK   clocker/counter_57__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i22/CK->clocker/counter_57__i22/Q
                                          SLICE_R15C8D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[22]                                          NET DELAY        0.712                  4.575  3       
SLICE_50/D1->SLICE_50/F1                  SLICE_R16C9B       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[22].sig_014.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i23/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i24/Q  (SLICE_R15C9A)
Path End         : countstart_res1__i25/D  (SLICE_R16C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i23/CK   clocker/counter_57__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i24/CK->clocker/counter_57__i24/Q
                                          SLICE_R15C9A       CLK_TO_Q1_DELAY  0.779                  3.863  3       
clocker/counter[24]                                          NET DELAY        0.712                  4.575  3       
SLICE_48/D1->SLICE_48/F1                  SLICE_R16C9D       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[24].sig_012.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i25/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R16C3D)
Path End         : i1__i3/D  (SLICE_R16C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i2/CK   i0__i3/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R16C3D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_39/D0->SLICE_39/F0                  SLICE_R16C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_002.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R16C3D)
Path End         : i1__i2/D  (SLICE_R16C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i2/CK   i0__i3/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R16C3D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_39/D1->SLICE_39/F1                  SLICE_R16C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R16C2C)
Path End         : iActive__i0/D  (SLICE_R17C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R16C2C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_7_i1_3_lut/A->mux_7_i1_3_lut/Z        SLICE_R17C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
n91[0]                                                       NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i1/Q  (SLICE_R16C2C)
Path End         : iActive__i1/D  (SLICE_R17C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i1/CK->i1__i1/Q                       SLICE_R16C2C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[1]                                                        NET DELAY        0.712                  4.575  1       
mux_7_i2_3_lut/A->mux_7_i2_3_lut/Z        SLICE_R17C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
n91[1]                                                       NET DELAY        0.000                  4.827  1       
iActive__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R16C2D)
Path End         : i1__i0/D  (SLICE_R16C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R16C2D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_33/D0->SLICE_33/F0                  SLICE_R16C2C       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_000.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R16C2D)
Path End         : i1__i1/D  (SLICE_R16C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R16C2D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_33/D1->SLICE_33/F1                  SLICE_R16C2C       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_004.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



