Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:19:24 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_77/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 1123        0.012        0.000                      0                 1123        2.081        0.000                       0                  1103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.356}        4.713           212.179         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 1123        0.012        0.000                      0                 1123        2.081        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[57].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.356ns period=4.713ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.356ns period=4.713ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.713ns  (vclock rise@4.713ns - vclock rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 2.107ns (47.179%)  route 2.359ns (52.821%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 6.075 - 4.713 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.001ns, distribution 0.785ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.001ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.786     1.732    genblk1[57].reg_in/clk_IBUF_BUFG
    SLICE_X121Y503       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y503       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.810 r  genblk1[57].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.122     1.932    genblk1[57].reg_in/Q[0]
    SLICE_X121Y502       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.080 r  genblk1[57].reg_in/z__0_carry_i_9__15/O
                         net (fo=1, routed)           0.014     2.094    conv/mul31/reg_out[0]_i_442_0[1]
    SLICE_X121Y502       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.250 r  conv/mul31/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.276    conv/mul31/z__0_carry_n_0
    SLICE_X121Y503       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.332 r  conv/mul31/z__0_carry__0/O[0]
                         net (fo=1, routed)           0.328     2.660    conv/add000065/tmp00[31]_9[7]
    SLICE_X122Y502       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.711 r  conv/add000065/reg_out[0]_i_435/O
                         net (fo=1, routed)           0.010     2.721    conv/add000065/reg_out[0]_i_435_n_0
    SLICE_X122Y502       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.836 r  conv/add000065/reg_out_reg[0]_i_430/CO[7]
                         net (fo=1, routed)           0.026     2.862    conv/add000065/reg_out_reg[0]_i_430_n_0
    SLICE_X122Y503       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.938 r  conv/add000065/reg_out_reg[21]_i_224/O[1]
                         net (fo=1, routed)           0.270     3.208    conv/add000065/reg_out_reg[21]_i_224_n_14
    SLICE_X122Y500       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.259 r  conv/add000065/reg_out[21]_i_231/O
                         net (fo=1, routed)           0.009     3.268    conv/add000065/reg_out[21]_i_231_n_0
    SLICE_X122Y500       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.501 r  conv/add000065/reg_out_reg[21]_i_171/O[5]
                         net (fo=1, routed)           0.232     3.733    conv/add000065/reg_out_reg[21]_i_171_n_10
    SLICE_X123Y502       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.784 r  conv/add000065/reg_out[21]_i_102/O
                         net (fo=1, routed)           0.022     3.806    conv/add000065/reg_out[21]_i_102_n_0
    SLICE_X123Y502       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.937 r  conv/add000065/reg_out_reg[21]_i_68/O[6]
                         net (fo=1, routed)           0.244     4.181    conv/add000065/reg_out_reg[21]_i_68_n_9
    SLICE_X124Y501       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.232 r  conv/add000065/reg_out[16]_i_40/O
                         net (fo=1, routed)           0.010     4.242    conv/add000065/reg_out[16]_i_40_n_0
    SLICE_X124Y501       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.357 r  conv/add000065/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.383    conv/add000065/reg_out_reg[16]_i_29_n_0
    SLICE_X124Y502       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.439 r  conv/add000065/reg_out_reg[21]_i_33/O[0]
                         net (fo=1, routed)           0.236     4.675    conv/add000065/reg_out_reg[21]_i_33_n_15
    SLICE_X125Y498       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.800 r  conv/add000065/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.013     4.813    conv/add000065/reg_out[21]_i_20_n_0
    SLICE_X125Y498       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     4.878 r  conv/add000065/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.232     5.110    conv/add000065/reg_out_reg[21]_i_10_n_15
    SLICE_X124Y495       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.146 r  conv/add000065/reg_out[16]_i_12/O
                         net (fo=1, routed)           0.010     5.156    conv/add000065/reg_out[16]_i_12_n_0
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.271 r  conv/add000065/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.297    conv/add000065/reg_out_reg[16]_i_2_n_0
    SLICE_X124Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.373 r  conv/add000065/reg_out_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.173     5.546    conv/add000049/reg_out_reg[21]_1[0]
    SLICE_X124Y499       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.597 r  conv/add000049/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.606    conv/add000065/reg_out_reg[21][0]
    SLICE_X124Y499       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.839 r  conv/add000065/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.132     5.971    reg_out/a[21]
    SLICE_X125Y499       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.009 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.189     6.198    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y499       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.713     4.713 r  
    AP13                                              0.000     4.713 r  clk (IN)
                         net (fo=0)                   0.000     4.713    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.058 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.058    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.058 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.345    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.369 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.706     6.075    reg_out/clk_IBUF_BUFG
    SLICE_X126Y499       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.308     6.382    
                         clock uncertainty           -0.035     6.347    
    SLICE_X126Y499       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.273    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.273    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[115].z_reg[115][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.356ns period=4.713ns})
  Destination:            genblk1[115].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.356ns period=4.713ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.710     1.366    demux/clk_IBUF_BUFG
    SLICE_X128Y496       FDRE                                         r  demux/genblk1[115].z_reg[115][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y496       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.425 r  demux/genblk1[115].z_reg[115][6]/Q
                         net (fo=1, routed)           0.067     1.492    genblk1[115].reg_in/D[6]
    SLICE_X128Y494       FDRE                                         r  genblk1[115].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.834     1.780    genblk1[115].reg_in/clk_IBUF_BUFG
    SLICE_X128Y494       FDRE                                         r  genblk1[115].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.363     1.417    
    SLICE_X128Y494       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.479    genblk1[115].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.356 }
Period(ns):         4.713
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.713       3.423      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.356       2.081      SLICE_X127Y497  demux/genblk1[2].z_reg[2][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.356       2.081      SLICE_X125Y499  demux/genblk1[33].z_reg[33][2]/C



