

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Oct 28 18:18:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1234831981|  1234831981|  12.348 sec|  12.348 sec|  1234831981|  1234831981|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |                           |     Latency (cycles)    | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |     min    |     max    |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |- TJ                       |  1234831980|  1234831980|  82322132|          -|          -|     15|        no|
        | + TI                      |    82322130|    82322130|   5488142|          -|          -|     15|        no|
        |  ++ TI.1                  |       18496|       18496|         1|          -|          -|  18496|        no|
        |  ++ VITIS_LOOP_109_1      |       39296|       39296|       614|          -|          -|     64|        no|
        |   +++ VITIS_LOOP_110_2    |         612|         612|        36|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_111_3  |          34|          34|         2|          -|          -|     17|        no|
        |  ++ NOUT                  |     5421024|     5421024|    169407|          -|          -|     32|        no|
        |   +++ TY                  |      169405|      169405|      9965|          -|          -|     17|        no|
        |    ++++ TX                |        9963|        9963|       586|          -|          -|     17|        no|
        |     +++++ NIN             |         576|         576|         9|          -|          -|     64|        no|
        |  ++ VITIS_LOOP_131_1      |          64|          64|         2|          -|          -|     32|        no|
        |  ++ TI.5                  |        9248|        9248|         1|          -|          -|   9248|        no|
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 9 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 29 10 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 11 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 20 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 39 
38 --> 37 
39 --> 39 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 40 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 1, void @empty_14, void @empty_30, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 42 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 43 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i62 %trunc_ln" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 45 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln131" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 0, i4 %tj" [src/conv2.cpp:32]   --->   Operation 47 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 48 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv2.cpp:32]   --->   Operation 49 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tj_1, i4 15" [src/conv2.cpp:32]   --->   Operation 50 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %tj_1, i4 1" [src/conv2.cpp:32]   --->   Operation 51 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TI.split, void %for.end72" [src/conv2.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:32]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:32]   --->   Operation 54 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tj_cast2 = zext i4 %tj_1" [src/conv2.cpp:32]   --->   Operation 55 'zext' 'tj_cast2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 0" [src/conv2.cpp:32]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln33 = br void %NOUT" [src/conv2.cpp:33]   --->   Operation 57 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv2.cpp:91]   --->   Operation 58 'ret' 'ret_ln91' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv2.cpp:33]   --->   Operation 59 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %ti, i4 15" [src/conv2.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %ti, i4 1" [src/conv2.cpp:33]   --->   Operation 61 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70" [src/conv2.cpp:33]   --->   Operation 62 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:33]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:33]   --->   Operation 64 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln107 = br void %memset.loop.i" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 65 'br' 'br_ln107' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %tj" [src/conv2.cpp:32]   --->   Operation 66 'store' 'store_ln32' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 67 'br' 'br_ln32' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = phi i15 0, void %NOUT.split, i15 %empty_42, void %memset.loop.i.split"   --->   Operation 68 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.84ns)   --->   "%exitcond4 = icmp_eq  i15 %empty, i15 18496"   --->   Operation 69 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.84ns)   --->   "%empty_42 = add i15 %empty, i15 1"   --->   Operation 70 'add' 'empty_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %VITIS_LOOP_109_1.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast49 = zext i15 %empty"   --->   Operation 73 'zext' 'p_cast49' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast49"   --->   Operation 74 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %input_fm_buffer_addr"   --->   Operation 75 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%ti_cast4 = zext i4 %ti" [src/conv2.cpp:33]   --->   Operation 77 'zext' 'ti_cast4' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv2.cpp:33]   --->   Operation 78 'bitconcatenate' 'tmp_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 79 'br' 'br_ln109' <Predicate = (exitcond4)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.84>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%nin = phi i7 %add_ln109, void %for.inc25.i, i7 0, void %VITIS_LOOP_109_1.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 80 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nin" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 81 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i7 %nin" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 82 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %nin, i8 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 83 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i15 %tmp_2" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 84 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.84ns)   --->   "%sub_ln118 = sub i16 %zext_ln118_2, i16 %zext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 85 'sub' 'sub_ln118' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i16 %sub_ln118" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 86 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 87 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i11 %tmp_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 88 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln118 = add i12 %zext_ln118_3, i12 %zext_ln118" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 89 'add' 'add_ln118' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i7 %nin, i7 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 90 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %nin, i7 1" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 91 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %VITIS_LOOP_110_2.i.split, void %TY.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 92 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 94 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 95 'br' 'br_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_5 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln0 = br void %TY"   --->   Operation 96 'br' 'br_ln0' <Predicate = (icmp_ln109)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln110, void %for.inc22.i, i5 0, void %VITIS_LOOP_110_2.i.split" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 97 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %by" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 98 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.80ns)   --->   "%add_ln118_1 = add i12 %add_ln118, i12 %zext_ln118_4" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 99 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 100 'zext' 'zext_ln118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 101 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 102 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.84ns)   --->   "%add_ln118_2 = add i15 %p_shl2, i15 %zext_ln118_5" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 103 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %by, i5 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 104 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln110 = add i5 %by, i5 1" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 105 'add' 'add_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_3.i.split, void %for.inc25.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 106 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 108 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %tj_cast2, i5 %by" [src/srcnn.cpp:54->src/conv2.cpp:115->src/conv2.cpp:43]   --->   Operation 109 'add' 'add_ln54' <Predicate = (!icmp_ln110)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %add_ln54" [src/srcnn.cpp:54->src/conv2.cpp:115->src/conv2.cpp:43]   --->   Operation 110 'zext' 'zext_ln54' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.76ns)   --->   "%yClamped = add i8 %zext_ln54, i8 %tmp" [src/srcnn.cpp:54->src/conv2.cpp:115->src/conv2.cpp:43]   --->   Operation 111 'add' 'yClamped' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %yClamped" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 112 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.85ns)   --->   "%add_ln118_3 = add i17 %sext_ln118, i17 %zext_ln118_6" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 113 'add' 'add_ln118_3' <Predicate = (!icmp_ln110)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i17 %add_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 114 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i17 %add_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 115 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln118_1, i8 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 116 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.91ns)   --->   "%sub_ln118_1 = sub i22 %p_shl3, i22 %sext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 117 'sub' 'sub_ln118_1' <Predicate = (!icmp_ln110)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 118 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 119 'br' 'br_ln109' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.70>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln111, void %for.inc.i.split, i5 0, void %VITIS_LOOP_111_3.i.split" [src/conv2.cpp:114->src/conv2.cpp:43]   --->   Operation 120 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i5 %bx" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 121 'zext' 'zext_ln118_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.84ns)   --->   "%add_ln118_4 = add i15 %add_ln118_2, i15 %zext_ln118_7" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 122 'add' 'add_ln118_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i15 %add_ln118_4" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 123 'zext' 'zext_ln118_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln118_8" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 124 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %bx, i5 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 125 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %bx, i5 1" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 126 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 127 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln54_2 = add i5 %ti_cast4, i5 %bx" [src/srcnn.cpp:54->src/conv2.cpp:114->src/conv2.cpp:43]   --->   Operation 128 'add' 'add_ln54_2' <Predicate = (!icmp_ln111)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i5 %add_ln54_2" [src/srcnn.cpp:54->src/conv2.cpp:114->src/conv2.cpp:43]   --->   Operation 129 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.76ns)   --->   "%xClamped = add i8 %zext_ln54_1, i8 %tmp_1" [src/srcnn.cpp:54->src/conv2.cpp:114->src/conv2.cpp:43]   --->   Operation 130 'add' 'xClamped' <Predicate = (!icmp_ln111)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i8 %xClamped" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 131 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.91ns)   --->   "%add_ln118_5 = add i22 %sub_ln118_1, i22 %zext_ln118_9" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 132 'add' 'add_ln118_5' <Predicate = (!icmp_ln111)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i22 %add_ln118_5" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 133 'zext' 'zext_ln118_10' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln118_10" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 134 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 135 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln111)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 136 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.47>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 138 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 139 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_8 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %conv1_output_ftmap_load, i15 %input_fm_buffer_addr_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 140 'store' 'store_ln118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 141 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.08>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln47, void %for.inc64, i6 0, void %TY.preheader" [src/conv2.cpp:47]   --->   Operation 142 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%nout_cast = zext i6 %nout" [src/conv2.cpp:47]   --->   Operation 143 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:47]   --->   Operation 144 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %tmp_4" [src/conv2.cpp:47]   --->   Operation 145 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.78ns)   --->   "%empty_43 = add i11 %tmp_4_cast, i11 %nout_cast" [src/conv2.cpp:47]   --->   Operation 146 'add' 'empty_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:47]   --->   Operation 147 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln47 = add i6 %nout, i6 1" [src/conv2.cpp:47]   --->   Operation 148 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %TY.split, void %for.inc67" [src/conv2.cpp:47]   --->   Operation 149 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:47]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:47]   --->   Operation 151 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i6 %nout" [src/conv2.cpp:49]   --->   Operation 152 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln49, i8 0" [src/conv2.cpp:49]   --->   Operation 153 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %shl_ln" [src/conv2.cpp:49]   --->   Operation 154 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln49 = add i64 %zext_ln49, i64 %conv2_weights_read" [src/conv2.cpp:49]   --->   Operation 155 'add' 'add_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/conv2.cpp:62]   --->   Operation 156 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln1" [src/conv2.cpp:62]   --->   Operation 157 'sext' 'sext_ln62' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv2.cpp:62]   --->   Operation 158 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.42ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 159 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.42>

State 10 <SV = 6> <Delay = 1.62>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split" [src/conv2.cpp:49]   --->   Operation 160 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%ty_cast47 = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 161 'zext' 'ty_cast47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 162 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.79ns)   --->   "%empty_44 = add i11 %empty_43, i11 %ty_cast" [src/conv2.cpp:47]   --->   Operation 163 'add' 'empty_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_44" [src/conv2.cpp:47]   --->   Operation 164 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%empty_45 = trunc i11 %empty_44" [src/conv2.cpp:47]   --->   Operation 165 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_45, i4 0" [src/conv2.cpp:47]   --->   Operation 166 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.83ns)   --->   "%empty_46 = add i14 %p_shl5, i14 %p_cast" [src/conv2.cpp:47]   --->   Operation 167 'add' 'empty_46' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:49]   --->   Operation 168 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %ty, i5 1" [src/conv2.cpp:49]   --->   Operation 169 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64" [src/conv2.cpp:49]   --->   Operation 170 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:49]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:49]   --->   Operation 172 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.42ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 173 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln47 = br void %TY" [src/conv2.cpp:47]   --->   Operation 174 'br' 'br_ln47' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.83>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split" [src/conv2.cpp:50]   --->   Operation 175 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv2.cpp:50]   --->   Operation 176 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.83ns)   --->   "%empty_47 = add i14 %empty_46, i14 %tx_cast" [src/conv2.cpp:47]   --->   Operation 177 'add' 'empty_47' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast53 = zext i14 %empty_47" [src/conv2.cpp:47]   --->   Operation 178 'zext' 'p_cast53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast53" [src/conv2.cpp:47]   --->   Operation 179 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:50]   --->   Operation 180 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %tx, i5 1" [src/conv2.cpp:50]   --->   Operation 181 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.30>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%tx_cast48 = zext i5 %tx" [src/conv2.cpp:50]   --->   Operation 182 'zext' 'tx_cast48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61" [src/conv2.cpp:50]   --->   Operation 183 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [8/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 184 'readreq' 'empty_48' <Predicate = (!icmp_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 185 'br' 'br_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 7.30>
ST_13 : Operation 186 [7/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 186 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 7.30>
ST_14 : Operation 187 [6/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 187 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 188 [5/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 188 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 189 [4/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 189 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 13> <Delay = 7.30>
ST_17 : Operation 190 [3/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 190 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 14> <Delay = 7.30>
ST_18 : Operation 191 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 191 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_18 : Operation 192 [2/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 192 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:50]   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:50]   --->   Operation 194 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 195 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_19 : Operation 196 [1/8] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64" [src/conv2.cpp:62]   --->   Operation 196 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 197 [1/1] (0.42ns)   --->   "%br_ln62 = br void %for.inc" [src/conv2.cpp:62]   --->   Operation 197 'br' 'br_ln62' <Predicate = true> <Delay = 0.42>

State 20 <SV = 16> <Delay = 2.83>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%nin_1 = phi i7 %add_ln62, void %for.inc.split, i7 0, void %KY.split" [src/conv2.cpp:62]   --->   Operation 198 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 %add, void %for.inc.split, i32 %output_fm_buffer_load, void %KY.split" [src/conv2.cpp:65]   --->   Operation 199 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %nin_1" [src/conv2.cpp:65]   --->   Operation 200 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin_1, i4 0" [src/conv2.cpp:65]   --->   Operation 201 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i11 %tmp_9" [src/conv2.cpp:65]   --->   Operation 202 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i12 %zext_ln65_1, i12 %zext_ln65" [src/conv2.cpp:65]   --->   Operation 203 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 204 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i12 %add_ln65, i12 %ty_cast47" [src/conv2.cpp:65]   --->   Operation 204 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65_1" [src/conv2.cpp:65]   --->   Operation 205 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i12 %add_ln65_1" [src/conv2.cpp:65]   --->   Operation 206 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln65, i4 0" [src/conv2.cpp:65]   --->   Operation 207 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_2 = add i15 %p_shl6, i15 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 208 'add' 'add_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 209 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_3 = add i15 %add_ln65_2, i15 %tx_cast48" [src/conv2.cpp:65]   --->   Operation 209 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i15 %add_ln65_3" [src/conv2.cpp:65]   --->   Operation 210 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65]   --->   Operation 211 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.77ns)   --->   "%icmp_ln62 = icmp_eq  i7 %nin_1, i7 64" [src/conv2.cpp:62]   --->   Operation 212 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %nin_1, i7 1" [src/conv2.cpp:62]   --->   Operation 213 'add' 'add_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc.split, void %for.inc58" [src/conv2.cpp:62]   --->   Operation 214 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i15 %input_fm_buffer_addr_2" [src/conv2.cpp:65]   --->   Operation 215 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_20 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %empty_49, i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 216 'store' 'store_ln65' <Predicate = (icmp_ln62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 217 'br' 'br_ln50' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 7.30>
ST_21 : Operation 218 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [src/conv2.cpp:65]   --->   Operation 218 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 219 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i15 %input_fm_buffer_addr_2" [src/conv2.cpp:65]   --->   Operation 219 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 22 <SV = 18> <Delay = 7.01>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %gmem_addr_1_read" [src/conv2.cpp:65]   --->   Operation 220 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.42ns)   --->   Input mux for Operation 221 '%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load'
ST_22 : Operation 221 [3/3] (6.58ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv2.cpp:65]   --->   Operation 221 'fmul' 'mul' <Predicate = true> <Delay = 6.58> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 7.01>
ST_23 : Operation 222 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv2.cpp:65]   --->   Operation 222 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 7.01>
ST_24 : Operation 223 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv2.cpp:65]   --->   Operation 223 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 6.43>
ST_25 : [1/1] (0.47ns)   --->   Input mux for Operation 224 '%add = fadd i32 %empty_49, i32 %mul'
ST_25 : Operation 224 [4/4] (5.96ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [src/conv2.cpp:65]   --->   Operation 224 'fadd' 'add' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.43>
ST_26 : Operation 225 [3/4] (6.43ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [src/conv2.cpp:65]   --->   Operation 225 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.43>
ST_27 : Operation 226 [2/4] (6.43ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [src/conv2.cpp:65]   --->   Operation 226 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.43>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:62]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv2.cpp:62]   --->   Operation 228 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/4] (6.43ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [src/conv2.cpp:65]   --->   Operation 229 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [src/conv2.cpp:62]   --->   Operation 230 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 231 [8/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 231 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 232 [7/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 232 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 233 [6/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 233 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 234 [5/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 234 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 235 [4/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 235 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 236 [3/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 236 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 12> <Delay = 7.30>
ST_35 : Operation 237 [2/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 237 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 13> <Delay = 7.30>
ST_36 : Operation 238 [1/8] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 238 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 239 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 239 'br' 'br_ln131' <Predicate = true> <Delay = 0.42>

State 37 <SV = 14> <Delay = 0.78>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln131, void %VITIS_LOOP_132_2.i.split, i6 0, void %for.inc67" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 240 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.78ns)   --->   "%icmp_ln131 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 241 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln131 = add i6 %nout_1, i6 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 242 'add' 'add_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i27.preheader" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 243 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i27"   --->   Operation 244 'br' 'br_ln0' <Predicate = (icmp_ln131)> <Delay = 0.42>

State 38 <SV = 15> <Delay = 7.30>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 246 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 247 [1/1] (7.30ns)   --->   "%empty_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 247 'read' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 248 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 39 <SV = 15> <Delay = 2.06>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "%empty_52 = phi i14 %empty_53, void %memset.loop.i27.split, i14 0, void %memset.loop.i27.preheader"   --->   Operation 249 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 250 [1/1] (0.83ns)   --->   "%exitcond6015 = icmp_eq  i14 %empty_52, i14 9248"   --->   Operation 250 'icmp' 'exitcond6015' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [1/1] (0.83ns)   --->   "%empty_53 = add i14 %empty_52, i14 1"   --->   Operation 251 'add' 'empty_53' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6015, void %memset.loop.i27.split, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 252 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_39 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast54 = zext i14 %empty_52"   --->   Operation 254 'zext' 'p_cast54' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast54"   --->   Operation 255 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_39 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %output_fm_buffer_addr"   --->   Operation 256 'store' 'store_ln0' <Predicate = (!exitcond6015)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_39 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i27"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_39 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln33 = br void %NOUT" [src/conv2.cpp:33]   --->   Operation 258 'br' 'br_ln33' <Predicate = (exitcond6015)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [7]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'tj' [14]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv2.cpp:32) on local variable 'tj' [17]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv2.cpp:32) [18]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv2.cpp:33) with incoming values : ('add_ln33', src/conv2.cpp:33) [28]  (0.000 ns)
	'icmp' operation ('icmp_ln33', src/conv2.cpp:33) [29]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_42') [37]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_addr') [44]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer' [45]  (1.237 ns)
	blocking operation 0.842 ns on control path)

 <State 5>: 0.842ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:109->src/conv2.cpp:43) with incoming values : ('add_ln109', src/conv2.cpp:109->src/conv2.cpp:43) [52]  (0.000 ns)
	'sub' operation ('sub_ln118', src/conv2.cpp:118->src/conv2.cpp:43) [57]  (0.842 ns)

 <State 6>: 3.321ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:110->src/conv2.cpp:43) with incoming values : ('add_ln110', src/conv2.cpp:110->src/conv2.cpp:43) [70]  (0.000 ns)
	'add' operation ('add_ln54', src/srcnn.cpp:54->src/conv2.cpp:115->src/conv2.cpp:43) [83]  (0.789 ns)
	'add' operation ('yClamped', src/srcnn.cpp:54->src/conv2.cpp:115->src/conv2.cpp:43) [85]  (0.765 ns)
	'add' operation ('add_ln118_3', src/conv2.cpp:118->src/conv2.cpp:43) [87]  (0.853 ns)
	'sub' operation ('sub_ln118_1', src/conv2.cpp:118->src/conv2.cpp:43) [91]  (0.914 ns)

 <State 7>: 3.705ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:114->src/conv2.cpp:43) with incoming values : ('add_ln111', src/conv2.cpp:111->src/conv2.cpp:43) [94]  (0.000 ns)
	'add' operation ('add_ln54_2', src/srcnn.cpp:54->src/conv2.cpp:114->src/conv2.cpp:43) [105]  (0.789 ns)
	'add' operation ('xClamped', src/srcnn.cpp:54->src/conv2.cpp:114->src/conv2.cpp:43) [107]  (0.765 ns)
	'add' operation ('add_ln118_5', src/conv2.cpp:118->src/conv2.cpp:43) [109]  (0.914 ns)
	'getelementptr' operation ('conv1_output_ftmap_addr', src/conv2.cpp:118->src/conv2.cpp:43) [111]  (0.000 ns)
	'load' operation ('conv1_output_ftmap_load', src/conv2.cpp:118->src/conv2.cpp:43) on array 'conv1_output_ftmap' [112]  (1.237 ns)

 <State 8>: 2.474ns
The critical path consists of the following:
	'load' operation ('conv1_output_ftmap_load', src/conv2.cpp:118->src/conv2.cpp:43) on array 'conv1_output_ftmap' [112]  (1.237 ns)
	'store' operation ('store_ln118', src/conv2.cpp:118->src/conv2.cpp:43) of variable 'conv1_output_ftmap_load', src/conv2.cpp:118->src/conv2.cpp:43 on array 'input_fm_buffer' [113]  (1.237 ns)

 <State 9>: 1.085ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:47) with incoming values : ('add_ln47', src/conv2.cpp:47) [122]  (0.000 ns)
	'add' operation ('add_ln49', src/conv2.cpp:49) [136]  (1.085 ns)

 <State 10>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:49) with incoming values : ('add_ln49_1', src/conv2.cpp:49) [142]  (0.000 ns)
	'add' operation ('empty_44', src/conv2.cpp:47) [145]  (0.798 ns)
	'add' operation ('empty_46', src/conv2.cpp:47) [149]  (0.831 ns)

 <State 11>: 0.831ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:50) with incoming values : ('add_ln50', src/conv2.cpp:50) [158]  (0.000 ns)
	'add' operation ('empty_47', src/conv2.cpp:47) [161]  (0.831 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_48', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [171]  (7.300 ns)

 <State 20>: 2.839ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:62) with incoming values : ('add_ln62', src/conv2.cpp:62) [174]  (0.000 ns)
	'add' operation ('add_ln65', src/conv2.cpp:65) [179]  (0.000 ns)
	'add' operation ('add_ln65_1', src/conv2.cpp:65) [180]  (0.869 ns)
	'add' operation ('add_ln65_2', src/conv2.cpp:65) [184]  (0.000 ns)
	'add' operation ('add_ln65_3', src/conv2.cpp:65) [185]  (0.733 ns)
	'getelementptr' operation ('input_fm_buffer_addr_2', src/conv2.cpp:65) [187]  (0.000 ns)
	'load' operation ('input_fm_buffer_load', src/conv2.cpp:65) on array 'input_fm_buffer' [196]  (1.237 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', src/conv2.cpp:65) on port 'gmem' (src/conv2.cpp:65) [194]  (7.300 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.427 ns)
'fmul' operation ('mul', src/conv2.cpp:65) [197]  (6.589 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:65) [197]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:65) [197]  (7.016 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('add', src/conv2.cpp:65) [198]  (5.961 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [198]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [198]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [198]  (6.437 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [208]  (7.300 ns)

 <State 37>: 0.781ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:131->src/conv2.cpp:74) with incoming values : ('add_ln131', src/conv2.cpp:131->src/conv2.cpp:74) [211]  (0.000 ns)
	'icmp' operation ('icmp_ln131', src/conv2.cpp:131->src/conv2.cpp:74) [212]  (0.781 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('empty_51', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [218]  (7.300 ns)

 <State 39>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_52') with incoming values : ('empty_53') [223]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [230]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [231]  (1.237 ns)
	blocking operation 0.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
