===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.8492 seconds

  ----Wall Time----  ----Name----
    3.7417 ( 11.4%)  FIR Parser
   15.0460 ( 45.8%)  'firrtl.circuit' Pipeline
    1.3615 (  4.1%)    'firrtl.module' Pipeline
    1.2324 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1292 (  0.4%)      LowerCHIRRTL
    0.1010 (  0.3%)    InferWidths
    0.7033 (  2.1%)    InferResets
    0.0211 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0210 (  0.1%)    PrefixModules
    0.6816 (  2.1%)    LowerFIRRTLTypes
    6.1171 ( 18.6%)    'firrtl.module' Pipeline
    0.7913 (  2.4%)      ExpandWhens
    5.3257 ( 16.2%)      Canonicalizer
    0.3851 (  1.2%)    Inliner
    1.1054 (  3.4%)    IMConstProp
    0.0354 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1007 ( 12.5%)    'firrtl.module' Pipeline
    4.1007 ( 12.5%)      Canonicalizer
    0.3486 (  1.1%)    CreateSiFiveMetadata
    0.1205 (  0.4%)    EmitOMIR
    0.0343 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.5026 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.5551 ( 26.0%)  'hw.module' Pipeline
    0.6869 (  2.1%)    HWCleanup
    1.1398 (  3.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.7934 ( 17.6%)    Canonicalizer
    0.0857 (  0.3%)    HWLegalizeModules
    0.8493 (  2.6%)    PrettifyVerilog
    3.0019 (  9.1%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   32.8492 (100.0%)  Total

{
  totalTime: 32.877,
  maxMemory: 617119744
}
