<block name="/home/ubuntu/RASP_Workspace/test_1025_vmm_wta_sr/test_1025_vmm_wta_sr.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		Vin1 Vin2 Vin3 Vin4 nbias dac_vdd clk en data gnd 
	</inputs>

	<outputs>
		out:clk_out out:Vout 
	</outputs>

	<globals>
		
	</globals>

	<block name="Vout" instance="cab_vmm[0]" mode="cab_vmm">
		<inputs>
			<port name="I">dac_vdd dac_vdd dac_vdd dac_vdd dac_vdd dac_vdd wta_Vout1 wta_Vout2 wta_Vout3 wta_Vout4 dac_vdd dac_vdd open clk en data </port>
		</inputs>
		<outputs>
			<port name="O">open open open open sftreg[0].out[0]->crossbar  sftreg[0].out[1]->crossbar  open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="Vout" instance="sftreg[0]">
			<inputs>
				<port name="in">cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.I[13]->crossbar  cab_vmm.I[14]->crossbar  cab_vmm.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">Vout clk_out open open </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="vmm_out1" instance="cab_vmm[1]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open Vin1 Vin2 open Vin3 Vin4 open open open </port>
		</inputs>
		<outputs>
			<port name="O">vmm4x4[0].out[0]->crossbar  vmm4x4[0].out[1]->crossbar  vmm4x4[0].out[2]->crossbar  vmm4x4[0].out[3]->crossbar  open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="vmm_out1" instance="vmm4x4[0]">
			<inputs>
				<port name="in">cab_vmm.I[8]->direct05  cab_vmm.I[9]->direct05  cab_vmm.I[11]->direct04  cab_vmm.I[12]->direct04  </port>
			</inputs>
			<outputs>
				<port name="out">vmm_out1 vmm_out2 vmm_out3 vmm_out4 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="nfet_d" instance="cab[2]" mode="cab">
		<inputs>
			<port name="I">open open open open open open open open open open open gnd nbias open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open nfet[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="nfet_d" instance="nfet[0]">
			<inputs>
				<port name="in">cab.I[12]->crossbar  cab.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">nfet_d </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
	</block>
	<block name="wta_Vout4" instance="cab_vmm[3]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open nfet_d vmm_out4 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open wta[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="wta_Vout4" instance="wta[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">wta_Vout4 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="wta_Vout3" instance="cab_vmm[4]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open nfet_d vmm_out3 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open wta[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="wta_Vout3" instance="wta[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">wta_Vout3 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="wta_Vout2" instance="cab_vmm[5]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open nfet_d vmm_out2 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open wta[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="wta_Vout2" instance="wta[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">wta_Vout2 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="wta_Vout1" instance="cab_vmm[6]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open nfet_d vmm_out1 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open wta[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="wta_Vout1" instance="wta[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">wta_Vout1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg[1]"/>
	</block>
	<block name="out:Vout" instance="io[7]" mode="outpad">
		<inputs>
			<port name="outpad">Vout </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:Vout" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:clk_out" instance="io[8]" mode="outpad">
		<inputs>
			<port name="outpad">clk_out </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:clk_out" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="gnd" instance="io[9]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="gnd" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">gnd </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="data" instance="io[10]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="data" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">data </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="en" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="en" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">en </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="clk" instance="io[12]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="clk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">clk </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="dac_vdd" instance="io[13]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="dac_vdd" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">dac_vdd </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="nbias" instance="io[14]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="nbias" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">nbias </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="Vin4" instance="io[15]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="Vin4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Vin4 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="Vin3" instance="io[16]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="Vin3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Vin3 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="Vin2" instance="io[17]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="Vin2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Vin2 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="Vin1" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="Vin1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Vin1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

