-------------------------------------------------------------------------------
-- Title      : path_control
-- Project    : synthi
-------------------------------------------------------------------------------
-- File       : path_control.vhd
-- Author     : heinipas
-- Company    : 
-- Created    : 2024-03-12
-- Last update: 2024-03-12
-- Platform   : 
-- Standard   : VHDL'08
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2024 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author          Description
-- 2024-03-12  1.0      heinipas	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity path_control is
  port (
    sw3 : in std_logic;
    dds_l_i : in sw3 : in std_logic_vector(15 downto 0);
    dds_r_i : in std_logic_vector(15 downto 0);
    adcdat_pl_i : in std_logic_vector(15 downto 0);
    adcdat_pr_i : in std_logic_vector(15 downto 0);
    dacdat_pl_o : out std_logic_vector(15 downto 0);
    dacdat_pr_o : out std_logic_vector(15 downto 0)
    );

end entity path_control;

-------------------------------------------------------------------------------

architecture str of path_control is

  -----------------------------------------------------------------------------
  -- Internal signal declarations
  -----------------------------------------------------------------------------

  -----------------------------------------------------------------------------
  -- Component declarations
  -----------------------------------------------------------------------------

begin  -- architecture str

  -----------------------------------------------------------------------------
  -- Component instantiations
  -----------------------------------------------------------------------------

end architecture str;

-------------------------------------------------------------------------------
