-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\fec_ber_hw\sd_fec_ctrl_dut.vhd
-- Created: 2022-10-06 15:04:28
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: sd_fec_ctrl_dut
-- Source Path: sd_fec_ctrl/sd_fec_ctrl_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY sd_fec_ctrl_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        aximm_ctrl_word                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        aximm_length                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        aximm_load                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        s_axis_tvalid                     :   IN    std_logic;  -- ufix1
        s_axis_tdata                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        s_axis_status_tvalid              :   IN    std_logic;  -- ufix1
        s_axis_status_tdata               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ce_out                            :   OUT   std_logic;  -- ufix1
        m_axis_ctrl_tvalid                :   OUT   std_logic;  -- ufix1
        m_axis_ctrl_tdata                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        m_axis_ctrl_tlast                 :   OUT   std_logic;  -- ufix1
        m_axis_tvalid                     :   OUT   std_logic;  -- ufix1
        m_axis_tdata                      :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
        s_axis_status_tready              :   OUT   std_logic  -- ufix1
        );
END sd_fec_ctrl_dut;


ARCHITECTURE rtl OF sd_fec_ctrl_dut IS

  -- Component Declarations
  COMPONENT sd_fec_ctrl_src_Encoder_Ctrl
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          aximm_ctrl_word                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          aximm_length                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          aximm_load                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          s_axis_tvalid                   :   IN    std_logic;  -- ufix1
          s_axis_tdata                    :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          s_axis_status_tvalid            :   IN    std_logic;  -- ufix1
          s_axis_status_tdata             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ce_out                          :   OUT   std_logic;  -- ufix1
          m_axis_ctrl_tvalid              :   OUT   std_logic;  -- ufix1
          m_axis_ctrl_tdata               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          m_axis_ctrl_tlast               :   OUT   std_logic;  -- ufix1
          m_axis_tvalid                   :   OUT   std_logic;  -- ufix1
          m_axis_tdata                    :   OUT   std_logic_vector(127 DOWNTO 0);  -- ufix128
          s_axis_status_tready            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : sd_fec_ctrl_src_Encoder_Ctrl
    USE ENTITY work.sd_fec_ctrl_src_Encoder_Ctrl(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL s_axis_tvalid_sig                : std_logic;  -- ufix1
  SIGNAL s_axis_status_tvalid_sig         : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL m_axis_ctrl_tvalid_sig           : std_logic;  -- ufix1
  SIGNAL m_axis_ctrl_tdata_sig            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL m_axis_ctrl_tlast_sig            : std_logic;  -- ufix1
  SIGNAL m_axis_tvalid_sig                : std_logic;  -- ufix1
  SIGNAL m_axis_tdata_sig                 : std_logic_vector(127 DOWNTO 0);  -- ufix128
  SIGNAL s_axis_status_tready_sig         : std_logic;  -- ufix1

BEGIN
  u_sd_fec_ctrl_src_Encoder_Ctrl : sd_fec_ctrl_src_Encoder_Ctrl
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              aximm_ctrl_word => aximm_ctrl_word,  -- ufix32
              aximm_length => aximm_length,  -- ufix32
              aximm_load => aximm_load,  -- ufix32
              s_axis_tvalid => s_axis_tvalid_sig,  -- ufix1
              s_axis_tdata => s_axis_tdata,  -- ufix8
              s_axis_status_tvalid => s_axis_status_tvalid_sig,  -- ufix1
              s_axis_status_tdata => s_axis_status_tdata,  -- ufix32
              ce_out => ce_out_sig,  -- ufix1
              m_axis_ctrl_tvalid => m_axis_ctrl_tvalid_sig,  -- ufix1
              m_axis_ctrl_tdata => m_axis_ctrl_tdata_sig,  -- ufix32
              m_axis_ctrl_tlast => m_axis_ctrl_tlast_sig,  -- ufix1
              m_axis_tvalid => m_axis_tvalid_sig,  -- ufix1
              m_axis_tdata => m_axis_tdata_sig,  -- ufix128
              s_axis_status_tready => s_axis_status_tready_sig  -- ufix1
              );

  s_axis_tvalid_sig <= s_axis_tvalid;

  s_axis_status_tvalid_sig <= s_axis_status_tvalid;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  m_axis_ctrl_tvalid <= m_axis_ctrl_tvalid_sig;

  m_axis_ctrl_tdata <= m_axis_ctrl_tdata_sig;

  m_axis_ctrl_tlast <= m_axis_ctrl_tlast_sig;

  m_axis_tvalid <= m_axis_tvalid_sig;

  m_axis_tdata <= m_axis_tdata_sig;

  s_axis_status_tready <= s_axis_status_tready_sig;

END rtl;

