Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Nov 20 00:32:55 2019
| Host         : CSE-P07-2168-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RISCV_timing_summary_routed.rpt -rpx RISCV_timing_summary_routed.rpx
| Design       : RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk1 (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ledSel[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ledSel[1] (HIGH)

 There are 2611 register/latch pins with no clock driven by root clock pin: C1/sclk_reg/Q (HIGH)

 There are 912 register/latch pins with no clock driven by root clock pin: PC1/genblk1[0].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[1].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[2].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[3].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[4].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[5].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[6].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: PC1/genblk1[7].F1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[32].F1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[33].F1/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[34].F1/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[35].F1/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[36].F1/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[37].F1/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[38].F1/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[52].F1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pipeline1/genblk1[52].F1/Q_reg_rep__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[192].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[37].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[38].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[39].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[40].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[47].F1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Pipeline2/genblk1[48].F1/Q_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__1/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__3/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__4/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__5/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__6/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[107].F1/Q_reg_rep__7/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__0/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__1/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__2/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__3/Q (HIGH)

 There are 472 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__4/Q (HIGH)

 There are 344 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__5/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[108].F1/Q_reg_rep__6/Q (HIGH)

 There are 952 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[109].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[6].F1/Q_reg/Q (HIGH)

 There are 912 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[74].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[75].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[76].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[77].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[78].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[79].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[80].F1/Q_reg/Q (HIGH)

 There are 920 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[81].F1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipeline3/genblk1[8].F1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipeline4/genblk1[70].F1/Q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/ALUsel_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/ALUsel_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/ALUsel_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/ALUsel_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/ALUsel_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6093 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


