$date
	Mon Nov 03 10:28:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla_adder_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Carry $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( G [3:0] $end
$var wire 4 ) P [3:0] $end
$var wire 4 * Sum [3:0] $end
$var wire 1 " Carry $end
$var wire 5 + C [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#5000
0"
b1111 !
b1111 *
b1111 )
b0 (
b0 +
0%
b1010 $
b1010 '
b101 #
b101 &
#10000
1"
b0 !
b0 *
b11111 +
1%
#15000
0"
b1111 !
b1111 *
b0 +
0%
b1100 $
b1100 '
b11 #
b11 &
#20000
1"
b0 !
b0 *
b11111 +
1%
#25000
0"
b1111 !
b1111 *
b0 +
0%
b1111 $
b1111 '
b0 #
b0 &
#30000
1"
b0 !
b0 *
b11111 +
1%
#40000
