# do seven_seg_decoder_7447.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:46:37 on Aug 04,2025
# vlog -work work seven_seg_decoder_7447.vo 
# -- Compiling module seven_seg_decoder_7447
# 
# Top level modules:
# 	seven_seg_decoder_7447
# End time: 08:46:37 on Aug 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:46:37 on Aug 04,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module seven_seg_decoder_7447_vlg_vec_tst
# 
# Top level modules:
# 	seven_seg_decoder_7447_vlg_vec_tst
# End time: 08:46:37 on Aug 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.seven_seg_decoder_7447_vlg_vec_tst 
# Start time: 08:46:37 on Aug 04,2025
# Loading work.seven_seg_decoder_7447_vlg_vec_tst
# Loading work.seven_seg_decoder_7447
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /seven_seg_decoder_7447_vlg_vec_tst
# End time: 08:46:38 on Aug 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
