// Seed: 3759126026
module module_0 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3
);
  assign id_0 = id_3;
  wire id_5;
  wire id_6;
  ;
  wire id_7;
  ;
  wand id_8;
  assign module_1.id_11 = 0;
  assign id_0 = id_6;
  generate
    logic [-1 : 1] id_9;
  endgenerate
  assign id_5 = id_5;
  assign id_2 = id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input uwire id_3
    , id_23,
    output tri0 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output supply0 id_20,
    input supply1 id_21
);
  wire id_24 = id_14;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_15,
      id_13
  );
  logic id_25;
endmodule
