set_property SRC_FILE_INFO {cfile:{/home/simon/FPGADEVELOPER/HWD-CDMA-BRAM-ila/HWD-CDMA-BRAM.srcs/constrs_1/imports/BA/Z7010 or Z7020 MicroZed with MBCC-IO-PCB-D_v2.xdc} rfile:{../../../HWD-CDMA-BRAM.srcs/constrs_1/imports/BA/Z7010 or Z7020 MicroZed with MBCC-IO-PCB-D_v2.xdc} id:1} [current_design]
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V12 [get_ports {JA4_5_P}];  # "V12.JX1_LVDS_3_P.JX1.18.JA4-5_P" - JA - Pin 7
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W13 [get_ports {JA4_5_N}];  # "W13.JX1_LVDS_3_N.JX1.20.JA4-5_N" - JA - Pin 8
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T14 [get_ports {JA6_7_P}];  # "T14.JX1_LVDS_4_P.JX1.23.JA6-7_P" - JA - Pin 9
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T15 [get_ports {JA6_7_N}];  # "T15.JX1_LVDS_4_N.JX1.25.JA6-7_N" - JA - Pin 10
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]];
