u_core.u_spi_master            300             2700            N
u_core.u_sdram_ctrl            1000            2700            N
u_core.u_glbl_cfg              2000            2700            N
u_core.u_riscv_top	       500	       800	       N
u_core.u_uart_core             2200            1600            N
u_core.u_intercon              300             2300            N
u_core.u_wb_host               300             300             N
u_core.u_skew_wi               2600            2300            N
u_core.u_skew_riscv            400             800             N
u_core.u_skew_uart             2200            1500            N
u_core.u_skew_spi              200             2700            E
u_core.u_skew_sdram            900             2700            E
u_core.u_skew_glbl             2000            3200            N
u_core.u_skew_wh               1400            300             N
u_core.u_skew_sd_co            950             3300            N
u_core.u_skew_sd_ci            1100            3300            N
u_core.u_skew_sp_co            300             3400            N
