Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  3 12:17:50 2022
| Host         : DESKTOP-J9TUK8S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vend_control_sets_placed.rpt
| Design       : vend
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |    Enable Signal    |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+---------------------+-----------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                     |                                   |                8 |             26 |
|  sys_clk_IBUF_BUFG |                     | Machine/Se10/m[31]_i_1_n_0        |                7 |             64 |
|  sys_clk_IBUF_BUFG |                     | Light/enclock/counter[31]_i_1_n_0 |               14 |             64 |
|  sys_clk_IBUF_BUFG | Light/enclock/res_0 | Light/enclock/counter[31]_i_1_n_0 |               13 |             64 |
+--------------------+---------------------+-----------------------------------+------------------+----------------+


