// Seed: 2424312594
module module_0 ();
  logic [1 : -1] id_1;
  ;
  assign id_1 = {id_1{1'b0}};
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd91
) (
    input uwire id_0
);
  uwire id_2;
  ;
  logic _id_3, id_4 = id_2++;
  assign id_4[id_3] = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_5;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    output wire id_4
);
  initial assume (1);
  module_0 modCall_1 ();
endmodule
