// Seed: 1709366537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_14;
  assign id_8 = 1;
  wire id_15;
  always_latch @(posedge id_14 or 1) id_11 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd68,
    parameter id_3 = 32'd98
);
  wire id_1;
  defparam id_2.id_3 = id_2; module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
