$date
	Mon Aug 25 14:29:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! yy $end
$var reg 4 " ii [0:3] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module newMUX $end
$var wire 4 % i [0:3] $end
$var wire 1 & j0 $end
$var wire 1 ' j1 $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
b0 %
0$
0#
b0 "
0!
$end
#5
1!
b1000 "
b1000 %
#10
0!
1$
1'
b0 "
b0 %
#15
b100 "
b100 %
#20
0$
0'
1#
1&
b0 "
b0 %
#25
b10 "
b10 %
#30
1$
1'
b0 "
b0 %
#35
1!
b1 "
b1 %
