// Seed: 1591637307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd14
) (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4
    , id_11,
    output supply1 _id_5,
    output tri id_6,
    input tri1 id_7,
    input wand id_8,
    output tri0 id_9
);
  assign id_9 = -1;
  logic [id_5 : -1 'b0] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
