INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/CD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CD1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/CD2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CD2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/Lab_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/RC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/SSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sim_1/new/Lab5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_bench
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [E:/JI Files/VE270_Vivado/Lab_5/Lab_5.srcs/sim_1/new/Lab5_sim.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Lab_5/Lab_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
