--------------- Build Started: 10/27/2016 15:21:04 Project: RPPSOC-PWM, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\DGilliland\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -d CY8C5267AXI-LP051 -s C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0017: error: No drivers on signal "Net_732", bit(s) "0".
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Signal: Net_732)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1227.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1228.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1369.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1877)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1880)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1896)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1899)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1900)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1902)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1903)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1905)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1906)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1908)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1909)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1910)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1911)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_928.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_929.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_975.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_976.4)
ADD: sdb.M0018: error: Multiple drivers on signal "Net_762", bit(s) "0".
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Signal: Net_762)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1369.9)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1399.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1400.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1401.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1402.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1403.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1404.4)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1412.9)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1759)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1760)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1762)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1768)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1769)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1912)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1916)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1917)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1938)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1940)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1964)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1965)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1967)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1968)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1970)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1971)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1973)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1974)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1976)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1977)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1978)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_1979)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_2244)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_2245)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_2246)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_2248)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_2249)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_919.22)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\TopDesign\TopDesign.cysch (Shape_920.22)
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 10/27/2016 15:21:25 ---------------
