# written for flow package Vivado 
set sdc_version 1.7 

create_clock -name clk -period 5.1 -waveform { 0.0 2.55 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 5.1
## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_1_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_1_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_2_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_2_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_2_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_3_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_3_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_3_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_4_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_4_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_4_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_5_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_5_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_5_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_6_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_6_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_6_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_7_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_7_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_7_31_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_4_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_5_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_6_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_7_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_8_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_9_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_10_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_11_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_12_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_13_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_14_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_15_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_4_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_5_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_6_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_7_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_8_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_9_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_10_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_11_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_12_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_13_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_14_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_15_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_15_lz}]

