--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.806ns.
--------------------------------------------------------------------------------
Slack:                  6.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X88Y77.A1      net (fanout=4)        0.863   df/count<2>
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.476ns logic, 2.152ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  6.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.BQ      Tcko                  0.518   df/count<3>
                                                       df/count_1
    SLICE_X88Y77.A2      net (fanout=4)        0.835   df/count<1>
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.476ns logic, 2.124ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X88Y77.A4      net (fanout=4)        0.767   df/count<0>
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.476ns logic, 2.056ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/clkout (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/clkout to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.AQ      Tcko                  0.518   df/clkout
                                                       df/clkout
    SLICE_X88Y77.A3      net (fanout=1)        0.521   df/clkout
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.476ns logic, 1.810ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X88Y77.A5      net (fanout=4)        0.450   df/count<3>
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.476ns logic, 1.739ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  6.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.044ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.AQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X88Y77.A6      net (fanout=4)        0.341   df/count<4>
    SLICE_X88Y77.A       Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.289   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (1.414ns logic, 1.630ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.BQ      Tcko                  0.518   df/count<3>
                                                       df/count_1
    SLICE_X88Y78.B2      net (fanout=4)        0.687   df/count<1>
    SLICE_X88Y78.COUT    Topcyb                0.657   df/count<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y79.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y79.AMUX    Tcina                 0.390   Result<4>
                                                       df/Mcount_count_xor<4>
    SLICE_X89Y78.A6      net (fanout=1)        0.299   Result<4>
    SLICE_X89Y78.CLK     Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.660ns logic, 0.986ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.495ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X88Y78.C2      net (fanout=4)        0.689   df/count<2>
    SLICE_X88Y78.COUT    Topcyc                0.504   df/count<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y79.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y79.AMUX    Tcina                 0.390   Result<4>
                                                       df/Mcount_count_xor<4>
    SLICE_X89Y78.A6      net (fanout=1)        0.299   Result<4>
    SLICE_X89Y78.CLK     Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.507ns logic, 0.988ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.495ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X88Y78.A3      net (fanout=4)        0.556   df/count<0>
    SLICE_X88Y78.COUT    Topcya                0.637   df/count<3>
                                                       df/count<0>_rt
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y79.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y79.AMUX    Tcina                 0.390   Result<4>
                                                       df/Mcount_count_xor<4>
    SLICE_X89Y78.A6      net (fanout=1)        0.299   Result<4>
    SLICE_X89Y78.CLK     Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.640ns logic, 0.855ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack:                  7.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.AQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y78.D2      net (fanout=4)        0.883   df/count<4>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (1.104ns logic, 1.270ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.AQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y78.D2      net (fanout=4)        0.883   df/count<4>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (1.104ns logic, 1.270ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.AQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y78.D2      net (fanout=4)        0.883   df/count<4>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (1.104ns logic, 1.270ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.AQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y78.D2      net (fanout=4)        0.883   df/count<4>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (1.104ns logic, 1.270ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  7.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X88Y78.D3      net (fanout=4)        0.561   df/count<3>
    SLICE_X88Y78.COUT    Topcyd                0.500   df/count<3>
                                                       df/Mcount_count_lut<3>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y79.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y79.AMUX    Tcina                 0.390   Result<4>
                                                       df/Mcount_count_xor<4>
    SLICE_X89Y78.A6      net (fanout=1)        0.299   Result<4>
    SLICE_X89Y78.CLK     Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (1.503ns logic, 0.860ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y78.D1      net (fanout=4)        0.706   df/count<0>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.166ns logic, 1.093ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y78.D1      net (fanout=4)        0.706   df/count<0>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.166ns logic, 1.093ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y78.D1      net (fanout=4)        0.706   df/count<0>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.166ns logic, 1.093ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y78.D1      net (fanout=4)        0.706   df/count<0>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.166ns logic, 1.093ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  7.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X89Y78.D4      net (fanout=4)        0.467   df/count<2>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.166ns logic, 0.854ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  7.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X89Y78.D4      net (fanout=4)        0.467   df/count<2>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.166ns logic, 0.854ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  7.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X89Y78.D4      net (fanout=4)        0.467   df/count<2>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.166ns logic, 0.854ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  7.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X89Y78.D4      net (fanout=4)        0.467   df/count<2>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.166ns logic, 0.854ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.BQ      Tcko                  0.518   df/count<3>
                                                       df/count_1
    SLICE_X88Y78.B2      net (fanout=4)        0.687   df/count<1>
    SLICE_X88Y78.CLK     Tas                   0.658   df/count<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.176ns logic, 0.687ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  8.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X89Y78.D5      net (fanout=4)        0.297   df/count<3>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (1.166ns logic, 0.684ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  8.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X89Y78.D5      net (fanout=4)        0.297   df/count<3>
    SLICE_X89Y78.D       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_3_o_equal_2_o_01
    SLICE_X88Y78.SR      net (fanout=1)        0.387   df/count[31]_GND_3_o_equal_2_o_0
    SLICE_X88Y78.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (1.166ns logic, 0.684ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.806|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 52 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   3.806ns{1}   (Maximum frequency: 262.743MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 30 10:39:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



