# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 07:19:05 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 07:19:05 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 07:19:05 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 07:19:05 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 07:19:05 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb -Lf altera_mf_ver 
# Start time: 07:19:05 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_32_8_1port.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ./RAM_32_8_1port.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jiovany  Hostname: JIOVANY_HP  ProcessID: 35072
#           Attempting to use alternate WLF file "./wlft5bxvme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5bxvme
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./binary.sv(44)
#    Time: 755 ps  Iteration: 0  Instance: /binary_tb
# Break in Module binary_tb at ./binary.sv line 44
# End time: 07:29:18 on Nov 03,2023, Elapsed time: 0:10:13
# Errors: 0, Warnings: 4
