make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 AR       libbase.a
 AR       libbase-nofloat.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 CC       microudp.o
 AR       libnet.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_base-minisoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_base-minisoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10437: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10530: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10539: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10600: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10636: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10754: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10785: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10813: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10844: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10872: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10903: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10931: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10962: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10990: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11021: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11049: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11080: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11108: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11139: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11167: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11198: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11226: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11257: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11285: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11316: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11344: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11375: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11403: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11434: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11462: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11493: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11521: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11552: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11580: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11611: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11639: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11670: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11698: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11724: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 72: Using initial value of minisoc_minisoc_minisoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 85: Using initial value of minisoc_minisoc_minisoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 104: Using initial value of minisoc_minisoc_minisoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 165: Using initial value of minisoc_minisoc_minisoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 188: Using initial value of minisoc_minisoc_minisoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 212: Using initial value of minisoc_minisoc_minisoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 240: Using initial value of minisoc_minisoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 244: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 275: Using initial value of minisoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 465: Using initial value of minisoc_minisoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 481: Using initial value of minisoc_minisoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 614: Using initial value of minisoc_minisoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 653: Using initial value of minisoc_minisoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 692: Using initial value of minisoc_minisoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 731: Using initial value of minisoc_minisoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 770: Using initial value of minisoc_minisoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 809: Using initial value of minisoc_minisoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 848: Using initial value of minisoc_minisoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 887: Using initial value of minisoc_minisoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 907: Using initial value of minisoc_minisoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 924: Using initial value of minisoc_minisoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 939: Using initial value of minisoc_minisoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 940: Using initial value of minisoc_minisoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 941: Using initial value of minisoc_minisoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 942: Using initial value of minisoc_minisoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 943: Using initial value of minisoc_minisoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1012: Using initial value of crg_reset1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1023: Using initial value of liteethphymiitx_sink_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1024: Using initial value of liteethphymiitx_sink_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1054: Using initial value of liteethphymiitx_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1059: Using initial value of liteethphymiirx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1060: Using initial value of liteethphymiirx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1141: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1156: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1174: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1268: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1323: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1324: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1339: Using initial value of ethmac_rx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1406: Using initial value of ethmac_tx_converter_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1490: Using initial value of ethmac_tx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1537: Using initial value of ethmac_rx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1601: Using initial value of ethmac_writer_sink_sink_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1626: Using initial value of ethmac_writer_slot_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1645: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1665: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1672: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1711: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1743: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1756: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1769: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1784: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1811: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 1814: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10478: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10677: Signal <mem_2> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2402: Assignment to minisoc_minisoc_minisoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2560: Assignment to minisoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2561: Assignment to minisoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2564: Assignment to minisoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2565: Assignment to minisoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2621: Assignment to minisoc_minisoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 2636: Assignment to minisoc_minisoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4246: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4247: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4251: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4252: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4256: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4257: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4261: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4262: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4266: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4267: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4271: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4272: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4276: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4277: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4281: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4282: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4360: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4365: Assignment to minisoc_minisoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4435: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4520: Assignment to liteethphymiitx_source_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4521: Assignment to liteethphymiitx_source_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4522: Assignment to liteethphymiitx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4525: Assignment to liteethphymiitx_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4563: Assignment to liteethphymiirx_sink_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4577: Assignment to liteethphymiirx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4584: Assignment to liteethphymiirx_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 4884: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5056: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5105: Assignment to ethmac_crc32_checker_syncfifo_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5113: Assignment to ethmac_crc32_checker_syncfifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5276: Assignment to ethmac_tx_converter_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5360: Assignment to ethmac_rx_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5524: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5528: Assignment to ethmac_tx_last_be_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5558: Assignment to liteethphymiitx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5559: Assignment to liteethphymiitx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5562: Assignment to liteethphymiitx_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5563: Assignment to liteethphymiitx_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5564: Assignment to ethmac_tx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5594: Assignment to ethmac_rx_last_be_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5595: Assignment to ethmac_rx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5614: Assignment to ethmac_rx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5674: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5681: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5985: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5986: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5988: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5989: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5990: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5992: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5993: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5995: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5996: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 5997: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6003: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6004: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6010: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6011: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6025: Assignment to minisoc_minisoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6026: Assignment to minisoc_minisoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6030: Assignment to minisoc_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6064: Assignment to minisoc_minisoc_minisoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6065: Assignment to minisoc_minisoc_minisoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6067: Assignment to minisoc_minisoc_minisoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6068: Assignment to minisoc_minisoc_minisoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6069: Assignment to minisoc_minisoc_minisoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6075: Assignment to minisoc_minisoc_minisoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6076: Assignment to minisoc_minisoc_minisoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6079: Assignment to minisoc_minisoc_minisoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6082: Assignment to minisoc_minisoc_minisoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6083: Assignment to minisoc_minisoc_minisoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6089: Assignment to minisoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6090: Assignment to minisoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6115: Assignment to minisoc_minisoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6116: Assignment to minisoc_minisoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6117: Assignment to minisoc_minisoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6118: Assignment to minisoc_minisoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6119: Assignment to minisoc_minisoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6120: Assignment to minisoc_minisoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6121: Assignment to minisoc_minisoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6122: Assignment to minisoc_minisoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6123: Assignment to minisoc_minisoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6124: Assignment to minisoc_minisoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6125: Assignment to minisoc_minisoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6126: Assignment to minisoc_minisoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6127: Assignment to minisoc_minisoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6128: Assignment to minisoc_minisoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6129: Assignment to minisoc_minisoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6130: Assignment to minisoc_minisoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6140: Assignment to minisoc_minisoc_bank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6141: Assignment to minisoc_minisoc_bank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6142: Assignment to minisoc_minisoc_bank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6143: Assignment to minisoc_minisoc_bank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6144: Assignment to minisoc_minisoc_bank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6145: Assignment to minisoc_minisoc_bank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6146: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6147: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6152: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6154: Assignment to minisoc_minisoc_bank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6155: Assignment to minisoc_minisoc_bank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6162: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6163: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6168: Assignment to minisoc_minisoc_bank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6169: Assignment to minisoc_minisoc_bank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6190: Assignment to minisoc_minisoc_bank3_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6191: Assignment to minisoc_minisoc_bank3_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6192: Assignment to minisoc_minisoc_bank3_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6193: Assignment to minisoc_minisoc_bank3_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6194: Assignment to minisoc_minisoc_bank3_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6195: Assignment to minisoc_minisoc_bank3_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6196: Assignment to minisoc_minisoc_bank3_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6197: Assignment to minisoc_minisoc_bank3_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6198: Assignment to minisoc_minisoc_bank3_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6199: Assignment to minisoc_minisoc_bank3_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6200: Assignment to minisoc_minisoc_bank3_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6201: Assignment to minisoc_minisoc_bank3_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6202: Assignment to minisoc_minisoc_bank3_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6203: Assignment to minisoc_minisoc_bank3_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6204: Assignment to minisoc_minisoc_bank3_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6205: Assignment to minisoc_minisoc_bank3_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6206: Assignment to minisoc_minisoc_bank3_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6207: Assignment to minisoc_minisoc_bank3_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6208: Assignment to minisoc_minisoc_bank3_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6209: Assignment to minisoc_minisoc_bank3_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6225: Assignment to minisoc_minisoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6241: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6242: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6243: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6244: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6245: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6246: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6247: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6248: Assignment to minisoc_minisoc_bank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6251: Assignment to minisoc_minisoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6267: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6268: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6269: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6270: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6271: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6272: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6273: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6274: Assignment to minisoc_minisoc_bank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6275: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6277: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6278: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6279: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6280: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6281: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6282: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6283: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6284: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6285: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6286: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6287: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6288: Assignment to minisoc_minisoc_bank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6289: Assignment to minisoc_minisoc_bank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6290: Assignment to minisoc_minisoc_bank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6351: Assignment to minisoc_minisoc_minisoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6353: Assignment to minisoc_minisoc_bank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6354: Assignment to minisoc_minisoc_bank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6355: Assignment to minisoc_minisoc_bank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6356: Assignment to minisoc_minisoc_bank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6357: Assignment to minisoc_minisoc_bank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6358: Assignment to minisoc_minisoc_bank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6359: Assignment to minisoc_minisoc_bank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6360: Assignment to minisoc_minisoc_bank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6361: Assignment to minisoc_minisoc_minisoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6362: Assignment to minisoc_minisoc_minisoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6388: Assignment to minisoc_minisoc_bank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6389: Assignment to minisoc_minisoc_bank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6390: Assignment to minisoc_minisoc_bank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6391: Assignment to minisoc_minisoc_bank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6392: Assignment to minisoc_minisoc_minisoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 6393: Assignment to minisoc_minisoc_minisoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8306: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8620: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8556: Assignment to minisoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8870: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8871: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 9015: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 8624: Assignment to minisoc_minisoc_minisoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <$unit_1>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10508: Assignment to minisoc_minisoc_minisoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10522: Assignment to minisoc_minisoc_minisoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10573: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 10576: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11761: Assignment to minisoc_minisoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11775: Assignment to minisoc_minisoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11789: Assignment to minisoc_minisoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11803: Assignment to minisoc_minisoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11817: Assignment to minisoc_minisoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11831: Assignment to minisoc_minisoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11845: Assignment to minisoc_minisoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11859: Assignment to minisoc_minisoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11908: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11924: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11940: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11954: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11970: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 11986: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12000: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" Line 12190: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
WARNING:Xst:647 - Input <eth_rx_data<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_clocks_gtx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_mdc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_base-minisoc-atlys.v" line 10439: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 10240x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x12-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 512x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x12-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <minisoc_ddrphy_record1_odt> equivalent to <minisoc_ddrphy_record0_odt> has been removed
    Register <liteethphymiirx_reset> equivalent to <liteethphymiirx_sop_set> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <memadr_28> equivalent to <memadr_21> has been removed
    Register <memadr_27> equivalent to <memadr_21> has been removed
    Register <memadr_26> equivalent to <memadr_21> has been removed
    Register <memadr_25> equivalent to <memadr_21> has been removed
    Register <memadr_24> equivalent to <memadr_21> has been removed
    Register <memadr_23> equivalent to <memadr_21> has been removed
    Register <memadr_22> equivalent to <memadr_21> has been removed
    Register <minisoc_ddrphy_record1_cke> equivalent to <minisoc_ddrphy_record0_cke> has been removed
    Found 1-bit register for signal <liteethphymiirx_sop_set>.
    Found 1-bit register for signal <liteethphymiirx_sop_clr>.
    Found 4-bit register for signal <liteethphymiirx_sink_sink_payload_data>.
    Found 1-bit register for signal <liteethphymiirx_sink_sink_stb>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk0_data>.
    Found 4-bit register for signal <liteethphymiirx_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_sop>.
    Found 1-bit register for signal <liteethphymiirx_pack_source_eop>.
    Found 1-bit register for signal <liteethphymiirx_pack_demux>.
    Found 1-bit register for signal <liteethphymiirx_pack_strobe_all>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 1-bit register for signal <ethmac_preamble_checker_sop>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk0_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk1_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk2_error>.
    Found 8-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_data>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_last_be>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_payload_chunk3_error>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_sop>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_source_eop>.
    Found 2-bit register for signal <ethmac_rx_converter_pack_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_pack_strobe_all>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <liteethphymiitx_unpack_sink_ack>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_unpack_mux>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 11-bit register for signal <minisoc_crg_por>.
    Found 1-bit register for signal <minisoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <minisoc_ddrphy_phase_half>.
    Found 1-bit register for signal <minisoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <minisoc_ddrphy_record0_address>.
    Found 3-bit register for signal <minisoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <minisoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <minisoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <minisoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <minisoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <minisoc_ddrphy_record1_address>.
    Found 3-bit register for signal <minisoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <minisoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <minisoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <minisoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <minisoc_ddram_a>.
    Found 3-bit register for signal <minisoc_ddram_ba>.
    Found 1-bit register for signal <minisoc_ddram_cke>.
    Found 1-bit register for signal <minisoc_ddram_ras_n>.
    Found 1-bit register for signal <minisoc_ddram_cas_n>.
    Found 1-bit register for signal <minisoc_ddram_we_n>.
    Found 1-bit register for signal <minisoc_ddram_odt>.
    Found 1-bit register for signal <minisoc_ddrphy_postamble>.
    Found 2-bit register for signal <minisoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_rom_bus_ack>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_sram_bus_ack>.
    Found 14-bit register for signal <minisoc_minisoc_minisoc_interface_adr>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_interface_we>.
    Found 8-bit register for signal <minisoc_minisoc_minisoc_interface_dat_w>.
    Found 32-bit register for signal <minisoc_minisoc_minisoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_bus_wishbone_ack>.
    Found 2-bit register for signal <minisoc_minisoc_minisoc_counter>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_serial_tx>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <minisoc_minisoc_minisoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <minisoc_minisoc_minisoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <minisoc_minisoc_minisoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_source_stb>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <minisoc_minisoc_minisoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_rx_r>.
    Found 8-bit register for signal <minisoc_minisoc_minisoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_tx_pending>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_rx_pending>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <minisoc_minisoc_minisoc_uart_storage_full>.
    Found 5-bit register for signal <minisoc_minisoc_minisoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <minisoc_minisoc_minisoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <minisoc_minisoc_minisoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_en_storage_full>.
    Found 32-bit register for signal <minisoc_minisoc_minisoc_timer0_value_status>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_zero_pending>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <minisoc_minisoc_minisoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <minisoc_minisoc_minisoc_timer0_value>.
    Found 57-bit register for signal <minisoc_status>.
    Found 7-bit register for signal <minisoc_cnt>.
    Found 1-bit register for signal <minisoc_bus_ack>.
    Found 1-bit register for signal <minisoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <minisoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <minisoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <minisoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <minisoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <minisoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <minisoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <minisoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <minisoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <minisoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_storage_full>.
    Found 6-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <minisoc_minisoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <minisoc_minisoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_a>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_cas_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_ras_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_we_n>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_seq_done>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_counter0>.
    Found 10-bit register for signal <minisoc_minisoc_sdram_counter1>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_start>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <minisoc_minisoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <minisoc_minisoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <minisoc_minisoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <minisoc_minisoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <minisoc_minisoc_sdram_time0>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_time1>.
    Found 4-bit register for signal <minisoc_minisoc_sdram_state>.
    Found 1-bit register for signal <minisoc_minisoc_adr_offset_r>.
    Found 1-bit register for signal <crg_reset_storage_full>.
    Found 9-bit register for signal <crg_counter>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 4-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 4-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 11-bit register for signal <ethmac_writer_counter_counter>.
    Found 1-bit register for signal <ethmac_writer_slot_counter>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_first>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 1-bit register for signal <new_master_dat_w_ack>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <n_controller_selected_wl>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <minisoc_minisoc_grant>.
    Found 6-bit register for signal <minisoc_minisoc_slave_sel_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface0_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface1_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface2_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface3_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface4_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface5_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface6_dat_r>.
    Found 8-bit register for signal <minisoc_minisoc_interface7_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 9-bit register for signal <memadr_21>.
    Found 8-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 8-bit register for signal <memdat_8>.
    Found 8-bit register for signal <memdat_9>.
    Found 8-bit register for signal <memdat_10>.
    Found 8-bit register for signal <memdat_11>.
    Found 8-bit register for signal <memdat_12>.
    Found 1-bit register for signal <liteethphymiirx_sop>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_rx (rising_edge)                    |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_clocks_tx (rising_edge)                    |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <minisoc_minisoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <minisoc_minisoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <minisoc_minisoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1528_OUT> created at line 8408.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_1600_OUT> created at line 8504.
    Found 11-bit subtractor for signal <minisoc_crg_por[10]_GND_1_o_sub_1637_OUT> created at line 8551.
    Found 5-bit subtractor for signal <minisoc_minisoc_minisoc_uart_tx_fifo_level[4]_GND_1_o_sub_1694_OUT> created at line 8975.
    Found 5-bit subtractor for signal <minisoc_minisoc_minisoc_uart_rx_fifo_level[4]_GND_1_o_sub_1703_OUT> created at line 8990.
    Found 32-bit subtractor for signal <minisoc_minisoc_minisoc_timer0_value[31]_GND_1_o_sub_1707_OUT> created at line 8997.
    Found 10-bit subtractor for signal <minisoc_minisoc_sdram_counter1[9]_GND_1_o_sub_1731_OUT> created at line 9075.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_1734_OUT> created at line 9089.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1743_OUT> created at line 9104.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_1747_OUT> created at line 9119.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1756_OUT> created at line 9134.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_1760_OUT> created at line 9149.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1769_OUT> created at line 9164.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_1773_OUT> created at line 9179.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1782_OUT> created at line 9194.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_1786_OUT> created at line 9209.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine4_level[3]_GND_1_o_sub_1795_OUT> created at line 9224.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_1799_OUT> created at line 9239.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine5_level[3]_GND_1_o_sub_1808_OUT> created at line 9254.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_1812_OUT> created at line 9269.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine6_level[3]_GND_1_o_sub_1821_OUT> created at line 9284.
    Found 2-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_1825_OUT> created at line 9299.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_bankmachine7_level[3]_GND_1_o_sub_1834_OUT> created at line 9314.
    Found 5-bit subtractor for signal <minisoc_minisoc_sdram_time0[4]_GND_1_o_sub_1837_OUT> created at line 9322.
    Found 4-bit subtractor for signal <minisoc_minisoc_sdram_time1[3]_GND_1_o_sub_1840_OUT> created at line 9329.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_1998_OUT> created at line 9891.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2005_OUT> created at line 9921.
    Found 4-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[3]_GND_1_o_add_794_OUT> created at line 5435.
    Found 4-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[3]_GND_1_o_add_797_OUT> created at line 5451.
    Found 4-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[3]_GND_1_o_add_814_OUT> created at line 5490.
    Found 4-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[3]_GND_1_o_add_817_OUT> created at line 5506.
    Found 1-bit adder for signal <liteethphymiirx_pack_demux_PWR_1_o_add_1504_OUT<0>> created at line 8333.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_1509_OUT> created at line 8350.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_1512_OUT> created at line 8358.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1518_OUT> created at line 8392.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1522_OUT> created at line 8399.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1525_OUT> created at line 8404.
    Found 2-bit adder for signal <ethmac_rx_converter_pack_demux[1]_GND_1_o_add_1546_OUT> created at line 8435.
    Found 1-bit adder for signal <liteethphymiitx_unpack_mux_PWR_1_o_add_1592_OUT<0>> created at line 8481.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_1593_OUT> created at line 8488.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_1596_OUT> created at line 8496.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_1604_OUT> created at line 8519.
    Found 2-bit adder for signal <ethmac_tx_converter_unpack_mux[1]_GND_1_o_add_1607_OUT> created at line 8536.
    Found 1-bit adder for signal <minisoc_ddrphy_phase_sel_PWR_1_o_add_1642_OUT<0>> created at line 8591.
    Found 1-bit adder for signal <minisoc_ddrphy_phase_half_PWR_1_o_add_1643_OUT<0>> created at line 8593.
    Found 2-bit adder for signal <minisoc_minisoc_minisoc_counter[1]_GND_1_o_add_1656_OUT> created at line 8883.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1659_OUT> created at line 8897.
    Found 33-bit adder for signal <n5855> created at line 8913.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1671_OUT> created at line 8926.
    Found 33-bit adder for signal <n5860> created at line 8945.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_tx_fifo_produce[3]_GND_1_o_add_1687_OUT> created at line 8964.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_tx_fifo_consume[3]_GND_1_o_add_1689_OUT> created at line 8967.
    Found 5-bit adder for signal <minisoc_minisoc_minisoc_uart_tx_fifo_level[4]_GND_1_o_add_1691_OUT> created at line 8971.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_rx_fifo_produce[3]_GND_1_o_add_1696_OUT> created at line 8979.
    Found 4-bit adder for signal <minisoc_minisoc_minisoc_uart_rx_fifo_consume[3]_GND_1_o_add_1698_OUT> created at line 8982.
    Found 5-bit adder for signal <minisoc_minisoc_minisoc_uart_rx_fifo_level[4]_GND_1_o_add_1700_OUT> created at line 8986.
    Found 7-bit adder for signal <minisoc_cnt[6]_GND_1_o_add_1711_OUT> created at line 9013.
    Found 4-bit adder for signal <minisoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1716_OUT> created at line 9026.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_counter0[3]_GND_1_o_add_1725_OUT> created at line 9063.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1736_OUT> created at line 9093.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1738_OUT> created at line 9096.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine0_level[3]_GND_1_o_add_1740_OUT> created at line 9100.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1749_OUT> created at line 9123.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1751_OUT> created at line 9126.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine1_level[3]_GND_1_o_add_1753_OUT> created at line 9130.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1762_OUT> created at line 9153.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1764_OUT> created at line 9156.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine2_level[3]_GND_1_o_add_1766_OUT> created at line 9160.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1775_OUT> created at line 9183.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1777_OUT> created at line 9186.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine3_level[3]_GND_1_o_add_1779_OUT> created at line 9190.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine4_produce[2]_GND_1_o_add_1788_OUT> created at line 9213.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine4_consume[2]_GND_1_o_add_1790_OUT> created at line 9216.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine4_level[3]_GND_1_o_add_1792_OUT> created at line 9220.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine5_produce[2]_GND_1_o_add_1801_OUT> created at line 9243.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine5_consume[2]_GND_1_o_add_1803_OUT> created at line 9246.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine5_level[3]_GND_1_o_add_1805_OUT> created at line 9250.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine6_produce[2]_GND_1_o_add_1814_OUT> created at line 9273.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine6_consume[2]_GND_1_o_add_1816_OUT> created at line 9276.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine6_level[3]_GND_1_o_add_1818_OUT> created at line 9280.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine7_produce[2]_GND_1_o_add_1827_OUT> created at line 9303.
    Found 3-bit adder for signal <minisoc_minisoc_sdram_bankmachine7_consume[2]_GND_1_o_add_1829_OUT> created at line 9306.
    Found 4-bit adder for signal <minisoc_minisoc_sdram_bankmachine7_level[3]_GND_1_o_add_1831_OUT> created at line 9310.
    Found 25-bit adder for signal <n5928> created at line 9823.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_1959_OUT> created at line 9832.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_1961_OUT> created at line 9835.
    Found 9-bit adder for signal <crg_counter[8]_GND_1_o_add_1987_OUT> created at line 9858.
    Found 11-bit adder for signal <ethmac_writer_counter_counter[10]_GND_1_o_add_1989_OUT> created at line 9869.
    Found 1-bit adder for signal <ethmac_writer_slot_counter_PWR_1_o_add_1992_OUT<0>> created at line 9876.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_1993_OUT<0>> created at line 9880.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_1994_OUT<0>> created at line 9883.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_1995_OUT> created at line 9887.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2000_OUT<0>> created at line 9910.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2001_OUT<0>> created at line 9913.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2002_OUT> created at line 9917.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_2007_OUT> created at line 9928.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_676_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 16x8-bit Read Only RAM for signal <minisoc_minisoc_interface3_adr[3]_GND_1_o_wide_mux_2016_OUT>
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <minisoc_minisoc_interface_ack> created at line 4461.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_710_OUT> created at line 4965.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_unpack_source_payload_data> created at line 5303.
    Found 1-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_unpack_source_payload_last_be> created at line 5303.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 5749.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 6519.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 6555.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 6627.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 6663.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 6735.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 6771.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 6807.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 6843.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 6879.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 6951.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 6987.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7059.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7095.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7131.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed0> created at line 7791.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed1> created at line 7815.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed2> created at line 7839.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 7863.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 7887.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 7911.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 7935.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 7959.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 7983.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8007.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8031.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8055.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8079.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8103.
    Found 8-bit 8-to-1 multiplexer for signal <minisoc_minisoc_interface0_adr[2]_minisoc_minisoc_bank0_id0_w[7]_wide_mux_2010_OUT> created at line 9968.
    Found 8-bit 16-to-1 multiplexer for signal <minisoc_minisoc_interface1_adr[3]_GND_1_o_wide_mux_2012_OUT> created at line 9997.
    Found 8-bit 21-to-1 multiplexer for signal <minisoc_minisoc_interface5_adr[4]_GND_1_o_wide_mux_2025_OUT> created at line 10283.
    Found 8-bit 7-to-1 multiplexer for signal <minisoc_minisoc_interface6_adr[2]_GND_1_o_wide_mux_2027_OUT> created at line 10373.
    Found 8-bit 4-to-1 multiplexer for signal <minisoc_minisoc_interface7_adr[1]_minisoc_minisoc_bank7_tuning_word0_w[7]_wide_mux_2030_OUT> created at line 10400.
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine0_hit> created at line 2848
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine1_hit> created at line 2978
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine2_hit> created at line 3108
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine3_hit> created at line 3238
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine4_hit> created at line 3368
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine5_hit> created at line 3498
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine6_hit> created at line 3628
    Found 13-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine7_hit> created at line 3758
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine0_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_381_o> created at line 3972
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine0_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_382_o> created at line 3972
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine1_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_383_o> created at line 3973
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine1_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_384_o> created at line 3973
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine2_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_385_o> created at line 3974
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine2_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_386_o> created at line 3974
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine3_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_387_o> created at line 3975
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine3_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_388_o> created at line 3975
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine4_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_389_o> created at line 3976
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine4_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_390_o> created at line 3976
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine5_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_391_o> created at line 3977
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine5_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_392_o> created at line 3977
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine6_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_393_o> created at line 3978
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine6_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_394_o> created at line 3978
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine7_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_395_o> created at line 3979
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_bankmachine7_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_396_o> created at line 3979
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_choose_req_is_read_minisoc_minisoc_sdram_choose_req_want_reads_equal_399_o> created at line 4029
    Found 1-bit comparator equal for signal <minisoc_minisoc_sdram_choose_req_is_write_minisoc_minisoc_sdram_choose_req_want_writes_equal_400_o> created at line 4029
    Found 29-bit comparator equal for signal <minisoc_minisoc_tag_do_tag[28]_GND_1_o_equal_610_o> created at line 4380
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 4812
    Found 16-bit comparator greater for signal <_n8333> created at line 5174
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[3]_ethmac_tx_cdc_consume_wdomain[3]_equal_787_o> created at line 5421
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[2]_ethmac_tx_cdc_consume_wdomain[2]_equal_788_o> created at line 5421
    Found 2-bit comparator not equal for signal <n1544> created at line 5421
    Found 4-bit comparator not equal for signal <n1547> created at line 5422
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[3]_ethmac_rx_cdc_consume_wdomain[3]_equal_807_o> created at line 5476
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[2]_ethmac_rx_cdc_consume_wdomain[2]_equal_808_o> created at line 5476
    Found 2-bit comparator not equal for signal <n1579> created at line 5476
    Found 4-bit comparator equal for signal <n1582> created at line 5477
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_198_o> created at line 5814
    Found 1-bit comparator equal for signal <minisoc_ddrphy_phase_half_minisoc_ddrphy_phase_sys_equal_1642_o> created at line 8588
    Found 7-bit comparator greater for signal <minisoc_cnt[6]_PWR_1_o_LessThan_1711_o> created at line 9012
    Found 7-bit comparator greater for signal <minisoc_cnt[6]_GND_1_o_LessThan_2349_o> created at line 10655
    Found 11-bit comparator greater for signal <GND_1_o_minisoc_crg_por[10]_LessThan_2616_o> created at line 12159
    WARNING:Xst:2404 -  FFs/Latches <eth_tx_er<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <minisoc_minisoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  41 RAM(s).
	inferred  83 Adder/Subtractor(s).
	inferred 1874 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred 616 Multiplexer(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_2_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 47
 10240x32-bit dual-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 3
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 256x21-bit dual-port RAM                              : 2
 2x12-bit dual-port RAM                                : 2
 32x32-bit dual-port RAM                               : 2
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 512x32-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x22-bit dual-port RAM                                : 8
 8x42-bit dual-port RAM                                : 2
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 98
 1-bit adder                                           : 9
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 7
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 9
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 3-bit addsub                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 14
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 478
 1-bit register                                        : 233
 10-bit register                                       : 4
 11-bit register                                       : 3
 13-bit register                                       : 14
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 22
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 32
 30-bit register                                       : 10
 32-bit register                                       : 38
 4-bit register                                        : 45
 42-bit register                                       : 2
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 49
 9-bit register                                        : 2
# Comparators                                          : 53
 1-bit comparator equal                                : 24
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 764
 1-bit 2-to-1 multiplexer                              : 499
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 43
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 50
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 70
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 23
# Xors                                                 : 64
 1-bit xor2                                            : 30
 1-bit xor3                                            : 13
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <eth_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <ethmac_writer_counter_counter>: 1 register on signal <ethmac_writer_counter_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <liteethphymiitx_unpack_mux>: 1 register on signal <liteethphymiitx_unpack_mux>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_unpack_mux>: 1 register on signal <ethmac_tx_converter_unpack_mux>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <liteethphymiirx_pack_demux>: 1 register on signal <liteethphymiirx_pack_demux>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_rx_converter_pack_demux>: 1 register on signal <ethmac_rx_converter_pack_demux>.
The following registers are absorbed into counter <minisoc_crg_por>: 1 register on signal <minisoc_crg_por>.
The following registers are absorbed into counter <minisoc_ddrphy_phase_half>: 1 register on signal <minisoc_ddrphy_phase_half>.
The following registers are absorbed into counter <minisoc_ddrphy_phase_sel>: 1 register on signal <minisoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_counter1>: 1 register on signal <minisoc_minisoc_sdram_counter1>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_phy_tx_bitcount>: 1 register on signal <minisoc_minisoc_minisoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_counter>: 1 register on signal <minisoc_minisoc_minisoc_counter>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_phy_rx_bitcount>: 1 register on signal <minisoc_minisoc_minisoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_tx_fifo_produce>: 1 register on signal <minisoc_minisoc_minisoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_tx_fifo_level>: 1 register on signal <minisoc_minisoc_minisoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_tx_fifo_consume>: 1 register on signal <minisoc_minisoc_minisoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_rx_fifo_produce>: 1 register on signal <minisoc_minisoc_minisoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_rx_fifo_level>: 1 register on signal <minisoc_minisoc_minisoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <minisoc_minisoc_minisoc_uart_rx_fifo_consume>: 1 register on signal <minisoc_minisoc_minisoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <minisoc_cnt>: 1 register on signal <minisoc_cnt>.
The following registers are absorbed into counter <minisoc_ddrphy_bitslip_cnt>: 1 register on signal <minisoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine0_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine0_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine0_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine1_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine1_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine1_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine2_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine2_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine2_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine3_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine3_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine3_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine4_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine4_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine4_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine5_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine5_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine5_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine6_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine6_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine6_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine7_level>: 1 register on signal <minisoc_minisoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine7_produce>: 1 register on signal <minisoc_minisoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine7_consume>: 1 register on signal <minisoc_minisoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <crg_counter>: 1 register on signal <crg_counter>.
The following registers are absorbed into counter <ethmac_writer_slot_counter>: 1 register on signal <ethmac_writer_slot_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <minisoc_minisoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_time0>: 1 register on signal <minisoc_minisoc_sdram_time0>.
The following registers are absorbed into counter <minisoc_minisoc_sdram_time1>: 1 register on signal <minisoc_minisoc_sdram_time1>.
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_stb_ethmac_writer_ongoing_AND_374_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<2:1>> |          |
    |     diA            | connected to signal <(_n6162,_n6161,_n6160,_n6159,_n6158,_n6157,_n6156,_n6155)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <minisoc_minisoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_pack_source_eop,ethmac_rx_converter_pack_source_sop,ethmac_rx_converter_pack_source_payload_chunk0_error,ethmac_rx_converter_pack_source_payload_chunk1_error,ethmac_rx_converter_pack_source_payload_chunk2_error,ethmac_rx_converter_pack_source_payload_chunk3_error,ethmac_rx_converter_pack_source_payload_chunk0_last_be,ethmac_rx_converter_pack_source_payload_chunk1_last_be,ethmac_rx_converter_pack_source_payload_chunk2_last_be,ethmac_rx_converter_pack_source_payload_chunk3_last_be,ethmac_rx_converter_pack_source_payload_chunk0_data,ethmac_rx_converter_pack_source_payload_chunk1_data,ethmac_rx_converter_pack_source_payload_chunk2_data,ethmac_rx_converter_pack_source_payload_chunk3_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_eop,ethmac_reader_source_source_sop,"0000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<2:1>> |          |
    |     diA            | connected to signal <(minisoc_minisoc_tag_di_dirty,"00",rhs_array_muxed44<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_12>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <minisoc_minisoc_minisoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <minisoc_minisoc_minisoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <minisoc_minisoc_minisoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <minisoc_minisoc_minisoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <minisoc_minisoc_minisoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_minisoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_minisoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <minisoc_minisoc_minisoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_minisoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <minisoc_minisoc_minisoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10240-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <minisoc_we<3>> | high     |
    |     weA<2>         | connected to signal <minisoc_we<2>> | high     |
    |     weA<1>         | connected to signal <minisoc_we<1>> | high     |
    |     weA<0>         | connected to signal <minisoc_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <minisoc_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_minisoc_minisoc_interface3_adr[3]_GND_1_o_wide_mux_2016_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <minisoc_minisoc_minisoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_clocks_rx> | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_eop,ethmac_preamble_checker_source_sop,"00",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_676_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_minisoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_minisoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <minisoc_minisoc_minisoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_minisoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <minisoc_minisoc_minisoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <minisoc_minisoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <minisoc_minisoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <(_n6166<21:9>,_n6166<5:0>,rhs_array_muxed44<2:1>,minisoc_minisoc_lasmi_master_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <minisoc_minisoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <(ethmac_writer_counter_counter,ethmac_writer_slot_counter)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <(ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <minisoc_minisoc_minisoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <minisoc_minisoc_minisoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <minisoc_minisoc_minisoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_41> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 47
 10240x32-bit single-port block RAM                    : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 256x21-bit dual-port block RAM                        : 2
 2x12-bit dual-port distributed RAM                    : 2
 32x32-bit dual-port distributed RAM                   : 2
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 512x32-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x22-bit dual-port distributed RAM                    : 8
 8x42-bit dual-port distributed RAM                    : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 19
 11-bit adder                                          : 1
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 5
# Counters                                             : 79
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 8
 2-bit up counter                                      : 3
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 2
 3-bit up counter                                      : 20
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 11-bit up loadable accumulator                        : 1
 2-bit down loadable accumulator                       : 1
# Registers                                            : 2581
 Flip-Flops                                            : 2581
# Comparators                                          : 53
 1-bit comparator equal                                : 24
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1269
 1-bit 2-to-1 multiplexer                              : 1020
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 8-to-1 multiplexer                              : 21
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 40
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 14
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 52
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 23
# Xors                                                 : 64
 1-bit xor2                                            : 30
 1-bit xor3                                            : 13
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_minisoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk3_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk2_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk1_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_pack_source_payload_chunk0_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <minisoc_minisoc_minisoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_minisoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <minisoc_minisoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <minisoc_minisoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <minisoc_minisoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_20> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_22> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1139> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1142> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1140> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1141> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1144> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_interface2_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <minisoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <minisoc_ddrphy_record2_wrdata_mask_1> <minisoc_ddrphy_record2_wrdata_mask_2> <minisoc_ddrphy_record2_wrdata_mask_3> <minisoc_ddrphy_record3_wrdata_mask_0> <minisoc_ddrphy_record3_wrdata_mask_1> <minisoc_ddrphy_record3_wrdata_mask_2> <minisoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <minisoc_minisoc_sdram_dfi_p0_wrdata_en> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_minisoc_sdram_dfi_p1_rddata_en> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_3> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1238> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1239> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1240> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <minisoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_minisoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minisoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <memdat_2_36> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <memdat_2_37> <memdat_2_38> <memdat_2_39> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <minisoc_minisoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 24.
Forward register balancing over carry chain Madd_n5928_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) minisoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : minisoc_ddrphy_rddata_sr_1_BRB0 minisoc_ddrphy_rddata_sr_1_BRB1 minisoc_ddrphy_rddata_sr_1_BRB2 minisoc_ddrphy_rddata_sr_1_BRB3 minisoc_ddrphy_rddata_sr_1_BRB4 minisoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) minisoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : minisoc_ddrphy_rddata_sr_2_BRB0 minisoc_ddrphy_rddata_sr_2_BRB1 minisoc_ddrphy_rddata_sr_2_BRB2 minisoc_ddrphy_rddata_sr_2_BRB3 minisoc_ddrphy_rddata_sr_2_BRB4 minisoc_ddrphy_rddata_sr_2_BRB6 minisoc_ddrphy_rddata_sr_2_BRB7 minisoc_ddrphy_rddata_sr_2_BRB8.
	Register(s) minisoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : minisoc_ddrphy_rddata_sr_3_BRB0 minisoc_ddrphy_rddata_sr_3_BRB1 minisoc_ddrphy_rddata_sr_3_BRB2 minisoc_ddrphy_rddata_sr_3_BRB3 minisoc_ddrphy_rddata_sr_3_BRB4 minisoc_ddrphy_rddata_sr_3_BRB6 minisoc_ddrphy_rddata_sr_3_BRB7 minisoc_ddrphy_rddata_sr_3_BRB8.
	Register(s) minisoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : minisoc_ddrphy_rddata_sr_4_BRB0 minisoc_ddrphy_rddata_sr_4_BRB1 minisoc_ddrphy_rddata_sr_4_BRB2 minisoc_ddrphy_rddata_sr_4_BRB3 minisoc_ddrphy_rddata_sr_4_BRB4 minisoc_ddrphy_rddata_sr_4_BRB6 minisoc_ddrphy_rddata_sr_4_BRB7 minisoc_ddrphy_rddata_sr_4_BRB8.
	Register(s) minisoc_ddrphy_record0_cke has(ve) been backward balanced into : minisoc_ddrphy_record0_cke_BRB0 .
	Register(s) minisoc_ddrphy_record0_odt has(ve) been backward balanced into : minisoc_ddrphy_record0_odt_BRB0 minisoc_ddrphy_record0_odt_BRB1.
	Register(s) minisoc_minisoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : minisoc_minisoc_sdram_dfi_p0_rddata_en_BRB0 minisoc_minisoc_sdram_dfi_p0_rddata_en_BRB1 minisoc_minisoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12 new_master_dat_r_ack0_BRB13 new_master_dat_r_ack0_BRB14 new_master_dat_r_ack0_BRB15 new_master_dat_r_ack0_BRB16 new_master_dat_r_ack0_BRB17 new_master_dat_r_ack0_BRB18 new_master_dat_r_ack0_BRB19 new_master_dat_r_ack0_BRB20 new_master_dat_r_ack0_BRB21 new_master_dat_r_ack0_BRB22 new_master_dat_r_ack0_BRB23 new_master_dat_r_ack0_BRB24.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12 new_master_dat_r_ack1_BRB13 new_master_dat_r_ack1_BRB14 new_master_dat_r_ack1_BRB15 new_master_dat_r_ack1_BRB16 new_master_dat_r_ack1_BRB17 new_master_dat_r_ack1_BRB18 new_master_dat_r_ack1_BRB19 new_master_dat_r_ack1_BRB20 new_master_dat_r_ack1_BRB21 new_master_dat_r_ack1_BRB22 new_master_dat_r_ack1_BRB23 new_master_dat_r_ack1_BRB24.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB4 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB12 new_master_dat_r_ack2_BRB13 new_master_dat_r_ack2_BRB14 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB16 new_master_dat_r_ack2_BRB17 new_master_dat_r_ack2_BRB18 new_master_dat_r_ack2_BRB19 new_master_dat_r_ack2_BRB20 new_master_dat_r_ack2_BRB21 new_master_dat_r_ack2_BRB22 new_master_dat_r_ack2_BRB23 new_master_dat_r_ack2_BRB24.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB4 new_master_dat_r_ack3_BRB5 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB7 new_master_dat_r_ack3_BRB8 new_master_dat_r_ack3_BRB9 new_master_dat_r_ack3_BRB10 new_master_dat_r_ack3_BRB11 new_master_dat_r_ack3_BRB12 new_master_dat_r_ack3_BRB13 new_master_dat_r_ack3_BRB14 new_master_dat_r_ack3_BRB15 new_master_dat_r_ack3_BRB16 new_master_dat_r_ack3_BRB17 new_master_dat_r_ack3_BRB18 new_master_dat_r_ack3_BRB19 new_master_dat_r_ack3_BRB20 new_master_dat_r_ack3_BRB21 new_master_dat_r_ack3_BRB22 new_master_dat_r_ack3_BRB23 new_master_dat_r_ack3_BRB24.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1 new_master_dat_r_ack4_BRB2 new_master_dat_r_ack4_BRB3.
Unit <top> processed.
FlipFlop ethmac_tx_converter_unpack_mux_0 has been replicated 1 time(s)
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_0 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_10 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop minisoc_minisoc_minisoc_interface_adr_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <minisoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_1_BRB3>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_1_BRB4>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <minisoc_ddrphy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB4>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB15>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB16>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB17>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB18>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB20>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB21>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB23>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB24>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <minisoc_ddrphy_rddata_sr_1_BRB0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2846
 Flip-Flops                                            : 2846
# Shift Registers                                      : 32
 2-bit shift register                                  : 1
 4-bit shift register                                  : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_base-minisoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5451
#      GND                         : 1
#      INV                         : 115
#      LUT1                        : 95
#      LUT2                        : 627
#      LUT3                        : 708
#      LUT4                        : 425
#      LUT5                        : 727
#      LUT6                        : 1762
#      MUXCY                       : 496
#      MUXF7                       : 87
#      VCC                         : 1
#      XORCY                       : 407
# FlipFlops/Latches                : 2895
#      FD                          : 203
#      FDE                         : 117
#      FDP                         : 9
#      FDPE                        : 1
#      FDR                         : 717
#      FDRE                        : 1720
#      FDS                         : 17
#      FDSE                        : 106
#      ODDR2                       : 5
# RAMS                             : 521
#      RAM16X1D                    : 395
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 44
#      RAMB8BWER                   : 18
# Shift Registers                  : 32
#      SRLC16E                     : 32
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 63
#      BUFIO2                      : 1
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2895  out of  54576     5%  
 Number of Slice LUTs:                 5409  out of  27288    19%  
    Number used as Logic:              4459  out of  27288    16%  
    Number used as Memory:              950  out of   6408    14%  
       Number used as RAM:              918
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6317
   Number with an unused Flip Flop:    3422  out of   6317    54%  
   Number with an unused LUT:           908  out of   6317    14%  
   Number of fully used LUT-FF pairs:  1987  out of   6317    31%  
   Number of unique control sets:       147

IO Utilization: 
 Number of IOs:                          78
 Number of bonded IOBs:                  67  out of    218    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               53  out of    116    45%  
    Number using Block RAM only:         53
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | BUFGP                  | 149   |
clk100                             | PLL_ADV:CLKOUT5        | 3101  |
eth_clocks_tx                      | BUFGP                  | 127   |
clk100                             | PLL_ADV:CLKOUT2        | 75    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.914ns (Maximum Frequency: 112.187MHz)
   Minimum input arrival time before clock: 3.053ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 6.399ns (frequency: 156.285MHz)
  Total number of paths / destination ports: 2645 / 511
-------------------------------------------------------------------------
Delay:               6.399ns (Levels of Logic = 5)
  Source:            xilinxmultiregimpl4_regs1_0 (FF)
  Destination:       liteethphymiirx_pack_source_eop (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: xilinxmultiregimpl4_regs1_0 to liteethphymiirx_pack_source_eop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.827  xilinxmultiregimpl4_regs1_0 (xilinxmultiregimpl4_regs1_0)
     LUT4:I0->O            2   0.203   0.617  ethmac_rx_cdc_asyncfifo_writable_SW0 (N1549)
     LUT5:I4->O           14   0.205   0.958  ethmac_rx_cdc_asyncfifo_writable (ethmac_rx_cdc_asyncfifo_writable)
     LUT6:I5->O            8   0.205   0.907  ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_329_o1 (ethmac_crc32_checker_fifo_full_ethmac_crc32_checker_fifo_out_OR_329_o)
     LUT4:I2->O            4   0.203   0.684  Mmux_ethmac_rx_gap_checker_sink_ack11 (ethmac_rx_gap_checker_sink_ack)
     LUT4:I3->O            2   0.205   0.616  _n8395_inv11 (_n8395_inv1)
     FDRE:CE                   0.322          liteethphymiirx_pack_source_eop
    ----------------------------------------
    Total                      6.399ns (1.790ns logic, 4.609ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_tx'
  Clock period: 8.588ns (frequency: 116.439MHz)
  Total number of paths / destination ports: 14324 / 261
-------------------------------------------------------------------------
Delay:               8.588ns (Levels of Logic = 8)
  Source:            xilinxmultiregimpl1_regs1_3 (FF)
  Destination:       memdat_1_13 (FF)
  Source Clock:      eth_clocks_tx rising
  Destination Clock: eth_clocks_tx rising

  Data Path: xilinxmultiregimpl1_regs1_3 to memdat_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.827  xilinxmultiregimpl1_regs1_3 (xilinxmultiregimpl1_regs1_3)
     LUT4:I0->O            3   0.203   0.651  ethmac_tx_cdc_asyncfifo_readable_SW0 (N1577)
     LUT5:I4->O            1   0.205   0.580  ethmac_tx_cdc_asyncfifo_readable_1 (ethmac_tx_cdc_asyncfifo_readable1)
     LUT5:I4->O            2   0.205   0.617  ethmac_preamble_inserter_sink_ack1 (ethmac_preamble_inserter_sink_ack1)
     LUT5:I4->O            1   0.205   0.580  ethmac_preamble_inserter_sink_ack2_1 (ethmac_preamble_inserter_sink_ack2)
     LUT6:I5->O            7   0.205   0.774  Mmux_ethmac_padding_inserter_sink_ack11 (ethmac_padding_inserter_sink_ack)
     LUT4:I3->O            6   0.205   0.745  _n78801 (_n7880)
     LUT4:I3->O           18   0.205   1.049  Mcount_ethmac_tx_cdc_graycounter1_q_binary_xor<2>11_1 (Mcount_ethmac_tx_cdc_graycounter1_q_binary_xor<2>11)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_1116 (_n6168<13>)
     FD:D                      0.102          memdat_1_13
    ----------------------------------------
    Total                      8.588ns (2.187ns logic, 6.401ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.914ns (frequency: 112.187MHz)
  Total number of paths / destination ports: 869393 / 12030
-------------------------------------------------------------------------
Delay:               11.885ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.8X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.405          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     11.885ns (10.836ns logic, 1.049ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 2)
  Source:            eth_dv (PAD)
  Destination:       liteethphymiirx_sop_set (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_dv to liteethphymiirx_sop_set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  eth_dv_IBUF (eth_dv_IBUF)
     INV:I->O              1   0.206   0.579  liteethphymiirx_sink_sink_eop1_INV_0 (liteethphymiirx_sink_sink_eop)
     FDR:D                     0.102          liteethphymiirx_sop_set
    ----------------------------------------
    Total                      2.823ns (1.530ns logic, 1.293ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 132 / 132
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            cpu_reset (PAD)
  Destination:       FDPE (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: cpu_reset to FDPE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  cpu_reset_IBUF (cpu_reset_IBUF)
     INV:I->O              2   0.206   0.616  cpu_reset_INV_387_o1_INV_0 (cpu_reset_INV_387_o)
     FDP:PRE                   0.430          FDPE
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (minisoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_minisoc_crg_dcm_base50_locked_OR_703_o1 (sys_rst_minisoc_crg_dcm_base50_locked_OR_703_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 193 / 179
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            crg_counter_0 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: crg_counter_0 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  crg_counter_0 (crg_counter_0)
     LUT5:I0->O            2   0.203   0.617  crg_reset0_SW0 (N1725)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_tx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_3 (FF)
  Destination:       eth_tx_data<3> (PAD)
  Source Clock:      eth_clocks_tx rising

  Data Path: eth_tx_data_3 to eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  eth_tx_data_3 (eth_tx_data_3)
     OBUF:I->O                 2.571          eth_tx_data_3_OBUF (eth_tx_data<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       minisoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to minisoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (minisoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (minisoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   11.885|         |    1.919|         |
eth_clocks_rx  |    1.671|         |         |         |
eth_clocks_tx  |    7.702|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.408|         |         |         |
eth_clocks_rx  |    6.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_tx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.580|         |         |         |
eth_clocks_tx  |    8.588|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 54.40 secs
 
--> 


Total memory usage is 478900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  471 (   0 filtered)
Number of infos    :  133 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc atlys_base-minisoc-atlys.ucf
atlys_base-minisoc-atlys.ngc atlys_base-minisoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_base-minisoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "atlys_base-minisoc-atlys.ucf"
...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_minisoc_crg_clk100b = PERIOD "minisoc_crg_clk100b"
   TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'minisoc_crg_clk100b', used in period
   specification 'TS_minisoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_minisoc_crg_pll_3_ = PERIOD "minisoc_crg_pll_3_"
   TS_minisoc_crg_clk100b / 1.5 PHASE 4.62962963 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'minisoc_crg_clk100b', used in period
   specification 'TS_minisoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_minisoc_crg_pll_5_ = PERIOD "minisoc_crg_pll_5_"
   TS_minisoc_crg_clk100b / 0.75 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'minisoc_crg_clk100b', used in period
   specification 'TS_minisoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_minisoc_crg_pll_0_ = PERIOD "minisoc_crg_pll_0_"
   TS_minisoc_crg_clk100b / 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'minisoc_crg_clk100b', used in period
   specification 'TS_minisoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_minisoc_crg_pll_2_ = PERIOD "minisoc_crg_pll_2_"
   TS_minisoc_crg_clk100b / 1.5 PHASE 5 ns HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "atlys_base-minisoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "atlys_base-minisoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "GRPbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "GRPbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
Writing file atlys_base-minisoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bc2bc0) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bc2bc0) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:99804900) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9f92bfca) REAL time: 48 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9f92bfca) REAL time: 48 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9f92bfca) REAL time: 48 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9f92bfca) REAL time: 48 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9f92bfca) REAL time: 48 secs 

Phase 9.8  Global Placement
............................
...........................................................................
...........................................................................................................
.............................................................................................................................
........................................
Phase 9.8  Global Placement (Checksum:79bd6438) REAL time: 2 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:79bd6438) REAL time: 2 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d520a19e) REAL time: 2 mins 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d520a19e) REAL time: 2 mins 19 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7ee02207) REAL time: 2 mins 19 secs 

Total REAL time to Placer completion: 2 mins 26 secs 
Total CPU  time to Placer completion: 2 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,891 out of  54,576    5%
    Number used as Flip Flops:               2,888
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,312 out of  27,288   15%
    Number used as logic:                    3,755 out of  27,288   13%
      Number using O6 output only:           2,833
      Number using O5 output only:              93
      Number using O5 and O6:                  829
      Number used as ROM:                        0
    Number used as Memory:                     500 out of   6,408    7%
      Number used as Dual Port RAM:            482
        Number using O6 output only:             6
        Number using O5 output only:            40
        Number using O5 and O6:                436
      Number used as Single Port RAM:            0
      Number used as Shift Register:            18
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 14
    Number used exclusively as route-thrus:     57
      Number with same-slice register load:     54
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,601 out of   6,822   23%
  Number of MUXCYs used:                       564 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        4,952
    Number with an unused Flip Flop:         2,420 out of   4,952   48%
    Number with an unused LUT:                 640 out of   4,952   12%
    Number of fully used LUT-FF pairs:       1,892 out of   4,952   38%
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             498 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     218   35%
    Number of LOCed IOBs:                       78 out of      78  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                         18 out of     232    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  24 out of     376    6%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.75

Peak Memory Usage:  875 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 30 secs 

Mapping completed.
See MAP report file "atlys_base-minisoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_base-minisoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,891 out of  54,576    5%
    Number used as Flip Flops:               2,888
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,312 out of  27,288   15%
    Number used as logic:                    3,755 out of  27,288   13%
      Number using O6 output only:           2,833
      Number using O5 output only:              93
      Number using O5 and O6:                  829
      Number used as ROM:                        0
    Number used as Memory:                     500 out of   6,408    7%
      Number used as Dual Port RAM:            482
        Number using O6 output only:             6
        Number using O5 output only:            40
        Number using O5 and O6:                436
      Number used as Single Port RAM:            0
      Number used as Shift Register:            18
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 14
    Number used exclusively as route-thrus:     57
      Number with same-slice register load:     54
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,601 out of   6,822   23%
  Number of MUXCYs used:                       564 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        4,952
    Number with an unused Flip Flop:         2,420 out of   4,952   48%
    Number with an unused LUT:                 640 out of   4,952   12%
    Number of fully used LUT-FF pairs:       1,892 out of   4,952   38%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     218   35%
    Number of LOCed IOBs:                       78 out of      78  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                         18 out of     232    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  24 out of     376    6%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_mdio_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_clocks_gtx_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30235 unrouted;      REAL time: 11 secs 

Phase  2  : 25670 unrouted;      REAL time: 13 secs 

Phase  3  : 11654 unrouted;      REAL time: 24 secs 

Phase  4  : 11654 unrouted; (Setup:0, Hold:3617, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: atlys_base-minisoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:3011, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:3011, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:3011, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:3011, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y4| No   | 1006 |  0.170     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
| eth_clocks_tx_BUFGP |  BUFGMUX_X3Y5| No   |   48 |  0.031     |  1.242      |
+---------------------+--------------+------+------+------------+-------------+
| eth_clocks_rx_BUFGP |  BUFGMUX_X2Y3| No   |   49 |  0.015     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   23 |  0.531     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|minisoc_crg_clk_sdra |              |      |      |            |             |
|      m_half_shifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|      minisoc_cnt<0> |         Local|      |    6 |  0.000     |  3.687      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_minisoc_crg_pll_5_ = PERIOD TIMEGRP "m | SETUP       |     0.287ns|    12.595ns|       0|           0
  inisoc_crg_pll_5_"         TS_minisoc_crg | HOLD        |     0.056ns|            |       0|           0
  _clk100b / 0.75 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_minisoc_crg_pll_2_ = PERIOD TIMEGRP "m | SETUP       |     0.834ns|     5.554ns|       0|           0
  inisoc_crg_pll_2_"         TS_minisoc_crg | HOLD        |     0.440ns|            |       0|           0
  _clk100b / 1.5 PHASE 5 ns HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_minisoc_crg_clk100b = PERIOD TIMEGRP " | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  minisoc_crg_clk100b" TSclk100 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_minisoc_crg_pll_3_ = PERIOD TIMEGRP "m | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  inisoc_crg_pll_3_"         TS_minisoc_crg |             |            |            |        |            
  _clk100b / 1.5 PHASE 4.62962963 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINPERIOD   |     9.075ns|     0.925ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "GRPeth_ | SETUP       |    32.411ns|     7.589ns|       0|           0
  clocks_rx" 40 ns HIGH 50%                 | HOLD        |     0.313ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks1_path" TIG              | MAXDELAY    |         N/A|     8.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks2_path" TIG              | SETUP       |         N/A|     7.257ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks3_path" TIG              | SETUP       |         N/A|     1.151ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks4_path" TIG              | SETUP       |         N/A|     6.953ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_minisoc_crg_pll_0_ = PERIOD TIMEGRP "m | N/A         |         N/A|         N/A|     N/A|         N/A
  inisoc_crg_pll_0_"         TS_minisoc_crg |             |            |            |        |            
  _clk100b / 3 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      0.925ns|      9.446ns|            0|            0|            0|       900822|
| TS_minisoc_crg_clk100b        |     10.000ns|      3.334ns|      9.446ns|            0|            0|            0|       900822|
|  TS_minisoc_crg_pll_3_        |      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_minisoc_crg_pll_5_        |     13.333ns|     12.595ns|          N/A|            0|            0|       900548|            0|
|  TS_minisoc_crg_pll_0_        |      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_minisoc_crg_pll_2_        |      6.667ns|      5.554ns|          N/A|            0|            0|          274|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  793 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 13
Number of info messages: 0

Writing design to file atlys_base-minisoc-atlys.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_base-minisoc-atlys.pcf.

Sat Jan 23 14:16:46 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_base-minisoc-atlys.bit".
Saving bit stream in "atlys_base-minisoc-atlys.bin".
Bitstream generation is complete.
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_base
Subtarget: MiniSoC
CPU type:  lm32
===========================
