
*** Running vivado
    with args -log top_VGA_pacman.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_pacman.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_VGA_pacman.tcl -notrace
Command: synth_design -top top_VGA_pacman -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 779.910 ; gain = 233.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_VGA_pacman' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:44]
INFO: [Synth 8-3491] module 'clk_25MHz' declared at 'C:/project_flappy_bird/project_flappy_bird.runs/synth_1/.Xil/Vivado-32784-lp-borko/realtime/clk_25MHz_stub.vhdl:5' bound to instance 'CLK1' of component 'clk_25MHz' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:96]
INFO: [Synth 8-638] synthesizing module 'clk_25MHz' [C:/project_flappy_bird/project_flappy_bird.runs/synth_1/.Xil/Vivado-32784-lp-borko/realtime/clk_25MHz_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_sync.vhd:15' bound to instance 'SYNC' of component 'vga_sync' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_sync.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_sync.vhd:25]
INFO: [Synth 8-3491] module 'vga_RGB' declared at 'C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:35' bound to instance 'RGB' of component 'vga_RGB' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:115]
INFO: [Synth 8-638] synthesizing module 'vga_RGB' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga_RGB' (2#1) [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:47]
WARNING: [Synth 8-5640] Port 'ena' is missing in component declaration [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:79]
WARNING: [Synth 8-5640] Port 'wea' is missing in component declaration [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:79]
WARNING: [Synth 8-5640] Port 'dina' is missing in component declaration [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:79]
INFO: [Synth 8-3491] module 'blk_mem_firstSprite' declared at 'C:/project_flappy_bird/project_flappy_bird.runs/synth_1/.Xil/Vivado-32784-lp-borko/realtime/blk_mem_firstSprite_stub.vhdl:5' bound to instance 'SPRITE' of component 'blk_mem_firstSprite' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:126]
INFO: [Synth 8-638] synthesizing module 'blk_mem_firstSprite' [C:/project_flappy_bird/project_flappy_bird.runs/synth_1/.Xil/Vivado-32784-lp-borko/realtime/blk_mem_firstSprite_stub.vhdl:17]
WARNING: [Synth 8-3848] Net sw in module/entity top_VGA_pacman does not have driver. [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'top_VGA_pacman' (3#1) [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/top_VGA_pacman.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 856.504 ; gain = 309.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 856.504 ; gain = 309.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 856.504 ; gain = 309.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 856.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc] for cell 'CLK1'
Finished Parsing XDC File [c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc] for cell 'CLK1'
Parsing XDC File [c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/blk_mem_firstSprite/blk_mem_firstSprite/blk_mem_firstSprite_in_context.xdc] for cell 'SPRITE'
Finished Parsing XDC File [c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/blk_mem_firstSprite/blk_mem_firstSprite/blk_mem_firstSprite_in_context.xdc] for cell 'SPRITE'
Parsing XDC File [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:278]
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc:279]
Finished Parsing XDC File [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_VGA_pacman_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/project_flappy_bird/project_flappy_bird.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_pacman_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_pacman_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 953.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 953.273 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'SPRITE' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/project_flappy_bird/project_flappy_bird.srcs/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SPRITE. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'rom_addr_reg' and it is trimmed from '11' to '5' bits. [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'rom_pix_reg' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr4_reg' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/project_flappy_bird/project_flappy_bird.srcs/sources_1/new/vga_RGB.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 11    
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module vga_RGB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[10]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[9]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[8]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[7]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[6]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[5]) is unused and will be removed from module top_VGA_pacman.
WARNING: [Synth 8-3332] Sequential element (RGB/rom_pix_reg[4]) is unused and will be removed from module top_VGA_pacman.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 956.246 ; gain = 409.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 958.930 ; gain = 412.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 958.930 ; gain = 412.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module SPRITE has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_25MHz           |         1|
|2     |blk_mem_firstSprite |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |blk_mem_firstSprite_bbox_1 |     1|
|2     |clk_25MHz_bbox_0           |     1|
|3     |CARRY4                     |    19|
|4     |LUT1                       |    29|
|5     |LUT2                       |    39|
|6     |LUT3                       |     5|
|7     |LUT4                       |    10|
|8     |LUT5                       |     8|
|9     |LUT6                       |    21|
|10    |FDCE                       |    20|
|11    |FDRE                       |     1|
|12    |LD                         |    15|
|13    |IBUF                       |     1|
|14    |OBUF                       |    14|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   200|
|2     |  RGB    |vga_RGB  |    38|
|3     |  SYNC   |vga_sync |   129|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 968.504 ; gain = 322.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 968.504 ; gain = 421.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 968.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 24 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 971.898 ; gain = 673.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/project_flappy_bird/project_flappy_bird.runs/synth_1/top_VGA_pacman.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_pacman_utilization_synth.rpt -pb top_VGA_pacman_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 10:51:36 2024...
