UART Transmitter Design and Simulation\n
This repository contains the design, and simulation of a UART (Universal Asynchronous Receiver-Transmitter) transmitter block using VHDL. The project includes VHDL code, testbenche, and simulation result.
