ARITH_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/ARITH/ip/ARITH_ALU_0_0/sim/ARITH_ALU_0_0.v,
ARITH.v,verilog,xil_defaultlib,../../../bd/ARITH/sim/ARITH.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
