

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s'
================================================================
* Date:           Tue Jul 30 11:20:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.438 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1196|     1196| 3.322 us | 3.322 us |  1196|  1196|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433  |compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s  |       38|       38| 0.106 us | 0.106 us |    1|    1| function |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1194|     1194|        40|          1|          1|  1156|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       40|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      0|    19134|    67109|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      282|    -|
|Register             |        0|      -|      122|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|    19256|    67495|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        2|       17|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433  |compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s  |        0|      0|  19134|  67109|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                             |                                                                       |        0|      0|  19134|  67109|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln79_fu_603_p2                        |     +    |      0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp73  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage0_iter39        |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op64                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln79_fu_597_p2                       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  40|          31|          21|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter39  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_422    |   9|          2|   11|         22|
    |real_start                |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_0_V_write      |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_1_V_write      |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_2_V_write      |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_3_V_write      |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_4_V_write      |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_5_V_write      |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_6_V_write      |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_7_V_write      |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 282|         62|   40|         82|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                        |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln79_reg_649                                                                              |   1|   0|    1|          0|
    |indvar_flatten_reg_422                                                                         |  11|   0|   11|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |icmp_ln79_reg_649                                                                              |  64|  64|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 122|  64|   59|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    8|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    8|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    8|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 42 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 2 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1389, i32 0, i32 0, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1382, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1375, i32 0, i32 0, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1368, i32 0, i32 0, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1361, i32 0, i32 0, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1354, i32 0, i32 0, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1347, i32 0, i32 0, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1340, i32 0, i32 0, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342, [1 x i8]* @p_str1343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1333, i32 0, i32 0, [1 x i8]* @p_str1334, [1 x i8]* @p_str1335, [1 x i8]* @p_str1336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1326, i32 0, i32 0, [1 x i8]* @p_str1327, [1 x i8]* @p_str1328, [1 x i8]* @p_str1329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1319, i32 0, i32 0, [1 x i8]* @p_str1320, [1 x i8]* @p_str1321, [1 x i8]* @p_str1322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1312, i32 0, i32 0, [1 x i8]* @p_str1313, [1 x i8]* @p_str1314, [1 x i8]* @p_str1315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1305, i32 0, i32 0, [1 x i8]* @p_str1306, [1 x i8]* @p_str1307, [1 x i8]* @p_str1308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1298, i32 0, i32 0, [1 x i8]* @p_str1299, [1 x i8]* @p_str1300, [1 x i8]* @p_str1301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1291, i32 0, i32 0, [1 x i8]* @p_str1292, [1 x i8]* @p_str1293, [1 x i8]* @p_str1294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1284, i32 0, i32 0, [1 x i8]* @p_str1285, [1 x i8]* @p_str1286, [1 x i8]* @p_str1287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln79, %hls_label_28 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.61ns)   --->   "%icmp_ln79 = icmp eq i11 %indvar_flatten, -892" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.53ns)   --->   "%add_ln79 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'add' 'add_ln79' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %"conv_2d_buffer_cl<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config26>.exit", label %hls_label_28" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 64 [1/1] (1.21ns)   --->   "%empty_328 = call { i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'read' 'empty_328' <Predicate = (!icmp_ln79)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 70 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_328, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 73 [39/39] (1.22ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'call' <Predicate = (!icmp_ln79)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [38/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [37/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [36/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 77 [35/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 78 [34/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 79 [33/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 80 [32/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 81 [31/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 81 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 82 [30/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 83 [29/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 84 [28/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 85 [27/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 86 [26/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 87 [25/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 88 [24/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 89 [23/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 90 [22/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 91 [21/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 92 [20/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 93 [19/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 94 [18/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 95 [17/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 96 [16/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 97 [15/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 98 [14/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 99 [13/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 100 [12/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 101 [11/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 102 [10/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 103 [9/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 104 [8/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 105 [7/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 106 [6/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 107 [5/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 108 [4/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 109 [3/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 110 [2/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1156, i64 1156, i64 1156)"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str123)" [firmware/nnet_utils/nnet_conv2d_stream.h:83->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 116 [1/1] (0.00ns)   --->   "%empty_327 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str123, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'specregionend' 'empty_327' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_41 : Operation 117 [1/39] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"(i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'call' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 118 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 118 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 0.00>
ST_42 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_7_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_7_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_7_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000]
br_ln79           (br               ) [ 0111111111111111111111111111111111111111110]
indvar_flatten    (phi              ) [ 0010000000000000000000000000000000000000000]
icmp_ln79         (icmp             ) [ 0011111111111111111111111111111111111111110]
add_ln79          (add              ) [ 0111111111111111111111111111111111111111110]
br_ln79           (br               ) [ 0000000000000000000000000000000000000000000]
empty_328         (read             ) [ 0000000000000000000000000000000000000000000]
tmp_data_0_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_1_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_2_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_3_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_4_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_5_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_6_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
tmp_data_7_V      (extractvalue     ) [ 0000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln81 (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_s             (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
specpipeline_ln84 (specpipeline     ) [ 0000000000000000000000000000000000000000000]
empty_327         (specregionend    ) [ 0000000000000000000000000000000000000000000]
call_ln87         (call             ) [ 0000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111111111111111111110]
ret_ln109         (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_7_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_7_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_7_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_7_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_7_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_7_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_7_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_7_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_7_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_7_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_7_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_7_19">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_7_20">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_7_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_7_22">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_7_23">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_7_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_7_33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_7_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_34"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_7_35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_35"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_7_36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_36"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_7_37">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_37"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_7_38">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_38"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_7_39">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_39"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_7_40">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_40"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_7_41">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_41"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_7_42">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_42"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_7_43">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_43"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_7_44">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_44"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_7_45">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_45"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_7_46">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_46"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_7_47">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_47"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_7_56">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_56"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_7_57">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_57"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_7_58">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_58"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_7_59">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_59"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_7_60">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_60"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_7_61">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_61"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_7_62">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_62"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_7_63">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_63"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_7_64">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_7_65">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_65"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_7_66">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_66"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_7_67">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_67"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_7_68">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_68"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_7_69">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_69"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_7_70">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_70"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_7_71">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_71"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="line_buffer_Array_V_7_0_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="line_buffer_Array_V_7_1_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="line_buffer_Array_V_7_0_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="line_buffer_Array_V_7_1_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="line_buffer_Array_V_7_0_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="line_buffer_Array_V_7_1_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="line_buffer_Array_V_7_0_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="line_buffer_Array_V_7_1_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="line_buffer_Array_V_7_0_4">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="line_buffer_Array_V_7_1_4">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="line_buffer_Array_V_7_0_5">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="line_buffer_Array_V_7_1_5">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="line_buffer_Array_V_7_0_6">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="line_buffer_Array_V_7_1_6">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="line_buffer_Array_V_7_0_7">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="line_buffer_Array_V_7_1_7">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_7_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="sX">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="sY">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="pY">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="pX">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1389"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1390"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1391"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1392"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1393"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1394"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1382"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1383"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1384"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1385"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1386"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1387"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1375"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1376"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1377"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1378"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1379"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1380"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1368"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1369"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1370"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1371"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1372"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1373"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1361"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1362"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1363"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1364"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1365"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1366"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1354"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1355"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1356"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1357"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1358"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1359"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1347"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1348"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1349"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1350"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1351"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1352"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1340"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1341"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1342"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1343"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1344"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1345"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1333"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1334"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1335"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1336"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1337"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1338"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1326"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1327"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1328"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1329"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1330"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1331"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1319"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1320"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1321"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1322"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1323"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1324"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1312"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1313"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1314"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1315"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1316"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1317"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1305"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1306"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1307"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1308"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1309"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1310"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1298"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1299"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1300"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1301"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1302"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1303"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1291"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1292"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1293"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1294"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1295"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1296"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1284"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1285"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1286"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1287"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1288"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1289"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config26>"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="402" class="1004" name="empty_328_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="0" index="3" bw="8" slack="0"/>
<pin id="407" dir="0" index="4" bw="8" slack="0"/>
<pin id="408" dir="0" index="5" bw="8" slack="0"/>
<pin id="409" dir="0" index="6" bw="8" slack="0"/>
<pin id="410" dir="0" index="7" bw="8" slack="0"/>
<pin id="411" dir="0" index="8" bw="8" slack="0"/>
<pin id="412" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_328/3 "/>
</bind>
</comp>

<comp id="422" class="1005" name="indvar_flatten_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="1"/>
<pin id="424" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="indvar_flatten_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="11" slack="0"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="0" index="3" bw="8" slack="0"/>
<pin id="438" dir="0" index="4" bw="8" slack="0"/>
<pin id="439" dir="0" index="5" bw="8" slack="0"/>
<pin id="440" dir="0" index="6" bw="8" slack="0"/>
<pin id="441" dir="0" index="7" bw="8" slack="0"/>
<pin id="442" dir="0" index="8" bw="8" slack="0"/>
<pin id="443" dir="0" index="9" bw="8" slack="0"/>
<pin id="444" dir="0" index="10" bw="8" slack="0"/>
<pin id="445" dir="0" index="11" bw="8" slack="0"/>
<pin id="446" dir="0" index="12" bw="8" slack="0"/>
<pin id="447" dir="0" index="13" bw="8" slack="0"/>
<pin id="448" dir="0" index="14" bw="8" slack="0"/>
<pin id="449" dir="0" index="15" bw="8" slack="0"/>
<pin id="450" dir="0" index="16" bw="8" slack="0"/>
<pin id="451" dir="0" index="17" bw="8" slack="0"/>
<pin id="452" dir="0" index="18" bw="8" slack="0"/>
<pin id="453" dir="0" index="19" bw="8" slack="0"/>
<pin id="454" dir="0" index="20" bw="8" slack="0"/>
<pin id="455" dir="0" index="21" bw="8" slack="0"/>
<pin id="456" dir="0" index="22" bw="8" slack="0"/>
<pin id="457" dir="0" index="23" bw="8" slack="0"/>
<pin id="458" dir="0" index="24" bw="8" slack="0"/>
<pin id="459" dir="0" index="25" bw="8" slack="0"/>
<pin id="460" dir="0" index="26" bw="8" slack="0"/>
<pin id="461" dir="0" index="27" bw="8" slack="0"/>
<pin id="462" dir="0" index="28" bw="8" slack="0"/>
<pin id="463" dir="0" index="29" bw="8" slack="0"/>
<pin id="464" dir="0" index="30" bw="8" slack="0"/>
<pin id="465" dir="0" index="31" bw="8" slack="0"/>
<pin id="466" dir="0" index="32" bw="8" slack="0"/>
<pin id="467" dir="0" index="33" bw="8" slack="0"/>
<pin id="468" dir="0" index="34" bw="8" slack="0"/>
<pin id="469" dir="0" index="35" bw="8" slack="0"/>
<pin id="470" dir="0" index="36" bw="8" slack="0"/>
<pin id="471" dir="0" index="37" bw="8" slack="0"/>
<pin id="472" dir="0" index="38" bw="8" slack="0"/>
<pin id="473" dir="0" index="39" bw="8" slack="0"/>
<pin id="474" dir="0" index="40" bw="8" slack="0"/>
<pin id="475" dir="0" index="41" bw="8" slack="0"/>
<pin id="476" dir="0" index="42" bw="8" slack="0"/>
<pin id="477" dir="0" index="43" bw="8" slack="0"/>
<pin id="478" dir="0" index="44" bw="8" slack="0"/>
<pin id="479" dir="0" index="45" bw="8" slack="0"/>
<pin id="480" dir="0" index="46" bw="8" slack="0"/>
<pin id="481" dir="0" index="47" bw="8" slack="0"/>
<pin id="482" dir="0" index="48" bw="8" slack="0"/>
<pin id="483" dir="0" index="49" bw="8" slack="0"/>
<pin id="484" dir="0" index="50" bw="8" slack="0"/>
<pin id="485" dir="0" index="51" bw="8" slack="0"/>
<pin id="486" dir="0" index="52" bw="8" slack="0"/>
<pin id="487" dir="0" index="53" bw="8" slack="0"/>
<pin id="488" dir="0" index="54" bw="8" slack="0"/>
<pin id="489" dir="0" index="55" bw="8" slack="0"/>
<pin id="490" dir="0" index="56" bw="8" slack="0"/>
<pin id="491" dir="0" index="57" bw="8" slack="0"/>
<pin id="492" dir="0" index="58" bw="8" slack="0"/>
<pin id="493" dir="0" index="59" bw="8" slack="0"/>
<pin id="494" dir="0" index="60" bw="8" slack="0"/>
<pin id="495" dir="0" index="61" bw="8" slack="0"/>
<pin id="496" dir="0" index="62" bw="8" slack="0"/>
<pin id="497" dir="0" index="63" bw="8" slack="0"/>
<pin id="498" dir="0" index="64" bw="8" slack="0"/>
<pin id="499" dir="0" index="65" bw="8" slack="0"/>
<pin id="500" dir="0" index="66" bw="8" slack="0"/>
<pin id="501" dir="0" index="67" bw="8" slack="0"/>
<pin id="502" dir="0" index="68" bw="8" slack="0"/>
<pin id="503" dir="0" index="69" bw="8" slack="0"/>
<pin id="504" dir="0" index="70" bw="8" slack="0"/>
<pin id="505" dir="0" index="71" bw="8" slack="0"/>
<pin id="506" dir="0" index="72" bw="8" slack="0"/>
<pin id="507" dir="0" index="73" bw="8" slack="0"/>
<pin id="508" dir="0" index="74" bw="8" slack="0"/>
<pin id="509" dir="0" index="75" bw="8" slack="0"/>
<pin id="510" dir="0" index="76" bw="8" slack="0"/>
<pin id="511" dir="0" index="77" bw="8" slack="0"/>
<pin id="512" dir="0" index="78" bw="8" slack="0"/>
<pin id="513" dir="0" index="79" bw="8" slack="0"/>
<pin id="514" dir="0" index="80" bw="8" slack="0"/>
<pin id="515" dir="0" index="81" bw="32" slack="0"/>
<pin id="516" dir="0" index="82" bw="32" slack="0"/>
<pin id="517" dir="0" index="83" bw="32" slack="0"/>
<pin id="518" dir="0" index="84" bw="32" slack="0"/>
<pin id="519" dir="1" index="85" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln79_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln79_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_data_0_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_data_1_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_data_2_V_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_data_3_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_data_4_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_data_5_V_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_data_6_V_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_data_7_V_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="icmp_ln79_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln79_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="413"><net_src comp="376" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="2" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="417"><net_src comp="6" pin="0"/><net_sink comp="402" pin=4"/></net>

<net id="418"><net_src comp="8" pin="0"/><net_sink comp="402" pin=5"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="402" pin=6"/></net>

<net id="420"><net_src comp="12" pin="0"/><net_sink comp="402" pin=7"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="402" pin=8"/></net>

<net id="425"><net_src comp="370" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="520"><net_src comp="378" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="521"><net_src comp="16" pin="0"/><net_sink comp="433" pin=9"/></net>

<net id="522"><net_src comp="18" pin="0"/><net_sink comp="433" pin=10"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="433" pin=11"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="433" pin=12"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="433" pin=13"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="433" pin=14"/></net>

<net id="527"><net_src comp="28" pin="0"/><net_sink comp="433" pin=15"/></net>

<net id="528"><net_src comp="30" pin="0"/><net_sink comp="433" pin=16"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="433" pin=17"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="433" pin=18"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="433" pin=19"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="433" pin=20"/></net>

<net id="533"><net_src comp="40" pin="0"/><net_sink comp="433" pin=21"/></net>

<net id="534"><net_src comp="42" pin="0"/><net_sink comp="433" pin=22"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="433" pin=23"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="433" pin=24"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="433" pin=25"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="433" pin=26"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="433" pin=27"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="433" pin=28"/></net>

<net id="541"><net_src comp="56" pin="0"/><net_sink comp="433" pin=29"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="433" pin=30"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="433" pin=31"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="433" pin=32"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="433" pin=33"/></net>

<net id="546"><net_src comp="66" pin="0"/><net_sink comp="433" pin=34"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="433" pin=35"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="433" pin=36"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="433" pin=37"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="433" pin=38"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="433" pin=39"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="433" pin=40"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="433" pin=41"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="433" pin=42"/></net>

<net id="555"><net_src comp="84" pin="0"/><net_sink comp="433" pin=43"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="433" pin=44"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="433" pin=45"/></net>

<net id="558"><net_src comp="90" pin="0"/><net_sink comp="433" pin=46"/></net>

<net id="559"><net_src comp="92" pin="0"/><net_sink comp="433" pin=47"/></net>

<net id="560"><net_src comp="94" pin="0"/><net_sink comp="433" pin=48"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="433" pin=49"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="433" pin=50"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="433" pin=51"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="433" pin=52"/></net>

<net id="565"><net_src comp="104" pin="0"/><net_sink comp="433" pin=53"/></net>

<net id="566"><net_src comp="106" pin="0"/><net_sink comp="433" pin=54"/></net>

<net id="567"><net_src comp="108" pin="0"/><net_sink comp="433" pin=55"/></net>

<net id="568"><net_src comp="110" pin="0"/><net_sink comp="433" pin=56"/></net>

<net id="569"><net_src comp="112" pin="0"/><net_sink comp="433" pin=57"/></net>

<net id="570"><net_src comp="114" pin="0"/><net_sink comp="433" pin=58"/></net>

<net id="571"><net_src comp="116" pin="0"/><net_sink comp="433" pin=59"/></net>

<net id="572"><net_src comp="118" pin="0"/><net_sink comp="433" pin=60"/></net>

<net id="573"><net_src comp="120" pin="0"/><net_sink comp="433" pin=61"/></net>

<net id="574"><net_src comp="122" pin="0"/><net_sink comp="433" pin=62"/></net>

<net id="575"><net_src comp="124" pin="0"/><net_sink comp="433" pin=63"/></net>

<net id="576"><net_src comp="126" pin="0"/><net_sink comp="433" pin=64"/></net>

<net id="577"><net_src comp="128" pin="0"/><net_sink comp="433" pin=65"/></net>

<net id="578"><net_src comp="130" pin="0"/><net_sink comp="433" pin=66"/></net>

<net id="579"><net_src comp="132" pin="0"/><net_sink comp="433" pin=67"/></net>

<net id="580"><net_src comp="134" pin="0"/><net_sink comp="433" pin=68"/></net>

<net id="581"><net_src comp="136" pin="0"/><net_sink comp="433" pin=69"/></net>

<net id="582"><net_src comp="138" pin="0"/><net_sink comp="433" pin=70"/></net>

<net id="583"><net_src comp="140" pin="0"/><net_sink comp="433" pin=71"/></net>

<net id="584"><net_src comp="142" pin="0"/><net_sink comp="433" pin=72"/></net>

<net id="585"><net_src comp="144" pin="0"/><net_sink comp="433" pin=73"/></net>

<net id="586"><net_src comp="146" pin="0"/><net_sink comp="433" pin=74"/></net>

<net id="587"><net_src comp="148" pin="0"/><net_sink comp="433" pin=75"/></net>

<net id="588"><net_src comp="150" pin="0"/><net_sink comp="433" pin=76"/></net>

<net id="589"><net_src comp="152" pin="0"/><net_sink comp="433" pin=77"/></net>

<net id="590"><net_src comp="154" pin="0"/><net_sink comp="433" pin=78"/></net>

<net id="591"><net_src comp="156" pin="0"/><net_sink comp="433" pin=79"/></net>

<net id="592"><net_src comp="158" pin="0"/><net_sink comp="433" pin=80"/></net>

<net id="593"><net_src comp="160" pin="0"/><net_sink comp="433" pin=81"/></net>

<net id="594"><net_src comp="162" pin="0"/><net_sink comp="433" pin=82"/></net>

<net id="595"><net_src comp="164" pin="0"/><net_sink comp="433" pin=83"/></net>

<net id="596"><net_src comp="166" pin="0"/><net_sink comp="433" pin=84"/></net>

<net id="601"><net_src comp="426" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="372" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="426" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="374" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="402" pin="9"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="617"><net_src comp="402" pin="9"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="622"><net_src comp="402" pin="9"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="433" pin=3"/></net>

<net id="627"><net_src comp="402" pin="9"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="632"><net_src comp="402" pin="9"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="433" pin=5"/></net>

<net id="637"><net_src comp="402" pin="9"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="433" pin=6"/></net>

<net id="642"><net_src comp="402" pin="9"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="433" pin=7"/></net>

<net id="647"><net_src comp="402" pin="9"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="433" pin=8"/></net>

<net id="652"><net_src comp="597" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="603" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="426" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {41 }
	Port: res_V_data_1_V | {41 }
	Port: res_V_data_2_V | {41 }
	Port: res_V_data_3_V | {41 }
	Port: res_V_data_4_V | {41 }
	Port: res_V_data_5_V | {41 }
	Port: res_V_data_6_V | {41 }
	Port: res_V_data_7_V | {41 }
	Port: kernel_data_V_7_8 | {3 }
	Port: kernel_data_V_7_9 | {3 }
	Port: kernel_data_V_7_10 | {3 }
	Port: kernel_data_V_7_11 | {3 }
	Port: kernel_data_V_7_12 | {3 }
	Port: kernel_data_V_7_13 | {3 }
	Port: kernel_data_V_7_14 | {3 }
	Port: kernel_data_V_7_15 | {3 }
	Port: kernel_data_V_7_16 | {3 }
	Port: kernel_data_V_7_17 | {3 }
	Port: kernel_data_V_7_18 | {3 }
	Port: kernel_data_V_7_19 | {3 }
	Port: kernel_data_V_7_20 | {3 }
	Port: kernel_data_V_7_21 | {3 }
	Port: kernel_data_V_7_22 | {3 }
	Port: kernel_data_V_7_23 | {3 }
	Port: kernel_data_V_7_32 | {3 }
	Port: kernel_data_V_7_33 | {3 }
	Port: kernel_data_V_7_34 | {3 }
	Port: kernel_data_V_7_35 | {3 }
	Port: kernel_data_V_7_36 | {3 }
	Port: kernel_data_V_7_37 | {3 }
	Port: kernel_data_V_7_38 | {3 }
	Port: kernel_data_V_7_39 | {3 }
	Port: kernel_data_V_7_40 | {3 }
	Port: kernel_data_V_7_41 | {3 }
	Port: kernel_data_V_7_42 | {3 }
	Port: kernel_data_V_7_43 | {3 }
	Port: kernel_data_V_7_44 | {3 }
	Port: kernel_data_V_7_45 | {3 }
	Port: kernel_data_V_7_46 | {3 }
	Port: kernel_data_V_7_47 | {3 }
	Port: kernel_data_V_7_56 | {3 }
	Port: kernel_data_V_7_57 | {3 }
	Port: kernel_data_V_7_58 | {3 }
	Port: kernel_data_V_7_59 | {3 }
	Port: kernel_data_V_7_60 | {3 }
	Port: kernel_data_V_7_61 | {3 }
	Port: kernel_data_V_7_62 | {3 }
	Port: kernel_data_V_7_63 | {3 }
	Port: kernel_data_V_7_64 | {3 }
	Port: kernel_data_V_7_65 | {3 }
	Port: kernel_data_V_7_66 | {3 }
	Port: kernel_data_V_7_67 | {3 }
	Port: kernel_data_V_7_68 | {3 }
	Port: kernel_data_V_7_69 | {3 }
	Port: kernel_data_V_7_70 | {3 }
	Port: kernel_data_V_7_71 | {3 }
	Port: line_buffer_Array_V_7_0_0 | {}
	Port: line_buffer_Array_V_7_1_0 | {}
	Port: line_buffer_Array_V_7_0_1 | {}
	Port: line_buffer_Array_V_7_1_1 | {}
	Port: line_buffer_Array_V_7_0_2 | {}
	Port: line_buffer_Array_V_7_1_2 | {}
	Port: line_buffer_Array_V_7_0_3 | {}
	Port: line_buffer_Array_V_7_1_3 | {}
	Port: line_buffer_Array_V_7_0_4 | {}
	Port: line_buffer_Array_V_7_1_4 | {}
	Port: line_buffer_Array_V_7_0_5 | {}
	Port: line_buffer_Array_V_7_1_5 | {}
	Port: line_buffer_Array_V_7_0_6 | {}
	Port: line_buffer_Array_V_7_1_6 | {}
	Port: line_buffer_Array_V_7_0_7 | {}
	Port: line_buffer_Array_V_7_1_7 | {}
	Port: sX | {4 }
	Port: sY | {5 }
	Port: pY | {4 }
	Port: pX | {4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_0_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_1_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_2_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_3_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_4_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_5_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_6_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : data_V_data_7_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_8 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_9 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_10 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_11 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_12 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_13 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_14 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_15 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_16 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_17 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_18 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_19 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_20 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_21 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_22 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_23 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_32 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_33 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_34 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_35 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_36 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_37 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_38 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_39 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_40 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_41 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_42 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_43 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_44 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_45 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_46 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_47 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_56 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_57 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_58 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_59 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_60 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_61 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_62 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_63 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_64 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_65 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_66 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_67 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_68 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_69 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_70 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : kernel_data_V_7_71 | {3 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_0 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_0 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_1 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_1 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_2 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_2 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_3 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_3 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_4 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_4 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_5 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_5 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_6 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_6 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_0_7 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : line_buffer_Array_V_7_1_7 | {}
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : sX | {4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : sY | {4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : pY | {4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> : pX | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
	State 3
		call_ln87 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty_327 : 1
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433 |    0    |   9369  |  60492  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                 icmp_ln79_fu_597                                 |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                  add_ln79_fu_603                                 |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                               empty_328_read_fu_402                              |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                tmp_data_0_V_fu_609                               |    0    |    0    |    0    |
|          |                                tmp_data_1_V_fu_614                               |    0    |    0    |    0    |
|          |                                tmp_data_2_V_fu_619                               |    0    |    0    |    0    |
|extractvalue|                                tmp_data_3_V_fu_624                               |    0    |    0    |    0    |
|          |                                tmp_data_4_V_fu_629                               |    0    |    0    |    0    |
|          |                                tmp_data_5_V_fu_634                               |    0    |    0    |    0    |
|          |                                tmp_data_6_V_fu_639                               |    0    |    0    |    0    |
|          |                                tmp_data_7_V_fu_644                               |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                  |    0    |   9369  |  60516  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln79_reg_653   |   11   |
|   icmp_ln79_reg_649  |    1   |
|indvar_flatten_reg_422|   11   |
+----------------------+--------+
|         Total        |   23   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  9369  |  60516 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  9392  |  60516 |
+-----------+--------+--------+--------+
