<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › edac › i3000_edac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>i3000_edac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel 3000/3010 Memory Controller kernel module</span>
<span class="cm"> * Copyright (C) 2007 Akamai Technologies, Inc.</span>
<span class="cm"> * Shamelessly copied from:</span>
<span class="cm"> * 	Intel D82875P Memory Controller kernel module</span>
<span class="cm"> * 	(C) 2003 Linux Networx (http://lnxi.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file may be distributed under the terms of the</span>
<span class="cm"> * GNU General Public License.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>
<span class="cp">#include &lt;linux/edac.h&gt;</span>
<span class="cp">#include &quot;edac_core.h&quot;</span>

<span class="cp">#define I3000_REVISION		&quot;1.1&quot;</span>

<span class="cp">#define EDAC_MOD_STR		&quot;i3000_edac&quot;</span>

<span class="cp">#define I3000_RANKS		8</span>
<span class="cp">#define I3000_RANKS_PER_CHANNEL	4</span>
<span class="cp">#define I3000_CHANNELS		2</span>

<span class="cm">/* Intel 3000 register addresses - device 0 function 0 - DRAM Controller */</span>

<span class="cp">#define I3000_MCHBAR		0x44	</span><span class="cm">/* MCH Memory Mapped Register BAR */</span><span class="cp"></span>
<span class="cp">#define I3000_MCHBAR_MASK	0xffffc000</span>
<span class="cp">#define I3000_MMR_WINDOW_SIZE	16384</span>

<span class="cp">#define I3000_EDEAP	0x70	</span><span class="cm">/* Extended DRAM Error Address Pointer (8b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 7:1   reserved</span>
<span class="cm">				 * 0     bit 32 of address</span>
<span class="cm">				 */</span><span class="cp"></span>
<span class="cp">#define I3000_DEAP	0x58	</span><span class="cm">/* DRAM Error Address Pointer (32b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 31:7  address</span>
<span class="cm">				 * 6:1   reserved</span>
<span class="cm">				 * 0     Error channel 0/1</span>
<span class="cm">				 */</span><span class="cp"></span>
<span class="cp">#define I3000_DEAP_GRAIN 		(1 &lt;&lt; 7)</span>

<span class="cm">/*</span>
<span class="cm"> * Helper functions to decode the DEAP/EDEAP hardware registers.</span>
<span class="cm"> *</span>
<span class="cm"> * The type promotion here is deliberate; we&#39;re deriving an</span>
<span class="cm"> * unsigned long pfn and offset from hardware regs which are u8/u32.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">deap_pfn</span><span class="p">(</span><span class="n">u8</span> <span class="n">edeap</span><span class="p">,</span> <span class="n">u32</span> <span class="n">deap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">deap</span> <span class="o">&gt;&gt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">deap</span> <span class="o">|=</span> <span class="p">(</span><span class="n">edeap</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">deap</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">deap_offset</span><span class="p">(</span><span class="n">u32</span> <span class="n">deap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">deap</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">I3000_DEAP_GRAIN</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PAGE_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">deap_channel</span><span class="p">(</span><span class="n">u32</span> <span class="n">deap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">deap</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define I3000_DERRSYN	0x5c	</span><span class="cm">/* DRAM Error Syndrome (8b)</span>
<span class="cm">				 *</span>
<span class="cm">				 *  7:0  DRAM ECC Syndrome</span>
<span class="cm">				 */</span><span class="cp"></span>

<span class="cp">#define I3000_ERRSTS	0xc8	</span><span class="cm">/* Error Status Register (16b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 15:12 reserved</span>
<span class="cm">				 * 11    MCH Thermal Sensor Event</span>
<span class="cm">				 *         for SMI/SCI/SERR</span>
<span class="cm">				 * 10    reserved</span>
<span class="cm">				 *  9    LOCK to non-DRAM Memory Flag (LCKF)</span>
<span class="cm">				 *  8    Received Refresh Timeout Flag (RRTOF)</span>
<span class="cm">				 *  7:2  reserved</span>
<span class="cm">				 *  1    Multi-bit DRAM ECC Error Flag (DMERR)</span>
<span class="cm">				 *  0    Single-bit DRAM ECC Error Flag (DSERR)</span>
<span class="cm">				 */</span><span class="cp"></span>
<span class="cp">#define I3000_ERRSTS_BITS	0x0b03	</span><span class="cm">/* bits which indicate errors */</span><span class="cp"></span>
<span class="cp">#define I3000_ERRSTS_UE		0x0002</span>
<span class="cp">#define I3000_ERRSTS_CE		0x0001</span>

<span class="cp">#define I3000_ERRCMD	0xca	</span><span class="cm">/* Error Command (16b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 15:12 reserved</span>
<span class="cm">				 * 11    SERR on MCH Thermal Sensor Event</span>
<span class="cm">				 *         (TSESERR)</span>
<span class="cm">				 * 10    reserved</span>
<span class="cm">				 *  9    SERR on LOCK to non-DRAM Memory</span>
<span class="cm">				 *         (LCKERR)</span>
<span class="cm">				 *  8    SERR on DRAM Refresh Timeout</span>
<span class="cm">				 *         (DRTOERR)</span>
<span class="cm">				 *  7:2  reserved</span>
<span class="cm">				 *  1    SERR Multi-Bit DRAM ECC Error</span>
<span class="cm">				 *         (DMERR)</span>
<span class="cm">				 *  0    SERR on Single-Bit ECC Error</span>
<span class="cm">				 *         (DSERR)</span>
<span class="cm">				 */</span><span class="cp"></span>

<span class="cm">/* Intel  MMIO register space - device 0 function 0 - MMR space */</span>

<span class="cp">#define I3000_DRB_SHIFT 25	</span><span class="cm">/* 32MiB grain */</span><span class="cp"></span>

<span class="cp">#define I3000_C0DRB	0x100	</span><span class="cm">/* Channel 0 DRAM Rank Boundary (8b x 4)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 7:0   Channel 0 DRAM Rank Boundary Address</span>
<span class="cm">				 */</span><span class="cp"></span>
<span class="cp">#define I3000_C1DRB	0x180	</span><span class="cm">/* Channel 1 DRAM Rank Boundary (8b x 4)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 7:0   Channel 1 DRAM Rank Boundary Address</span>
<span class="cm">				 */</span><span class="cp"></span>

<span class="cp">#define I3000_C0DRA	0x108	</span><span class="cm">/* Channel 0 DRAM Rank Attribute (8b x 2)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 7     reserved</span>
<span class="cm">				 * 6:4   DRAM odd Rank Attribute</span>
<span class="cm">				 * 3     reserved</span>
<span class="cm">				 * 2:0   DRAM even Rank Attribute</span>
<span class="cm">				 *</span>
<span class="cm">				 * Each attribute defines the page</span>
<span class="cm">				 * size of the corresponding rank:</span>
<span class="cm">				 *     000: unpopulated</span>
<span class="cm">				 *     001: reserved</span>
<span class="cm">				 *     010: 4 KB</span>
<span class="cm">				 *     011: 8 KB</span>
<span class="cm">				 *     100: 16 KB</span>
<span class="cm">				 *     Others: reserved</span>
<span class="cm">				 */</span><span class="cp"></span>
<span class="cp">#define I3000_C1DRA	0x188	</span><span class="cm">/* Channel 1 DRAM Rank Attribute (8b x 2) */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">odd_rank_attrib</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dra</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">dra</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">even_rank_attrib</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dra</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dra</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define I3000_C0DRC0	0x120	</span><span class="cm">/* DRAM Controller Mode 0 (32b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 31:30 reserved</span>
<span class="cm">				 * 29    Initialization Complete (IC)</span>
<span class="cm">				 * 28:11 reserved</span>
<span class="cm">				 * 10:8  Refresh Mode Select (RMS)</span>
<span class="cm">				 * 7     reserved</span>
<span class="cm">				 * 6:4   Mode Select (SMS)</span>
<span class="cm">				 * 3:2   reserved</span>
<span class="cm">				 * 1:0   DRAM Type (DT)</span>
<span class="cm">				 */</span><span class="cp"></span>

<span class="cp">#define I3000_C0DRC1	0x124	</span><span class="cm">/* DRAM Controller Mode 1 (32b)</span>
<span class="cm">				 *</span>
<span class="cm">				 * 31    Enhanced Addressing Enable (ENHADE)</span>
<span class="cm">				 * 30:0  reserved</span>
<span class="cm">				 */</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">i3000p_chips</span> <span class="p">{</span>
	<span class="n">I3000</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i3000_dev_info</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ctl_name</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i3000_error_info</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">errsts</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">derrsyn</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">edeap</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">deap</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">errsts2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i3000_dev_info</span> <span class="n">i3000_devs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">I3000</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="s">&quot;i3000&quot;</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">mci_pdev</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">i3000_registered</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">edac_pci_ctl_info</span> <span class="o">*</span><span class="n">i3000_pci</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i3000_get_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">i3000_error_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is a mess because there is no atomic way to read all the</span>
<span class="cm">	 * registers at once and the registers can transition from CE being</span>
<span class="cm">	 * overwritten by UE.</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_ERRSTS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">&amp;</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_EDEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">edeap</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_DEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">deap</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_DERRSYN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_ERRSTS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the error is the same for both reads then the first set</span>
<span class="cm">	 * of reads is valid.  If there is a change then there is a CE</span>
<span class="cm">	 * with no info and the second set of reads is valid and</span>
<span class="cm">	 * should be UE info.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">^</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_EDEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">edeap</span><span class="p">);</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_DEAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">deap</span><span class="p">);</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_DERRSYN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear any error bits.</span>
<span class="cm">	 * (Yes, we really clear bits by writing 1 to them.)</span>
<span class="cm">	 */</span>
	<span class="n">pci_write_bits16</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_ERRSTS</span><span class="p">,</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">,</span>
			 <span class="n">I3000_ERRSTS_BITS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i3000_process_error_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">i3000_error_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">handle_errors</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">row</span><span class="p">,</span> <span class="n">multi_chan</span><span class="p">,</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>

	<span class="n">multi_chan</span> <span class="o">=</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">nr_channels</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">&amp;</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">handle_errors</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">^</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_UNCORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				     <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
				     <span class="s">&quot;UE overwrote CE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pfn</span> <span class="o">=</span> <span class="n">deap_pfn</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">edeap</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">deap</span><span class="p">);</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">deap_offset</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">deap</span><span class="p">);</span>
	<span class="n">channel</span> <span class="o">=</span> <span class="n">deap_channel</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">deap</span><span class="p">);</span>

	<span class="n">row</span> <span class="o">=</span> <span class="n">edac_mc_find_csrow_by_page</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="n">pfn</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">errsts</span> <span class="o">&amp;</span> <span class="n">I3000_ERRSTS_UE</span><span class="p">)</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_UNCORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
				     <span class="n">pfn</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				     <span class="n">row</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
				     <span class="s">&quot;i3000 UE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">edac_mc_handle_error</span><span class="p">(</span><span class="n">HW_EVENT_ERR_CORRECTED</span><span class="p">,</span> <span class="n">mci</span><span class="p">,</span>
				     <span class="n">pfn</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">derrsyn</span><span class="p">,</span>
				     <span class="n">row</span><span class="p">,</span> <span class="n">multi_chan</span> <span class="o">?</span> <span class="n">channel</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
				     <span class="s">&quot;i3000 CE&quot;</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i3000_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i3000_error_info</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">debugf1</span><span class="p">(</span><span class="s">&quot;MC%d: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">mc_idx</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">i3000_get_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="n">i3000_process_error_info</span><span class="p">(</span><span class="n">mci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i3000_is_interleaved</span><span class="p">(</span><span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c0dra</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c1dra</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c0drb</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c1drb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the channels aren&#39;t populated identically then</span>
<span class="cm">	 * we&#39;re not interleaved.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">I3000_RANKS_PER_CHANNEL</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">odd_rank_attrib</span><span class="p">(</span><span class="n">c0dra</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">!=</span> <span class="n">odd_rank_attrib</span><span class="p">(</span><span class="n">c1dra</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">||</span>
			<span class="n">even_rank_attrib</span><span class="p">(</span><span class="n">c0dra</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">!=</span>
						<span class="n">even_rank_attrib</span><span class="p">(</span><span class="n">c1dra</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the rank boundaries for the two channels are different</span>
<span class="cm">	 * then we&#39;re not interleaved.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">I3000_RANKS_PER_CHANNEL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c0drb</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">c1drb</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i3000_probe1</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">edac_mc_layer</span> <span class="n">layers</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">last_cumul_size</span><span class="p">,</span> <span class="n">nr_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">interleaved</span><span class="p">,</span> <span class="n">nr_channels</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dra</span><span class="p">[</span><span class="n">I3000_RANKS</span> <span class="o">/</span> <span class="mi">2</span><span class="p">],</span> <span class="n">drb</span><span class="p">[</span><span class="n">I3000_RANKS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c0dra</span> <span class="o">=</span> <span class="n">dra</span><span class="p">,</span> <span class="o">*</span><span class="n">c1dra</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dra</span><span class="p">[</span><span class="n">I3000_RANKS_PER_CHANNEL</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">c0drb</span> <span class="o">=</span> <span class="n">drb</span><span class="p">,</span> <span class="o">*</span><span class="n">c1drb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">drb</span><span class="p">[</span><span class="n">I3000_RANKS_PER_CHANNEL</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mchbar</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">window</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;MC: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_MCHBAR</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mchbar</span><span class="p">);</span>
	<span class="n">mchbar</span> <span class="o">&amp;=</span> <span class="n">I3000_MCHBAR_MASK</span><span class="p">;</span>
	<span class="n">window</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">mchbar</span><span class="p">,</span> <span class="n">I3000_MMR_WINDOW_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">window</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;i3000: cannot map mmio space at 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mchbar</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">c0dra</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C0DRA</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* ranks 0,1 */</span>
	<span class="n">c0dra</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C0DRA</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>	<span class="cm">/* ranks 2,3 */</span>
	<span class="n">c1dra</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C1DRA</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* ranks 0,1 */</span>
	<span class="n">c1dra</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C1DRA</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>	<span class="cm">/* ranks 2,3 */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">I3000_RANKS_PER_CHANNEL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c0drb</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C0DRB</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">c1drb</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">window</span> <span class="o">+</span> <span class="n">I3000_C1DRB</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">window</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Figure out how many channels we have.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If we have what the datasheet calls &quot;asymmetric channels&quot;</span>
<span class="cm">	 * (essentially the same as what was called &quot;virtual single</span>
<span class="cm">	 * channel mode&quot; in the i82875) then it&#39;s a single channel as</span>
<span class="cm">	 * far as EDAC is concerned.</span>
<span class="cm">	 */</span>
	<span class="n">interleaved</span> <span class="o">=</span> <span class="n">i3000_is_interleaved</span><span class="p">(</span><span class="n">c0dra</span><span class="p">,</span> <span class="n">c1dra</span><span class="p">,</span> <span class="n">c0drb</span><span class="p">,</span> <span class="n">c1drb</span><span class="p">);</span>
	<span class="n">nr_channels</span> <span class="o">=</span> <span class="n">interleaved</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHIP_SELECT</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">I3000_RANKS</span> <span class="o">/</span> <span class="n">nr_channels</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">type</span> <span class="o">=</span> <span class="n">EDAC_MC_LAYER_CHANNEL</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="n">nr_channels</span><span class="p">;</span>
	<span class="n">layers</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">is_virt_csrow</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_alloc</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">layers</span><span class="p">),</span> <span class="n">layers</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s(): init mci</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mtype_cap</span> <span class="o">=</span> <span class="n">MEM_FLAG_DDR2</span><span class="p">;</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_ctl_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_SECDED</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_cap</span> <span class="o">=</span> <span class="n">EDAC_FLAG_SECDED</span><span class="p">;</span>

	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">mod_ver</span> <span class="o">=</span> <span class="n">I3000_REVISION</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="n">i3000_devs</span><span class="p">[</span><span class="n">dev_idx</span><span class="p">].</span><span class="n">ctl_name</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">dev_name</span> <span class="o">=</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">edac_check</span> <span class="o">=</span> <span class="n">i3000_check</span><span class="p">;</span>
	<span class="n">mci</span><span class="o">-&gt;</span><span class="n">ctl_page_to_phys</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The dram rank boundary (DRB) reg values are boundary addresses</span>
<span class="cm">	 * for each DRAM rank with a granularity of 32MB.  DRB regs are</span>
<span class="cm">	 * cumulative; the last one will contain the total memory</span>
<span class="cm">	 * contained in all ranks.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If we&#39;re in interleaved mode then we&#39;re only walking through</span>
<span class="cm">	 * the ranks of controller 0, so we double all the values we see.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">last_cumul_size</span> <span class="o">=</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mci</span><span class="o">-&gt;</span><span class="n">nr_csrows</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cumul_size</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">csrow_info</span> <span class="o">*</span><span class="n">csrow</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mci</span><span class="o">-&gt;</span><span class="n">csrows</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">value</span> <span class="o">=</span> <span class="n">drb</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">cumul_size</span> <span class="o">=</span> <span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">I3000_DRB_SHIFT</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">interleaved</span><span class="p">)</span>
			<span class="n">cumul_size</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s(): (%d) cumul_size 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cumul_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cumul_size</span> <span class="o">==</span> <span class="n">last_cumul_size</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">first_page</span> <span class="o">=</span> <span class="n">last_cumul_size</span><span class="p">;</span>
		<span class="n">csrow</span><span class="o">-&gt;</span><span class="n">last_page</span> <span class="o">=</span> <span class="n">cumul_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">nr_pages</span> <span class="o">=</span> <span class="n">cumul_size</span> <span class="o">-</span> <span class="n">last_cumul_size</span><span class="p">;</span>
		<span class="n">last_cumul_size</span> <span class="o">=</span> <span class="n">cumul_size</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">nr_channels</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">dimm_info</span> <span class="o">*</span><span class="n">dimm</span> <span class="o">=</span> <span class="n">csrow</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">dimm</span><span class="p">;</span>

			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">nr_pages</span> <span class="o">=</span> <span class="n">nr_pages</span> <span class="o">/</span> <span class="n">nr_channels</span><span class="p">;</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">grain</span> <span class="o">=</span> <span class="n">I3000_DEAP_GRAIN</span><span class="p">;</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">mtype</span> <span class="o">=</span> <span class="n">MEM_DDR2</span><span class="p">;</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">dtype</span> <span class="o">=</span> <span class="n">DEV_UNKNOWN</span><span class="p">;</span>
			<span class="n">dimm</span><span class="o">-&gt;</span><span class="n">edac_mode</span> <span class="o">=</span> <span class="n">EDAC_UNKNOWN</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear any error bits.</span>
<span class="cm">	 * (Yes, we really clear bits by writing 1 to them.)</span>
<span class="cm">	 */</span>
	<span class="n">pci_write_bits16</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">I3000_ERRSTS</span><span class="p">,</span> <span class="n">I3000_ERRSTS_BITS</span><span class="p">,</span>
			 <span class="n">I3000_ERRSTS_BITS</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">edac_mc_add_mc</span><span class="p">(</span><span class="n">mci</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s(): failed edac_mc_add_mc()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocating generic PCI control info */</span>
	<span class="n">i3000_pci</span> <span class="o">=</span> <span class="n">edac_pci_create_generic_ctl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">EDAC_MOD_STR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i3000_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;%s(): Unable to create PCI control</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;%s(): PCI error report via EDAC not setup</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* get this far and it&#39;s successful */</span>
	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s(): success</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci</span><span class="p">)</span>
		<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* returns count (&gt;= 0), or negative on error */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">i3000_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;MC: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">i3000_probe1</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci_pdev</span><span class="p">)</span>
		<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_dev_get</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">i3000_remove_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mem_ctl_info</span> <span class="o">*</span><span class="n">mci</span><span class="p">;</span>

	<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i3000_pci</span><span class="p">)</span>
		<span class="n">edac_pci_release_generic_ctl</span><span class="p">(</span><span class="n">i3000_pci</span><span class="p">);</span>

	<span class="n">mci</span> <span class="o">=</span> <span class="n">edac_mc_del_mc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">edac_mc_free</span><span class="p">(</span><span class="n">mci</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">i3000_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	 <span class="n">PCI_VEND_DEV</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mi">3000</span><span class="n">_HB</span><span class="p">),</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	 <span class="n">I3000</span><span class="p">},</span>
	<span class="p">{</span>
	 <span class="mi">0</span><span class="p">,</span>
	 <span class="p">}</span>			<span class="cm">/* 0 terminated list. */</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">i3000_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">i3000_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">EDAC_MOD_STR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">i3000_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">i3000_remove_one</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">i3000_pci_tbl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">i3000_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pci_rc</span><span class="p">;</span>

	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

       <span class="cm">/* Ensure that the OPSTATE is set correctly for POLL or NMI */</span>
       <span class="n">opstate_init</span><span class="p">();</span>

	<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i3000_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci_pdev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i3000_registered</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mci_pdev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span>
					<span class="n">PCI_DEVICE_ID_INTEL_3000_HB</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mci_pdev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i3000 pci_get_device fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pci_rc</span> <span class="o">=</span> <span class="n">i3000_init_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">,</span> <span class="n">i3000_pci_tbl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">debugf0</span><span class="p">(</span><span class="s">&quot;i3000 init fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">pci_rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail1:</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i3000_driver</span><span class="p">);</span>

<span class="nl">fail0:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mci_pdev</span><span class="p">)</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pci_rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">i3000_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">debugf3</span><span class="p">(</span><span class="s">&quot;MC: %s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i3000_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i3000_registered</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i3000_remove_one</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">mci_pdev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">i3000_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">i3000_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Akamai Technologies Arthur Ulfeldt/Jason Uhlenkott&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;MC support for Intel 3000 memory hub controllers&quot;</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">edac_op_state</span><span class="p">,</span> <span class="s">&quot;EDAC Error Reporting state: 0=Poll,1=NMI&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
