#[doc = "Register `C1_APB1LLPENR` reader"]
pub type R = crate::R<C1Apb1llpenrSpec>;
#[doc = "Register `C1_APB1LLPENR` writer"]
pub type W = crate::W<C1Apb1llpenrSpec>;
#[doc = "Field `TIM2LPEN` reader - TIM2 peripheral clock enable during CSleep mode"]
pub type Tim2lpenR = crate::BitReader;
#[doc = "Field `TIM2LPEN` writer - TIM2 peripheral clock enable during CSleep mode"]
pub type Tim2lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM3LPEN` reader - TIM3 peripheral clock enable during CSleep mode"]
pub type Tim3lpenR = crate::BitReader;
#[doc = "Field `TIM3LPEN` writer - TIM3 peripheral clock enable during CSleep mode"]
pub type Tim3lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM4LPEN` reader - TIM4 peripheral clock enable during CSleep mode"]
pub type Tim4lpenR = crate::BitReader;
#[doc = "Field `TIM4LPEN` writer - TIM4 peripheral clock enable during CSleep mode"]
pub type Tim4lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM5LPEN` reader - TIM5 peripheral clock enable during CSleep mode"]
pub type Tim5lpenR = crate::BitReader;
#[doc = "Field `TIM5LPEN` writer - TIM5 peripheral clock enable during CSleep mode"]
pub type Tim5lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM6LPEN` reader - TIM6 peripheral clock enable during CSleep mode"]
pub type Tim6lpenR = crate::BitReader;
#[doc = "Field `TIM6LPEN` writer - TIM6 peripheral clock enable during CSleep mode"]
pub type Tim6lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM7LPEN` reader - TIM7 peripheral clock enable during CSleep mode"]
pub type Tim7lpenR = crate::BitReader;
#[doc = "Field `TIM7LPEN` writer - TIM7 peripheral clock enable during CSleep mode"]
pub type Tim7lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM12LPEN` reader - TIM12 peripheral clock enable during CSleep mode"]
pub type Tim12lpenR = crate::BitReader;
#[doc = "Field `TIM12LPEN` writer - TIM12 peripheral clock enable during CSleep mode"]
pub type Tim12lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM13LPEN` reader - TIM13 peripheral clock enable during CSleep mode"]
pub type Tim13lpenR = crate::BitReader;
#[doc = "Field `TIM13LPEN` writer - TIM13 peripheral clock enable during CSleep mode"]
pub type Tim13lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM14LPEN` reader - TIM14 peripheral clock enable during CSleep mode"]
pub type Tim14lpenR = crate::BitReader;
#[doc = "Field `TIM14LPEN` writer - TIM14 peripheral clock enable during CSleep mode"]
pub type Tim14lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LPTIM1LPEN` reader - LPTIM1 Peripheral Clocks Enable During CSleep Mode"]
pub type Lptim1lpenR = crate::BitReader;
#[doc = "Field `LPTIM1LPEN` writer - LPTIM1 Peripheral Clocks Enable During CSleep Mode"]
pub type Lptim1lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPI2LPEN` reader - SPI2 Peripheral Clocks Enable During CSleep Mode"]
pub type Spi2lpenR = crate::BitReader;
#[doc = "Field `SPI2LPEN` writer - SPI2 Peripheral Clocks Enable During CSleep Mode"]
pub type Spi2lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPI3LPEN` reader - SPI3 Peripheral Clocks Enable During CSleep Mode"]
pub type Spi3lpenR = crate::BitReader;
#[doc = "Field `SPI3LPEN` writer - SPI3 Peripheral Clocks Enable During CSleep Mode"]
pub type Spi3lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPDIFRXLPEN` reader - SPDIFRX Peripheral Clocks Enable During CSleep Mode"]
pub type SpdifrxlpenR = crate::BitReader;
#[doc = "Field `SPDIFRXLPEN` writer - SPDIFRX Peripheral Clocks Enable During CSleep Mode"]
pub type SpdifrxlpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART2LPEN` reader - USART2 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart2lpenR = crate::BitReader;
#[doc = "Field `USART2LPEN` writer - USART2 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart2lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART3LPEN` reader - USART3 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart3lpenR = crate::BitReader;
#[doc = "Field `USART3LPEN` writer - USART3 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart3lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART4LPEN` reader - UART4 Peripheral Clocks Enable During CSleep Mode"]
pub type Uart4lpenR = crate::BitReader;
#[doc = "Field `UART4LPEN` writer - UART4 Peripheral Clocks Enable During CSleep Mode"]
pub type Uart4lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART5LPEN` reader - UART5 Peripheral Clocks Enable During CSleep Mode"]
pub type Uart5lpenR = crate::BitReader;
#[doc = "Field `UART5LPEN` writer - UART5 Peripheral Clocks Enable During CSleep Mode"]
pub type Uart5lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C1LPEN` reader - I2C1 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c1lpenR = crate::BitReader;
#[doc = "Field `I2C1LPEN` writer - I2C1 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c1lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C2LPEN` reader - I2C2 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c2lpenR = crate::BitReader;
#[doc = "Field `I2C2LPEN` writer - I2C2 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c2lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C3LPEN` reader - I2C3 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c3lpenR = crate::BitReader;
#[doc = "Field `I2C3LPEN` writer - I2C3 Peripheral Clocks Enable During CSleep Mode"]
pub type I2c3lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HDMICECLPEN` reader - HDMI-CEC Peripheral Clocks Enable During CSleep Mode"]
pub type HdmiceclpenR = crate::BitReader;
#[doc = "Field `HDMICECLPEN` writer - HDMI-CEC Peripheral Clocks Enable During CSleep Mode"]
pub type HdmiceclpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DAC12LPEN` reader - DAC1/2 peripheral clock enable during CSleep mode"]
pub type Dac12lpenR = crate::BitReader;
#[doc = "Field `DAC12LPEN` writer - DAC1/2 peripheral clock enable during CSleep mode"]
pub type Dac12lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART7LPEN` reader - USART7 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart7lpenR = crate::BitReader;
#[doc = "Field `USART7LPEN` writer - USART7 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart7lpenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART8LPEN` reader - USART8 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart8lpenR = crate::BitReader;
#[doc = "Field `USART8LPEN` writer - USART8 Peripheral Clocks Enable During CSleep Mode"]
pub type Usart8lpenW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - TIM2 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim2lpen(&self) -> Tim2lpenR {
        Tim2lpenR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - TIM3 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim3lpen(&self) -> Tim3lpenR {
        Tim3lpenR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - TIM4 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim4lpen(&self) -> Tim4lpenR {
        Tim4lpenR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - TIM5 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim5lpen(&self) -> Tim5lpenR {
        Tim5lpenR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - TIM6 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim6lpen(&self) -> Tim6lpenR {
        Tim6lpenR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - TIM7 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim7lpen(&self) -> Tim7lpenR {
        Tim7lpenR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - TIM12 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim12lpen(&self) -> Tim12lpenR {
        Tim12lpenR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - TIM13 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim13lpen(&self) -> Tim13lpenR {
        Tim13lpenR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - TIM14 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim14lpen(&self) -> Tim14lpenR {
        Tim14lpenR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - LPTIM1 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn lptim1lpen(&self) -> Lptim1lpenR {
        Lptim1lpenR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 14 - SPI2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spi2lpen(&self) -> Spi2lpenR {
        Spi2lpenR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - SPI3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spi3lpen(&self) -> Spi3lpenR {
        Spi3lpenR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SPDIFRX Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spdifrxlpen(&self) -> SpdifrxlpenR {
        SpdifrxlpenR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - USART2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart2lpen(&self) -> Usart2lpenR {
        Usart2lpenR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - USART3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart3lpen(&self) -> Usart3lpenR {
        Usart3lpenR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - UART4 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn uart4lpen(&self) -> Uart4lpenR {
        Uart4lpenR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - UART5 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn uart5lpen(&self) -> Uart5lpenR {
        Uart5lpenR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - I2C1 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c1lpen(&self) -> I2c1lpenR {
        I2c1lpenR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - I2C2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c2lpen(&self) -> I2c2lpenR {
        I2c2lpenR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - I2C3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c3lpen(&self) -> I2c3lpenR {
        I2c3lpenR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 27 - HDMI-CEC Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn hdmiceclpen(&self) -> HdmiceclpenR {
        HdmiceclpenR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 29 - DAC1/2 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn dac12lpen(&self) -> Dac12lpenR {
        Dac12lpenR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - USART7 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart7lpen(&self) -> Usart7lpenR {
        Usart7lpenR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - USART8 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart8lpen(&self) -> Usart8lpenR {
        Usart8lpenR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - TIM2 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim2lpen(&mut self) -> Tim2lpenW<C1Apb1llpenrSpec> {
        Tim2lpenW::new(self, 0)
    }
    #[doc = "Bit 1 - TIM3 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim3lpen(&mut self) -> Tim3lpenW<C1Apb1llpenrSpec> {
        Tim3lpenW::new(self, 1)
    }
    #[doc = "Bit 2 - TIM4 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim4lpen(&mut self) -> Tim4lpenW<C1Apb1llpenrSpec> {
        Tim4lpenW::new(self, 2)
    }
    #[doc = "Bit 3 - TIM5 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim5lpen(&mut self) -> Tim5lpenW<C1Apb1llpenrSpec> {
        Tim5lpenW::new(self, 3)
    }
    #[doc = "Bit 4 - TIM6 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim6lpen(&mut self) -> Tim6lpenW<C1Apb1llpenrSpec> {
        Tim6lpenW::new(self, 4)
    }
    #[doc = "Bit 5 - TIM7 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim7lpen(&mut self) -> Tim7lpenW<C1Apb1llpenrSpec> {
        Tim7lpenW::new(self, 5)
    }
    #[doc = "Bit 6 - TIM12 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim12lpen(&mut self) -> Tim12lpenW<C1Apb1llpenrSpec> {
        Tim12lpenW::new(self, 6)
    }
    #[doc = "Bit 7 - TIM13 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim13lpen(&mut self) -> Tim13lpenW<C1Apb1llpenrSpec> {
        Tim13lpenW::new(self, 7)
    }
    #[doc = "Bit 8 - TIM14 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn tim14lpen(&mut self) -> Tim14lpenW<C1Apb1llpenrSpec> {
        Tim14lpenW::new(self, 8)
    }
    #[doc = "Bit 9 - LPTIM1 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn lptim1lpen(&mut self) -> Lptim1lpenW<C1Apb1llpenrSpec> {
        Lptim1lpenW::new(self, 9)
    }
    #[doc = "Bit 14 - SPI2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spi2lpen(&mut self) -> Spi2lpenW<C1Apb1llpenrSpec> {
        Spi2lpenW::new(self, 14)
    }
    #[doc = "Bit 15 - SPI3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spi3lpen(&mut self) -> Spi3lpenW<C1Apb1llpenrSpec> {
        Spi3lpenW::new(self, 15)
    }
    #[doc = "Bit 16 - SPDIFRX Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn spdifrxlpen(&mut self) -> SpdifrxlpenW<C1Apb1llpenrSpec> {
        SpdifrxlpenW::new(self, 16)
    }
    #[doc = "Bit 17 - USART2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart2lpen(&mut self) -> Usart2lpenW<C1Apb1llpenrSpec> {
        Usart2lpenW::new(self, 17)
    }
    #[doc = "Bit 18 - USART3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart3lpen(&mut self) -> Usart3lpenW<C1Apb1llpenrSpec> {
        Usart3lpenW::new(self, 18)
    }
    #[doc = "Bit 19 - UART4 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn uart4lpen(&mut self) -> Uart4lpenW<C1Apb1llpenrSpec> {
        Uart4lpenW::new(self, 19)
    }
    #[doc = "Bit 20 - UART5 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn uart5lpen(&mut self) -> Uart5lpenW<C1Apb1llpenrSpec> {
        Uart5lpenW::new(self, 20)
    }
    #[doc = "Bit 21 - I2C1 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c1lpen(&mut self) -> I2c1lpenW<C1Apb1llpenrSpec> {
        I2c1lpenW::new(self, 21)
    }
    #[doc = "Bit 22 - I2C2 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c2lpen(&mut self) -> I2c2lpenW<C1Apb1llpenrSpec> {
        I2c2lpenW::new(self, 22)
    }
    #[doc = "Bit 23 - I2C3 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn i2c3lpen(&mut self) -> I2c3lpenW<C1Apb1llpenrSpec> {
        I2c3lpenW::new(self, 23)
    }
    #[doc = "Bit 27 - HDMI-CEC Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn hdmiceclpen(&mut self) -> HdmiceclpenW<C1Apb1llpenrSpec> {
        HdmiceclpenW::new(self, 27)
    }
    #[doc = "Bit 29 - DAC1/2 peripheral clock enable during CSleep mode"]
    #[inline(always)]
    pub fn dac12lpen(&mut self) -> Dac12lpenW<C1Apb1llpenrSpec> {
        Dac12lpenW::new(self, 29)
    }
    #[doc = "Bit 30 - USART7 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart7lpen(&mut self) -> Usart7lpenW<C1Apb1llpenrSpec> {
        Usart7lpenW::new(self, 30)
    }
    #[doc = "Bit 31 - USART8 Peripheral Clocks Enable During CSleep Mode"]
    #[inline(always)]
    pub fn usart8lpen(&mut self) -> Usart8lpenW<C1Apb1llpenrSpec> {
        Usart8lpenW::new(self, 31)
    }
}
#[doc = "RCC APB1 Low Sleep Clock Register\n\nYou can [`read`](crate::Reg::read) this register and get [`c1_apb1llpenr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`c1_apb1llpenr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct C1Apb1llpenrSpec;
impl crate::RegisterSpec for C1Apb1llpenrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`c1_apb1llpenr::R`](R) reader structure"]
impl crate::Readable for C1Apb1llpenrSpec {}
#[doc = "`write(|w| ..)` method takes [`c1_apb1llpenr::W`](W) writer structure"]
impl crate::Writable for C1Apb1llpenrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets C1_APB1LLPENR to value 0"]
impl crate::Resettable for C1Apb1llpenrSpec {}
