{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384743034244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 64-Bit " "Running Quartus II 64-Bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384743034245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:50:34 2013 " "Processing started: Sun Nov 17 20:50:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384743034245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384743034245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --convert_bdf_to_vhdl=\"/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --convert_bdf_to_vhdl=\"/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384743034246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384743034457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384743034457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384743034506 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_4to1mux " "Design name for \"4b_4to1mux\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_2to1mux " "Design name for \"4b_2to1mux\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_and " "Design name for \"4b_and\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_or " "Design name for \"4b_or\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_xnor " "Design name for \"4b_xnor\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "4b_xor " "Design name for \"4b_xor\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "ALU.bdf" "" { Schematic "/home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/ALU.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Quartus II" 0 -1 1384743034514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Create VHDL File was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384743034529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:50:34 2013 " "Processing ended: Sun Nov 17 20:50:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384743034529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384743034529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384743034529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384743034529 ""}
