// Seed: 673051554
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_9,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7
);
  wor id_10;
  assign module_1.id_4 = 0;
  always_comb @(posedge id_10++) id_9 = !1 - id_0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    output logic id_6,
    output tri1 id_7,
    output supply1 id_8
);
  logic id_10;
  ;
  always_ff @(posedge -1) id_6 = 1'b0;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_8,
      id_8,
      id_2,
      id_7,
      id_0
  );
endmodule
