The following files were generated for 'dividerTest' in directory
C:\Users\Charles Franklin\Documents\FPGA\Mandelbrot\ISE Project Files\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * dividerTest.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * dividerTest.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * dividerTest.veo

Structural Simulation Model:
   Unisim VHDL or Verilog files containing the information required to simulate
   the module.

   * dividerTest.v

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * dividerTest.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * dividerTest.sym

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * dividerTest_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * _xmsgs/pn_parser.xmsgs
   * dividerTest.gise
   * dividerTest.xise

Deliver Readme:
   Readme file for the IP.

   * dividerTest_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * dividerTest_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

