 -a -ls -r  -mg mega_win64 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext mega.tms  -fl "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/library.cfg" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/projlib.cfg" -w PipelineProcessor -b PipelineProcessor  -o "../compile" -u "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -g "5" -O2 -p "C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\PipelineProcessor" -tmp "C:\Users\user\AppData\Local\Temp\21244_331120718"  "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/alu/ALU.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/data_memory/DataMemory.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/instruction_memory/InstructionMemory.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/register_file/RegisterFile.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/control_unit/ControlUnit.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/parameter.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/ClockGenerator.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/PipelineProcessor.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/stages/DCStage.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/stages/IFStage.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/utilities/Compare.v" "C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/utilities/PC.v"  -sve  -sv2k17  