One-Lane PCIe SATA Two-Ports Controller, QFN-76
PCIe2.0 SATA3.0
https://www.marvell.com/documents/bqcwxsoiqfjkcjdjhkvc/


	          +-----------+
	       NC |[ 1]   [77]| VSS
	       NC |[ 2]   [76]| NC
	       NC |[ 3]   [75]| GPIO2
	       NC |[ 4]   [74]| GPIO1
	      VDD |[ 5]   [73]| VDDIO
	       NC |[ 6]   [72]| NC
	       NC |[ 7]   [71]| VDD
	       NC |[ 8]   [70]| NC
	    VDDIO |[ 9]   [69]| NC
	       NC |[10]   [68]| NC
	       NC |[11]   [67]| NC
	       NC |[12]   [66]| NC
	      VDD |[13]   [65]| NC
	       NC |[14]   [64]| VDD
	       NC |[15]   [63]| NC
	       NC |[16]   [62]| NC
	    GPIO3 |[17]   [61]| NC
	    GPIO4 |[18]   [60]| NC
	    GPIO5 |[19]   [59]| NC
	 TESTMODE |[20]   [58]| NC
	      VDD |[21]   [57]| VDDIO
	       TP |[22]   [56]| NC
	    RXP_1 |[23]   [55]| NC
	    RXN_1 |[24]   [54]| GPIO0
	   VAA2_1 |[25]   [53]| ~{PERST}
	    TXN_1 |[26]   [52]| ~{WAKE}
	    TXP_1 |[27]   [51]| VDD
	      VSS |[28]   [50]| SPI_CLK
	    RXP_0 |[29]   [49]| SPI_DI
	    RXN_0 |[30]   [48]| SPI_CS
	   VAA2_0 |[31]   [47]| SPI_DO
	    TXN_0 |[32]   [46]| CLKN
	    TXP_0 |[33]   [45]| CLKP
	     VAA1 |[34]   [44]| PRXP
	XTLIN_OSC |[35]   [43]| PRXN
	   XTLOUT |[36]   [42]| AVDD
	     ISET |[37]   [41]| AVDDT
	 VCONT_10 |[38]   [40]| PTXP
	          +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/Interface.kicad_sym