Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jan  7 16:43:06 2019
Info: Command: quartus_sh -t ./scripts/full_compile.tcl
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:43:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top --incremental_compilation=full_incremental_compilation
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv
    Info (12023): Found entity 1: Top File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux_001 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v
    Info (12023): Found entity 1: soc_system_led_pio File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v
    Info (12023): Found entity 1: soc_system_dipsw_pio File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv
    Info (12023): Found entity 1: custom_pio File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v
    Info (12023): Found entity 1: soc_system_button_pio File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_controller File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_control_packet_encoder File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v
    Info (12023): Found entity 1: alt_vipvfr131_prc File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_core File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_read_master File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 1
Info (12021): Found 2 design units, including 0 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_package (soc_system) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd Line: 18
    Info (12022): Found design unit 2: alt_vipvfr131_common_package-body File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd Line: 3661
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 95
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_master File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
    Info (12023): Found entity 1: alt_vipvfr131_common_unpack_data File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_slave File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v
    Info (12023): Found entity 1: alt_vipvfr131_common_stream_output File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 39
    Info (12023): Found entity 1: alt_vipvfr131_common_pulling_width_adapter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_general_fifo-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 56
    Info (12023): Found entity 1: alt_vipvfr131_common_general_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 52
    Info (12023): Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd Line: 39
    Info (12023): Found entity 1: alt_vipvfr131_common_gray_clock_crosser File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd Line: 38
    Info (12023): Found entity 1: alt_vipvfr131_common_std_logic_vector_delay File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd Line: 36
    Info (12023): Found entity 1: alt_vipvfr131_common_one_bit_delay File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 52
    Info (12023): Found entity 1: alt_vipvfr131_common_logic_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 55
    Info (12023): Found entity 1: alt_vipvfr131_common_ram_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v
    Info (12023): Found entity 1: interrupt_latency_counter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v
    Info (12023): Found entity 1: irq_detector File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v
    Info (12023): Found entity 1: state_machine_counter File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/hws_if.sv
    Info (12023): Found entity 1: hws_if File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/hws_if.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/wshb_if.sv
    Info (12023): Found entity 1: wshb_if File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/wshb_if.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/avl_if.sv
    Info (12023): Found entity 1: avl_if File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/avl_if.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/avlst_if.sv
    Info (12023): Found entity 1: avlst_if File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/interfaces/avlst_if.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/fifos/sync_fifo.sv
    Info (12023): Found entity 1: sync_fifo File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/fifos/sync_fifo.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_HDMI_Config.sv
    Info (12023): Found entity 1: I2C_HDMI_Config File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_HDMI_Config.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_Controller.sv
    Info (12023): Found entity 1: I2C_Controller File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_Controller.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_WRITE_WDATA.sv
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_WRITE_WDATA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/sr_ff.sv
    Info (12023): Found entity 1: sr_ff File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/sr_ff.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/avlst2wshb.sv
    Info (12023): Found entity 1: avlst2wshb File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/avlst2wshb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/wshb2avl.sv
    Info (12023): Found entity 1: wshb2avl File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/wshb2avl.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/fpga_bridge.sv
    Info (12023): Found entity 1: fpga_bridge File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/fpga_bridge.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/rrst.sv
    Info (12023): Found entity 1: rrst File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/rrst.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv
    Info (12023): Found entity 1: hw_support File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 7
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Top.sv(104): truncated value with size 32 to match size of target (26) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 104
Warning (10230): Verilog HDL assignment warning at Top.sv(138): truncated value with size 32 to match size of target (24) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 138
Warning (10034): Output port "LED[3]" at Top.sv(7) has no driver File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 29
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
Info (12133): Instantiated megafunction "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "32.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "wshb_if" for hierarchy "wshb_if:wshb_if_sdram" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 34
Info (12128): Elaborating entity "hw_support" for hierarchy "hw_support:hw_support_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 47
Info (12128): Elaborating entity "avl_if" for hierarchy "hw_support:hw_support_inst|avl_if:avl_if_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 35
Info (12128): Elaborating entity "avlst_if" for hierarchy "hw_support:hw_support_inst|avlst_if:avlst_if_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 37
Info (12128): Elaborating entity "soc_system" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 133
Info (12128): Elaborating entity "interrupt_latency_counter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 249
Info (12128): Elaborating entity "irq_detector" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 235
Info (12128): Elaborating entity "state_machine_counter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 277
Info (12128): Elaborating entity "alt_vipvfr131_vfr" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 283
Info (12128): Elaborating entity "alt_vipvfr131_prc" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 148
Info (12128): Elaborating entity "alt_vipvfr131_prc_read_master" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 198
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_bursting_master_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 158
Info (10041): Inferred latch for "byte_enable[0]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[1]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[2]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[3]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[4]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[5]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[6]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[7]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[8]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[9]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[10]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[11]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[12]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[13]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[14]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (10041): Inferred latch for "byte_enable[15]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
Info (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 461
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 159
Info (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 246
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 303
Info (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 186
Info (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
Info (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
Info (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter: File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf
    Info (12023): Found entity 1: altsyncram_kvr1 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/db/altsyncram_kvr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kvr1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 573
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 159
Info (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 246
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 303
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 319
Info (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
Info (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
Info (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter: File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "50"
    Info (12134): Parameter "WIDTHAD_A" = "1"
    Info (12134): Parameter "NUMWORDS_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "50"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "2"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eor1.tdf
    Info (12023): Found entity 1: altsyncram_eor1 File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/db/altsyncram_eor1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eor1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 199
Info (12128): Elaborating entity "alt_vipvfr131_common_logic_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 274
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 81
Info (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 314
Info (12128): Elaborating entity "alt_vipvfr131_common_pulling_width_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 180
Info (12128): Elaborating entity "alt_vipvfr131_prc_core" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 238
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 269
Info (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (12128): Elaborating entity "alt_vipvfr131_vfr_controller" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_controller:controller" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 225
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 279
Info (10041): Inferred latch for "interrupt_register[18]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[17]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[16]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[15]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[14]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[13]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[12]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[11]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[10]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[9]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[8]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[7]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[6]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[5]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
Info (12128): Elaborating entity "alt_vipvfr131_vfr_control_packet_encoder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 336
Info (12128): Elaborating entity "alt_vipvfr131_common_stream_output" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_stream_output:outputter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 356
Info (12128): Elaborating entity "soc_system_button_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_button_pio:button_pio" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 295
Info (12128): Elaborating entity "custom_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|custom_pio:custom_pio_0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 306
Info (12128): Elaborating entity "soc_system_dipsw_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_dipsw_pio:dipsw_pio" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 318
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 514
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 358
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 425
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (12128): Elaborating entity "hps_sdram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 398
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_led_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_led_pio:led_pio" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 525
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_avalon_mm_bridge:mm_bridge_0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 559
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_sysid_qsys:sysid_qsys" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 566
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 616
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_hdmi_avalon_master_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 228
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_hdmi_avalon_master_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 309
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 428
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 444
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_hdmi_avalon_master_limiter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 576
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 649
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 666
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 700
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 740
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 668
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mm_bridge_0_s0_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 236
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 364
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 448
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 530
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 546
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 578
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 628
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 645
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 685
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 708
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 725
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 771
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_2" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 717
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:mm_bridge_0_m0_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 571
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 635
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_hdmi_avalon_slave_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 699
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:custom_pio_0_avs_s0_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 763
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 891
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:mm_bridge_0_m0_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1100
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1184
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1225
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_hdmi_avalon_slave_agent_rdata_fifo" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1391
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2032
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 190
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2048
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2194
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2247
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2264
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2383
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2400
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2538
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2572
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 725
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 733
Info (12128): Elaborating entity "soc_system_irq_mapper_002" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper_002:irq_mapper_002" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 739
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 802
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 142
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_HDMI_Config.sv Line: 57
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/I2C_Controller.sv Line: 71
Info (12128): Elaborating entity "rrst" for hierarchy "hw_support:hw_support_inst|rrst:u_rrst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 149
Info (12128): Elaborating entity "fpga_bridge" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 163
Info (12128): Elaborating entity "avlst2wshb" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|avlst2wshb:avlst2wshb_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/fpga_bridge.sv Line: 41
Info (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|avlst2wshb:avlst2wshb_inst|sync_fifo:sync_fifo_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/avlst2wshb.sv Line: 137
Info (12128): Elaborating entity "wshb2avl" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/fpga_bridge.sv Line: 54
Info (12128): Elaborating entity "sr_ff" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sr_ff:sr_ff_wr" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/wshb2avl.sv Line: 88
Info (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sync_fifo:wr_fifo_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/wshb2avl.sv Line: 291
Info (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sync_fifo:read_fifo_i" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/wshb2avl.sv Line: 310
Info (12128): Elaborating entity "debounce" for hierarchy "hw_support:hw_support_inst|debounce:debounce_inst" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/hws/hw_support.sv Line: 177
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12225): Partition "hw_support_par" does not require synthesis because you disabled automatic resynthesis for this partition, which is Post-Fit (Strict)
Warning (12241): 39 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[3]" is stuck at GND File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
    Warning (13410): Pin "LED[4]" is stuck at GND File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
    Warning (13410): Pin "LED[5]" is stuck at GND File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
    Warning (13410): Pin "LED[6]" is stuck at GND File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
    Warning (13410): Pin "LED[7]" is stuck at GND File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 7
Info (21057): Implemented 206 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 66 bidirectional pins
    Info (21061): Implemented 65 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21071): Implemented 1 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition soc_system_hps_0_hps_io_border:border File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (21057): Implemented 798 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 37 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info (144001): Generated suppressed messages file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1464 megabytes
    Info: Processing ended: Mon Jan  7 16:47:35 2019
    Info: Elapsed time: 00:04:10
    Info: Total CPU time (on all processors): 00:03:59
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:47:41 2019
Info: Command: quartus_cdb Top -c Top --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "hw_support_par" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 47
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 120 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 154 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 8
Info (21057): Implemented 6548 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 66 bidirectional pins
    Info (21061): Implemented 5746 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info (144001): Generated suppressed messages file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.merge.smsg
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1439 megabytes
    Info: Processing ended: Mon Jan  7 16:47:54 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:47:55 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Top -c Top
Info: qfit2_default_script.tcl version: #1
Info: Project  = Top
Info: Revision = Top
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (119006): Selected device 5CSEBA6U23I7 for design "Top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 86.68 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 138 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hws_ifm.HPS_DDR3_RZQ not assigned to an exact location on the device File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 41 fanout uses global clock CLKCTRL_G8
    Info (11162): sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 3568 fanout uses global clock CLKCTRL_G6
    Info (11162): sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 27 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'scripts/timing_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 16 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):    2.500 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 hws_ifm.HPS_DDR3_CK_N
    Info (332111):    2.500 hws_ifm.HPS_DDR3_CK_P
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    1.250 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   31.250 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:36
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:12
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 99.34 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 3.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:28
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
    Info (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/src/Top.sv Line: 11
Info (144001): Generated suppressed messages file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 3770 megabytes
    Info: Processing ended: Mon Jan  7 16:50:00 2019
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:56
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:50:03 2019
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off Top -c Top
Info (115030): Assembler is generating device programming files
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1042 megabytes
    Info: Processing ended: Mon Jan  7 16:50:17 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:12
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:50:18 2019
Info: Command: quartus_sta Top -c Top --multicorner=off
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (332104): Reading SDC File: 'scripts/timing_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.860               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.574               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    28.159               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.254               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.423               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.849              -3.698 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.040               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     4.378               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.781               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.063               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.523               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.540               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.625               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     3.568               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.730               0.000 FPGA_CLK1_50 
    Info (332119):    14.904               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.160
    Info (332114): Worst Case Available Settling Time: 13.563 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 100C Model)              |  0.537  0.503
Info: Bus Turnaround Time (Slow 1100mV 100C Model)          |  2.043     --
Info: Core (Slow 1100mV 100C Model)                         |  1.574  0.164
Info: Core Recovery/Removal (Slow 1100mV 100C Model)        |   3.04  0.562
Info: DQS vs CK (Slow 1100mV 100C Model)                    |  0.475  0.409
Info: Postamble (Slow 1100mV 100C Model)                    |  0.371  0.371
Info: Read Capture (Slow 1100mV 100C Model)                 |   0.18  0.133
Info: Write (Slow 1100mV 100C Model)                        |  0.165   0.17
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.sta.smsg
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1344 megabytes
    Info: Processing ended: Mon Jan  7 16:50:33 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12
Info (23030): Evaluation of Tcl script ./scripts/full_compile.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 972 megabytes
    Info: Processing ended: Mon Jan  7 16:50:34 2019
    Info: Elapsed time: 00:07:28
    Info: Total CPU time (on all processors): 00:07:36
