// Seed: 2809553306
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  reg  id_4;
  reg  id_5 = id_4;
  module_0();
  wor  id_6;
  reg  id_7;
  wire id_8;
  always_latch @* begin
    if (1'd0 - 1) $display(1);
    else id_4 <= 1;
  end
  assign id_4 = id_3;
  always @(id_6 or 1 - 1'b0) begin
    id_5 <= id_7;
  end
  assign id_7 = 1'b0;
endmodule
