

================================================================
== Vitis HLS Report for 'Brd_STD_R'
================================================================
* Date:           Tue Jul 25 02:51:43 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.014 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     54|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  14|          3|    1|          3|
    |ap_done                                            |   9|          2|    1|          2|
    |std_R_o_stream_TDATA_blk_n                         |   9|          2|    1|          2|
    |stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n    |   9|          2|    1|          2|
    |stream_STD_Computation_std_R_o_Brd_STD_R_in_blk_n  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  50|         11|    5|         11|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|                      RTL Ports                      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                                               |   in|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_rst                                               |   in|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_start                                             |   in|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_done                                              |  out|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_continue                                          |   in|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_idle                                              |  out|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|ap_ready                                             |  out|    1|  ap_ctrl_hs|                                    Brd_STD_R|  return value|
|std_R_o_stream_TDATA                                 |  out|   16|        axis|                               std_R_o_stream|       pointer|
|std_R_o_stream_TVALID                                |  out|    1|        axis|                               std_R_o_stream|       pointer|
|std_R_o_stream_TREADY                                |   in|    1|        axis|                               std_R_o_stream|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_dout     |   in|   16|     ap_fifo|  stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_empty_n  |   in|    1|     ap_fifo|  stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_read     |  out|    1|     ap_fifo|  stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_din        |  out|   16|     ap_fifo|    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i|       pointer|
|stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_full_n     |   in|    1|     ap_fifo|    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i|       pointer|
|stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_write      |  out|    1|     ap_fifo|    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i|       pointer|
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+

