#[doc = "Register `SOC_CLK_CTRL0` reader"]
pub type R = crate::R<SOC_CLK_CTRL0_SPEC>;
#[doc = "Register `SOC_CLK_CTRL0` writer"]
pub type W = crate::W<SOC_CLK_CTRL0_SPEC>;
#[doc = "Field `REG_CORE0_CLIC_CLK_EN` reader - Reserved"]
pub type REG_CORE0_CLIC_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CORE0_CLIC_CLK_EN` writer - Reserved"]
pub type REG_CORE0_CLIC_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CORE1_CLIC_CLK_EN` reader - Reserved"]
pub type REG_CORE1_CLIC_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CORE1_CLIC_CLK_EN` writer - Reserved"]
pub type REG_CORE1_CLIC_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_MISC_CPU_CLK_EN` reader - Reserved"]
pub type REG_MISC_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_MISC_CPU_CLK_EN` writer - Reserved"]
pub type REG_MISC_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CORE0_CPU_CLK_EN` reader - Reserved"]
pub type REG_CORE0_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CORE0_CPU_CLK_EN` writer - Reserved"]
pub type REG_CORE0_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CORE1_CPU_CLK_EN` reader - Reserved"]
pub type REG_CORE1_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CORE1_CPU_CLK_EN` writer - Reserved"]
pub type REG_CORE1_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_TCM_CPU_CLK_EN` reader - Reserved"]
pub type REG_TCM_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_TCM_CPU_CLK_EN` writer - Reserved"]
pub type REG_TCM_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_BUSMON_CPU_CLK_EN` reader - Reserved"]
pub type REG_BUSMON_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_BUSMON_CPU_CLK_EN` writer - Reserved"]
pub type REG_BUSMON_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_CPU_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_CPU_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_D_CPU_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_D_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_D_CPU_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_D_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_I0_CPU_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_I0_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_I0_CPU_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_I0_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_I1_CPU_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_I1_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_I1_CPU_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_I1_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_TRACE_CPU_CLK_EN` reader - Reserved"]
pub type REG_TRACE_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_TRACE_CPU_CLK_EN` writer - Reserved"]
pub type REG_TRACE_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_ICM_CPU_CLK_EN` reader - Reserved"]
pub type REG_ICM_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_ICM_CPU_CLK_EN` writer - Reserved"]
pub type REG_ICM_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_GDMA_CPU_CLK_EN` reader - Reserved"]
pub type REG_GDMA_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_GDMA_CPU_CLK_EN` writer - Reserved"]
pub type REG_GDMA_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_VPU_CPU_CLK_EN` reader - Reserved"]
pub type REG_VPU_CPU_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_VPU_CPU_CLK_EN` writer - Reserved"]
pub type REG_VPU_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_MEM_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_MEM_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_D_MEM_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_D_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_D_MEM_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_D_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_I0_MEM_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_I0_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_I0_MEM_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_I0_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L1CACHE_I1_MEM_CLK_EN` reader - Reserved"]
pub type REG_L1CACHE_I1_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L1CACHE_I1_MEM_CLK_EN` writer - Reserved"]
pub type REG_L1CACHE_I1_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2CACHE_MEM_CLK_EN` reader - Reserved"]
pub type REG_L2CACHE_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2CACHE_MEM_CLK_EN` writer - Reserved"]
pub type REG_L2CACHE_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2MEM_MEM_CLK_EN` reader - Reserved"]
pub type REG_L2MEM_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2MEM_MEM_CLK_EN` writer - Reserved"]
pub type REG_L2MEM_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2MEMMON_MEM_CLK_EN` reader - Reserved"]
pub type REG_L2MEMMON_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2MEMMON_MEM_CLK_EN` writer - Reserved"]
pub type REG_L2MEMMON_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_ICM_MEM_CLK_EN` reader - Reserved"]
pub type REG_ICM_MEM_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_ICM_MEM_CLK_EN` writer - Reserved"]
pub type REG_ICM_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_MISC_SYS_CLK_EN` reader - Reserved"]
pub type REG_MISC_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_MISC_SYS_CLK_EN` writer - Reserved"]
pub type REG_MISC_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_TRACE_SYS_CLK_EN` reader - Reserved"]
pub type REG_TRACE_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_TRACE_SYS_CLK_EN` writer - Reserved"]
pub type REG_TRACE_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2CACHE_SYS_CLK_EN` reader - Reserved"]
pub type REG_L2CACHE_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2CACHE_SYS_CLK_EN` writer - Reserved"]
pub type REG_L2CACHE_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2MEM_SYS_CLK_EN` reader - Reserved"]
pub type REG_L2MEM_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2MEM_SYS_CLK_EN` writer - Reserved"]
pub type REG_L2MEM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_L2MEMMON_SYS_CLK_EN` reader - Reserved"]
pub type REG_L2MEMMON_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_L2MEMMON_SYS_CLK_EN` writer - Reserved"]
pub type REG_L2MEMMON_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_TCMMON_SYS_CLK_EN` reader - Reserved"]
pub type REG_TCMMON_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_TCMMON_SYS_CLK_EN` writer - Reserved"]
pub type REG_TCMMON_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_ICM_SYS_CLK_EN` reader - Reserved"]
pub type REG_ICM_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_ICM_SYS_CLK_EN` writer - Reserved"]
pub type REG_ICM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_FLASH_SYS_CLK_EN` reader - Reserved"]
pub type REG_FLASH_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_FLASH_SYS_CLK_EN` writer - Reserved"]
pub type REG_FLASH_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_PSRAM_SYS_CLK_EN` reader - Reserved"]
pub type REG_PSRAM_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_PSRAM_SYS_CLK_EN` writer - Reserved"]
pub type REG_PSRAM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    pub fn reg_core0_clic_clk_en(&self) -> REG_CORE0_CLIC_CLK_EN_R {
        REG_CORE0_CLIC_CLK_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    pub fn reg_core1_clic_clk_en(&self) -> REG_CORE1_CLIC_CLK_EN_R {
        REG_CORE1_CLIC_CLK_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    pub fn reg_misc_cpu_clk_en(&self) -> REG_MISC_CPU_CLK_EN_R {
        REG_MISC_CPU_CLK_EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    pub fn reg_core0_cpu_clk_en(&self) -> REG_CORE0_CPU_CLK_EN_R {
        REG_CORE0_CPU_CLK_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    pub fn reg_core1_cpu_clk_en(&self) -> REG_CORE1_CPU_CLK_EN_R {
        REG_CORE1_CPU_CLK_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    pub fn reg_tcm_cpu_clk_en(&self) -> REG_TCM_CPU_CLK_EN_R {
        REG_TCM_CPU_CLK_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    pub fn reg_busmon_cpu_clk_en(&self) -> REG_BUSMON_CPU_CLK_EN_R {
        REG_BUSMON_CPU_CLK_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_cpu_clk_en(&self) -> REG_L1CACHE_CPU_CLK_EN_R {
        REG_L1CACHE_CPU_CLK_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_d_cpu_clk_en(&self) -> REG_L1CACHE_D_CPU_CLK_EN_R {
        REG_L1CACHE_D_CPU_CLK_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_i0_cpu_clk_en(&self) -> REG_L1CACHE_I0_CPU_CLK_EN_R {
        REG_L1CACHE_I0_CPU_CLK_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_i1_cpu_clk_en(&self) -> REG_L1CACHE_I1_CPU_CLK_EN_R {
        REG_L1CACHE_I1_CPU_CLK_EN_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    pub fn reg_trace_cpu_clk_en(&self) -> REG_TRACE_CPU_CLK_EN_R {
        REG_TRACE_CPU_CLK_EN_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    pub fn reg_icm_cpu_clk_en(&self) -> REG_ICM_CPU_CLK_EN_R {
        REG_ICM_CPU_CLK_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    pub fn reg_gdma_cpu_clk_en(&self) -> REG_GDMA_CPU_CLK_EN_R {
        REG_GDMA_CPU_CLK_EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    pub fn reg_vpu_cpu_clk_en(&self) -> REG_VPU_CPU_CLK_EN_R {
        REG_VPU_CPU_CLK_EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_mem_clk_en(&self) -> REG_L1CACHE_MEM_CLK_EN_R {
        REG_L1CACHE_MEM_CLK_EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_d_mem_clk_en(&self) -> REG_L1CACHE_D_MEM_CLK_EN_R {
        REG_L1CACHE_D_MEM_CLK_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_i0_mem_clk_en(&self) -> REG_L1CACHE_I0_MEM_CLK_EN_R {
        REG_L1CACHE_I0_MEM_CLK_EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    pub fn reg_l1cache_i1_mem_clk_en(&self) -> REG_L1CACHE_I1_MEM_CLK_EN_R {
        REG_L1CACHE_I1_MEM_CLK_EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    pub fn reg_l2cache_mem_clk_en(&self) -> REG_L2CACHE_MEM_CLK_EN_R {
        REG_L2CACHE_MEM_CLK_EN_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    pub fn reg_l2mem_mem_clk_en(&self) -> REG_L2MEM_MEM_CLK_EN_R {
        REG_L2MEM_MEM_CLK_EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    pub fn reg_l2memmon_mem_clk_en(&self) -> REG_L2MEMMON_MEM_CLK_EN_R {
        REG_L2MEMMON_MEM_CLK_EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    pub fn reg_icm_mem_clk_en(&self) -> REG_ICM_MEM_CLK_EN_R {
        REG_ICM_MEM_CLK_EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    pub fn reg_misc_sys_clk_en(&self) -> REG_MISC_SYS_CLK_EN_R {
        REG_MISC_SYS_CLK_EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    pub fn reg_trace_sys_clk_en(&self) -> REG_TRACE_SYS_CLK_EN_R {
        REG_TRACE_SYS_CLK_EN_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    pub fn reg_l2cache_sys_clk_en(&self) -> REG_L2CACHE_SYS_CLK_EN_R {
        REG_L2CACHE_SYS_CLK_EN_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    pub fn reg_l2mem_sys_clk_en(&self) -> REG_L2MEM_SYS_CLK_EN_R {
        REG_L2MEM_SYS_CLK_EN_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    pub fn reg_l2memmon_sys_clk_en(&self) -> REG_L2MEMMON_SYS_CLK_EN_R {
        REG_L2MEMMON_SYS_CLK_EN_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    pub fn reg_tcmmon_sys_clk_en(&self) -> REG_TCMMON_SYS_CLK_EN_R {
        REG_TCMMON_SYS_CLK_EN_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    pub fn reg_icm_sys_clk_en(&self) -> REG_ICM_SYS_CLK_EN_R {
        REG_ICM_SYS_CLK_EN_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    pub fn reg_flash_sys_clk_en(&self) -> REG_FLASH_SYS_CLK_EN_R {
        REG_FLASH_SYS_CLK_EN_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    pub fn reg_psram_sys_clk_en(&self) -> REG_PSRAM_SYS_CLK_EN_R {
        REG_PSRAM_SYS_CLK_EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SOC_CLK_CTRL0")
            .field(
                "reg_core0_clic_clk_en",
                &format_args!("{}", self.reg_core0_clic_clk_en().bit()),
            )
            .field(
                "reg_core1_clic_clk_en",
                &format_args!("{}", self.reg_core1_clic_clk_en().bit()),
            )
            .field(
                "reg_misc_cpu_clk_en",
                &format_args!("{}", self.reg_misc_cpu_clk_en().bit()),
            )
            .field(
                "reg_core0_cpu_clk_en",
                &format_args!("{}", self.reg_core0_cpu_clk_en().bit()),
            )
            .field(
                "reg_core1_cpu_clk_en",
                &format_args!("{}", self.reg_core1_cpu_clk_en().bit()),
            )
            .field(
                "reg_tcm_cpu_clk_en",
                &format_args!("{}", self.reg_tcm_cpu_clk_en().bit()),
            )
            .field(
                "reg_busmon_cpu_clk_en",
                &format_args!("{}", self.reg_busmon_cpu_clk_en().bit()),
            )
            .field(
                "reg_l1cache_cpu_clk_en",
                &format_args!("{}", self.reg_l1cache_cpu_clk_en().bit()),
            )
            .field(
                "reg_l1cache_d_cpu_clk_en",
                &format_args!("{}", self.reg_l1cache_d_cpu_clk_en().bit()),
            )
            .field(
                "reg_l1cache_i0_cpu_clk_en",
                &format_args!("{}", self.reg_l1cache_i0_cpu_clk_en().bit()),
            )
            .field(
                "reg_l1cache_i1_cpu_clk_en",
                &format_args!("{}", self.reg_l1cache_i1_cpu_clk_en().bit()),
            )
            .field(
                "reg_trace_cpu_clk_en",
                &format_args!("{}", self.reg_trace_cpu_clk_en().bit()),
            )
            .field(
                "reg_icm_cpu_clk_en",
                &format_args!("{}", self.reg_icm_cpu_clk_en().bit()),
            )
            .field(
                "reg_gdma_cpu_clk_en",
                &format_args!("{}", self.reg_gdma_cpu_clk_en().bit()),
            )
            .field(
                "reg_vpu_cpu_clk_en",
                &format_args!("{}", self.reg_vpu_cpu_clk_en().bit()),
            )
            .field(
                "reg_l1cache_mem_clk_en",
                &format_args!("{}", self.reg_l1cache_mem_clk_en().bit()),
            )
            .field(
                "reg_l1cache_d_mem_clk_en",
                &format_args!("{}", self.reg_l1cache_d_mem_clk_en().bit()),
            )
            .field(
                "reg_l1cache_i0_mem_clk_en",
                &format_args!("{}", self.reg_l1cache_i0_mem_clk_en().bit()),
            )
            .field(
                "reg_l1cache_i1_mem_clk_en",
                &format_args!("{}", self.reg_l1cache_i1_mem_clk_en().bit()),
            )
            .field(
                "reg_l2cache_mem_clk_en",
                &format_args!("{}", self.reg_l2cache_mem_clk_en().bit()),
            )
            .field(
                "reg_l2mem_mem_clk_en",
                &format_args!("{}", self.reg_l2mem_mem_clk_en().bit()),
            )
            .field(
                "reg_l2memmon_mem_clk_en",
                &format_args!("{}", self.reg_l2memmon_mem_clk_en().bit()),
            )
            .field(
                "reg_icm_mem_clk_en",
                &format_args!("{}", self.reg_icm_mem_clk_en().bit()),
            )
            .field(
                "reg_misc_sys_clk_en",
                &format_args!("{}", self.reg_misc_sys_clk_en().bit()),
            )
            .field(
                "reg_trace_sys_clk_en",
                &format_args!("{}", self.reg_trace_sys_clk_en().bit()),
            )
            .field(
                "reg_l2cache_sys_clk_en",
                &format_args!("{}", self.reg_l2cache_sys_clk_en().bit()),
            )
            .field(
                "reg_l2mem_sys_clk_en",
                &format_args!("{}", self.reg_l2mem_sys_clk_en().bit()),
            )
            .field(
                "reg_l2memmon_sys_clk_en",
                &format_args!("{}", self.reg_l2memmon_sys_clk_en().bit()),
            )
            .field(
                "reg_tcmmon_sys_clk_en",
                &format_args!("{}", self.reg_tcmmon_sys_clk_en().bit()),
            )
            .field(
                "reg_icm_sys_clk_en",
                &format_args!("{}", self.reg_icm_sys_clk_en().bit()),
            )
            .field(
                "reg_flash_sys_clk_en",
                &format_args!("{}", self.reg_flash_sys_clk_en().bit()),
            )
            .field(
                "reg_psram_sys_clk_en",
                &format_args!("{}", self.reg_psram_sys_clk_en().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<SOC_CLK_CTRL0_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_core0_clic_clk_en(&mut self) -> REG_CORE0_CLIC_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_CORE0_CLIC_CLK_EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_core1_clic_clk_en(&mut self) -> REG_CORE1_CLIC_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_CORE1_CLIC_CLK_EN_W::new(self, 1)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_misc_cpu_clk_en(&mut self) -> REG_MISC_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_MISC_CPU_CLK_EN_W::new(self, 2)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_core0_cpu_clk_en(&mut self) -> REG_CORE0_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_CORE0_CPU_CLK_EN_W::new(self, 3)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_core1_cpu_clk_en(&mut self) -> REG_CORE1_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_CORE1_CPU_CLK_EN_W::new(self, 4)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_tcm_cpu_clk_en(&mut self) -> REG_TCM_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_TCM_CPU_CLK_EN_W::new(self, 5)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_busmon_cpu_clk_en(&mut self) -> REG_BUSMON_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_BUSMON_CPU_CLK_EN_W::new(self, 6)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_cpu_clk_en(&mut self) -> REG_L1CACHE_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_CPU_CLK_EN_W::new(self, 7)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_d_cpu_clk_en(&mut self) -> REG_L1CACHE_D_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_D_CPU_CLK_EN_W::new(self, 8)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_i0_cpu_clk_en(&mut self) -> REG_L1CACHE_I0_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_I0_CPU_CLK_EN_W::new(self, 9)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_i1_cpu_clk_en(&mut self) -> REG_L1CACHE_I1_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_I1_CPU_CLK_EN_W::new(self, 10)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_trace_cpu_clk_en(&mut self) -> REG_TRACE_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_TRACE_CPU_CLK_EN_W::new(self, 11)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_icm_cpu_clk_en(&mut self) -> REG_ICM_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_ICM_CPU_CLK_EN_W::new(self, 12)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gdma_cpu_clk_en(&mut self) -> REG_GDMA_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_GDMA_CPU_CLK_EN_W::new(self, 13)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_vpu_cpu_clk_en(&mut self) -> REG_VPU_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_VPU_CPU_CLK_EN_W::new(self, 14)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_mem_clk_en(&mut self) -> REG_L1CACHE_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_MEM_CLK_EN_W::new(self, 15)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_d_mem_clk_en(&mut self) -> REG_L1CACHE_D_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_D_MEM_CLK_EN_W::new(self, 16)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_i0_mem_clk_en(&mut self) -> REG_L1CACHE_I0_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_I0_MEM_CLK_EN_W::new(self, 17)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l1cache_i1_mem_clk_en(&mut self) -> REG_L1CACHE_I1_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L1CACHE_I1_MEM_CLK_EN_W::new(self, 18)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2cache_mem_clk_en(&mut self) -> REG_L2CACHE_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2CACHE_MEM_CLK_EN_W::new(self, 19)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2mem_mem_clk_en(&mut self) -> REG_L2MEM_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2MEM_MEM_CLK_EN_W::new(self, 20)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2memmon_mem_clk_en(&mut self) -> REG_L2MEMMON_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2MEMMON_MEM_CLK_EN_W::new(self, 21)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_icm_mem_clk_en(&mut self) -> REG_ICM_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_ICM_MEM_CLK_EN_W::new(self, 22)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_misc_sys_clk_en(&mut self) -> REG_MISC_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_MISC_SYS_CLK_EN_W::new(self, 23)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_trace_sys_clk_en(&mut self) -> REG_TRACE_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_TRACE_SYS_CLK_EN_W::new(self, 24)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2cache_sys_clk_en(&mut self) -> REG_L2CACHE_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2CACHE_SYS_CLK_EN_W::new(self, 25)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2mem_sys_clk_en(&mut self) -> REG_L2MEM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2MEM_SYS_CLK_EN_W::new(self, 26)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_l2memmon_sys_clk_en(&mut self) -> REG_L2MEMMON_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_L2MEMMON_SYS_CLK_EN_W::new(self, 27)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_tcmmon_sys_clk_en(&mut self) -> REG_TCMMON_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_TCMMON_SYS_CLK_EN_W::new(self, 28)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_icm_sys_clk_en(&mut self) -> REG_ICM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_ICM_SYS_CLK_EN_W::new(self, 29)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_flash_sys_clk_en(&mut self) -> REG_FLASH_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_FLASH_SYS_CLK_EN_W::new(self, 30)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_psram_sys_clk_en(&mut self) -> REG_PSRAM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        REG_PSRAM_SYS_CLK_EN_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Reserved\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`soc_clk_ctrl0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`soc_clk_ctrl0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SOC_CLK_CTRL0_SPEC;
impl crate::RegisterSpec for SOC_CLK_CTRL0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`soc_clk_ctrl0::R`](R) reader structure"]
impl crate::Readable for SOC_CLK_CTRL0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`soc_clk_ctrl0::W`](W) writer structure"]
impl crate::Writable for SOC_CLK_CTRL0_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SOC_CLK_CTRL0 to value 0xe6df_97af"]
impl crate::Resettable for SOC_CLK_CTRL0_SPEC {
    const RESET_VALUE: u32 = 0xe6df_97af;
}
