{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675129821855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675129821856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 22:20:21 2023 " "Processing started: Mon Jan 30 22:20:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675129821856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675129821856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Structural -c Structural " "Command: quartus_map --read_settings_files=on --write_settings_files=off Structural -c Structural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675129821856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675129822281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675129822281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structural.vhd 6 3 " "Found 6 design units, including 3 entities, in source file structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Equations " "Found design unit 1: AndGate-Equations" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OrGate-Equations " "Found design unit 2: OrGate-Equations" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Structural-Structure " "Found design unit 3: Structural-Structure" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural " "Found entity 1: Structural" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""} { "Info" "ISGN_ENTITY_NAME" "2 AndGate " "Found entity 2: AndGate" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""} { "Info" "ISGN_ENTITY_NAME" "3 OrGate " "Found entity 3: OrGate" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675129833915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675129833915 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s Structural.vhd(5) " "VHDL error at Structural.vhd(5): object \"s\" is used but not declared" {  } { { "Structural.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/1_/src/Structural/Structural.vhd" 5 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1675129833916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675129834052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 30 22:20:34 2023 " "Processing ended: Mon Jan 30 22:20:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675129834052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675129834052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675129834052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675129834052 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675129834665 ""}
