#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000145a75acdc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000145a7726bc0 .scope module, "ethernet_mac_tb" "ethernet_mac_tb" 3 3;
 .timescale -9 -12;
P_00000145a77c9f40 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001000>;
P_00000145a77c9f78 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v00000145a789e3c0_0 .var "clk", 0 0;
v00000145a789d740_0 .var "gmii_rx_d", 7 0;
v00000145a789e500_0 .var "gmii_rx_dv", 0 0;
v00000145a789dd80_0 .var "gmii_rx_er", 0 0;
v00000145a789d380_0 .net "gmii_tx_d", 7 0, L_00000145a78587c0;  1 drivers
v00000145a789d880_0 .net "gmii_tx_en", 0 0, L_00000145a78580c0;  1 drivers
v00000145a789d4c0_0 .net "gmii_tx_er", 0 0, L_00000145a7857100;  1 drivers
v00000145a789d9c0_0 .net "link_status", 0 0, L_00000145a7858440;  1 drivers
v00000145a789da60_0 .net "packet_ack", 0 0, L_00000145a789f570;  1 drivers
v00000145a789dc40_0 .net "packet_counter", 31 0, L_00000145a7858830;  1 drivers
v00000145a75ec9c0_0 .var "packet_data", 31 0;
v00000145a789f4d0_0 .var "packet_len", 15 0;
v00000145a78a0c90_0 .var "packet_valid", 0 0;
v00000145a789fc50_0 .var "rst_n", 0 0;
E_00000145a7834eb0 .event anyedge, v00000145a789dec0_0;
S_00000145a7726d50 .scope module, "dut" "ethernet_mac" 3 32, 4 9 0, S_00000145a7726bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "gmii_tx_d";
    .port_info 3 /OUTPUT 1 "gmii_tx_en";
    .port_info 4 /OUTPUT 1 "gmii_tx_er";
    .port_info 5 /INPUT 8 "gmii_rx_d";
    .port_info 6 /INPUT 1 "gmii_rx_dv";
    .port_info 7 /INPUT 1 "gmii_rx_er";
    .port_info 8 /INPUT 32 "packet_data";
    .port_info 9 /INPUT 16 "packet_len";
    .port_info 10 /INPUT 1 "packet_valid";
    .port_info 11 /OUTPUT 1 "packet_ack";
    .port_info 12 /OUTPUT 32 "rx_packet_data";
    .port_info 13 /OUTPUT 16 "rx_packet_len";
    .port_info 14 /OUTPUT 1 "rx_packet_valid";
    .port_info 15 /INPUT 1 "rx_packet_ack";
    .port_info 16 /OUTPUT 1 "link_status";
    .port_info 17 /OUTPUT 32 "packet_counter";
P_00000145a76db970 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
P_00000145a76db9a8 .param/l "LOCAL_MAC" 1 4 46, C4<000000100000000000000000000000000000000000000001>;
P_00000145a76db9e0 .param/l "RX_CRC" 1 4 243, C4<0101>;
P_00000145a76dba18 .param/l "RX_DATA" 1 4 242, C4<0100>;
P_00000145a76dba50 .param/l "RX_DONE" 1 4 244, C4<0110>;
P_00000145a76dba88 .param/l "RX_ERROR" 1 4 245, C4<0111>;
P_00000145a76dbac0 .param/l "RX_IDLE" 1 4 238, C4<0000>;
P_00000145a76dbaf8 .param/l "RX_MAC_HDR" 1 4 241, C4<0011>;
P_00000145a76dbb30 .param/l "RX_PREAMBLE" 1 4 239, C4<0001>;
P_00000145a76dbb68 .param/l "RX_SFD" 1 4 240, C4<0010>;
P_00000145a76dbba0 .param/l "TX_CRC" 1 4 57, C4<0101>;
P_00000145a76dbbd8 .param/l "TX_DATA" 1 4 56, C4<0100>;
P_00000145a76dbc10 .param/l "TX_GAP" 1 4 58, C4<0110>;
P_00000145a76dbc48 .param/l "TX_IDLE" 1 4 52, C4<0000>;
P_00000145a76dbc80 .param/l "TX_MAC_HDR" 1 4 55, C4<0011>;
P_00000145a76dbcb8 .param/l "TX_PREAMBLE" 1 4 53, C4<0001>;
P_00000145a76dbcf0 .param/l "TX_SFD" 1 4 54, C4<0010>;
L_00000145a78587c0 .functor BUFZ 8, v00000145a789d920_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000145a78580c0 .functor BUFZ 1, v00000145a789dba0_0, C4<0>, C4<0>, C4<0>;
L_00000145a7857100 .functor BUFZ 1, v00000145a789d1a0_0, C4<0>, C4<0>, C4<0>;
L_00000145a7858440 .functor BUFZ 1, v00000145a789e960_0, C4<0>, C4<0>, C4<0>;
L_00000145a7858830 .functor BUFZ 32, v00000145a789de20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000145a78581a0 .functor BUFZ 16, v00000145a789d600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000145a75ec7e0_0 .net *"_ivl_1", 1 0, L_00000145a78a0290;  1 drivers
L_00000145a78e0128 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000145a75ecec0_0 .net/2u *"_ivl_18", 3 0, L_00000145a78e0128;  1 drivers
v00000145a75ed500_0 .net *"_ivl_2", 31 0, L_00000145a78a0470;  1 drivers
v00000145a75ecba0_0 .net *"_ivl_26", 31 0, L_00000145a78a0150;  1 drivers
L_00000145a78e0170 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145a75ec880_0 .net *"_ivl_29", 22 0, L_00000145a78e0170;  1 drivers
L_00000145a78e01b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145a75ecc40_0 .net/2u *"_ivl_30", 31 0, L_00000145a78e01b8;  1 drivers
v00000145a75ed0a0_0 .net *"_ivl_32", 0 0, L_00000145a789f610;  1 drivers
v00000145a75ecb00_0 .net *"_ivl_34", 31 0, L_00000145a789fb10;  1 drivers
v00000145a75ed460_0 .net *"_ivl_36", 10 0, L_00000145a78a0970;  1 drivers
L_00000145a78e0200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000145a75ed000_0 .net *"_ivl_39", 1 0, L_00000145a78e0200;  1 drivers
L_00000145a78e0248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145a75ecce0_0 .net/2u *"_ivl_40", 31 0, L_00000145a78e0248;  1 drivers
L_00000145a78e0098 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145a75ec600_0 .net *"_ivl_5", 29 0, L_00000145a78e0098;  1 drivers
L_00000145a78e00e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000145a75ecd80_0 .net/2u *"_ivl_6", 31 0, L_00000145a78e00e0;  1 drivers
v00000145a75ec6a0_0 .net *"_ivl_9", 31 0, L_00000145a78a0d30;  1 drivers
v00000145a75ecf60_0 .net "clk", 0 0, v00000145a789e3c0_0;  1 drivers
v00000145a789dce0_0 .var "crc32_reg", 31 0;
v00000145a789ed20_0 .net "gmii_rx_d", 7 0, v00000145a789d740_0;  1 drivers
v00000145a789df60 .array "gmii_rx_d_prev", 2 0, 7 0;
v00000145a789e140_0 .net "gmii_rx_dv", 0 0, v00000145a789e500_0;  1 drivers
v00000145a789e640_0 .net "gmii_rx_er", 0 0, v00000145a789dd80_0;  1 drivers
v00000145a789ee60_0 .net "gmii_tx_d", 7 0, L_00000145a78587c0;  alias, 1 drivers
v00000145a789e820_0 .net "gmii_tx_en", 0 0, L_00000145a78580c0;  alias, 1 drivers
v00000145a789e8c0_0 .net "gmii_tx_er", 0 0, L_00000145a7857100;  alias, 1 drivers
v00000145a789e460_0 .net "link_status", 0 0, L_00000145a7858440;  alias, 1 drivers
v00000145a789e960_0 .var "link_status_reg", 0 0;
v00000145a789dec0_0 .net "packet_ack", 0 0, L_00000145a789f570;  alias, 1 drivers
v00000145a789ebe0_0 .net "packet_counter", 31 0, L_00000145a7858830;  alias, 1 drivers
v00000145a789de20_0 .var "packet_counter_reg", 31 0;
v00000145a789e5a0_0 .net "packet_data", 31 0, v00000145a75ec9c0_0;  1 drivers
v00000145a789d420_0 .net "packet_len", 15 0, v00000145a789f4d0_0;  1 drivers
v00000145a789e1e0_0 .var "packet_len_reg", 15 0;
v00000145a789e6e0_0 .net "packet_valid", 0 0, v00000145a78a0c90_0;  1 drivers
v00000145a789e780_0 .net "rst_n", 0 0, v00000145a789fc50_0;  1 drivers
v00000145a789ea00_0 .var "rx_buffer_write_ptr", 8 0;
v00000145a789ec80_0 .var "rx_byte_counter", 7 0;
v00000145a789e000_0 .var "rx_calculated_crc", 31 0;
v00000145a789eaa0_0 .var "rx_crc_reg", 31 0;
v00000145a789eb40 .array "rx_data_buffer", 511 0, 31 0;
v00000145a789edc0_0 .var "rx_dest_mac", 47 0;
v00000145a789d600_0 .var "rx_frame_length", 15 0;
o00000145a78b0868 .functor BUFZ 1, C4<z>; HiZ drive
v00000145a789d060_0 .net "rx_packet_ack", 0 0, o00000145a78b0868;  0 drivers
v00000145a789ef00_0 .net "rx_packet_data", 31 0, L_00000145a789ff70;  1 drivers
v00000145a789db00_0 .net "rx_packet_len", 15 0, L_00000145a78581a0;  1 drivers
v00000145a789d100_0 .var "rx_packet_valid", 0 0;
v00000145a789e0a0_0 .var "rx_read_ptr", 8 0;
v00000145a789d7e0_0 .var "rx_src_mac", 47 0;
v00000145a789e280_0 .var "rx_state", 3 0;
v00000145a789e320_0 .var "rx_words_available", 8 0;
v00000145a789d560_0 .var "tx_byte_counter", 7 0;
v00000145a789d6a0_0 .net "tx_data_byte", 7 0, L_00000145a789f6b0;  1 drivers
v00000145a789d920_0 .var "tx_data_reg", 7 0;
v00000145a789dba0_0 .var "tx_en_reg", 0 0;
v00000145a789d1a0_0 .var "tx_er_reg", 0 0;
v00000145a789d240_0 .var "tx_state", 3 0;
E_00000145a7835430/0 .event negedge, v00000145a789e780_0;
E_00000145a7835430/1 .event posedge, v00000145a75ecf60_0;
E_00000145a7835430 .event/or E_00000145a7835430/0, E_00000145a7835430/1;
E_00000145a7835870 .event posedge, v00000145a75ecf60_0;
L_00000145a78a0290 .part v00000145a789d560_0, 0, 2;
L_00000145a78a0470 .concat [ 2 30 0 0], L_00000145a78a0290, L_00000145a78e0098;
L_00000145a78a0d30 .arith/mult 32, L_00000145a78a0470, L_00000145a78e00e0;
L_00000145a789f6b0 .part/v v00000145a75ec9c0_0, L_00000145a78a0d30, 8;
L_00000145a789f570 .cmp/eq 4, v00000145a789d240_0, L_00000145a78e0128;
L_00000145a78a0150 .concat [ 9 23 0 0], v00000145a789e320_0, L_00000145a78e0170;
L_00000145a789f610 .cmp/gt 32, L_00000145a78a0150, L_00000145a78e01b8;
L_00000145a789fb10 .array/port v00000145a789eb40, L_00000145a78a0970;
L_00000145a78a0970 .concat [ 9 2 0 0], v00000145a789e0a0_0, L_00000145a78e0200;
L_00000145a789ff70 .functor MUXZ 32, L_00000145a78e0248, L_00000145a789fb10, L_00000145a789f610, C4<>;
S_00000145a76ae3d0 .scope function.vec4.s32, "crc32_byte" "crc32_byte" 4 73, 4 73 0, S_00000145a7726d50;
 .timescale -9 -12;
v00000145a75ec740_0 .var "crc", 31 0;
; Variable crc32_byte is vec4 return value of scope S_00000145a76ae3d0
v00000145a75eca60_0 .var "crc_next", 31 0;
v00000145a75ed3c0_0 .var "data", 7 0;
TD_ethernet_mac_tb.dut.crc32_byte ;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 24, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 25, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 24, 6;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 26, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 25, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 24, 6;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 27, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 26, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 25, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 24, 6;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 28, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 27, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 26, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 25, 6;
    %xor;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 29, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 27, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 26, 6;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 30, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 27, 6;
    %xor;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000145a75ed3c0_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 1, 28, 6;
    %xor;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000145a75eca60_0, 4, 1;
    %load/vec4 v00000145a75eca60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000145a75ec740_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to crc32_byte (store_vec4_to_lval)
    %end;
    .scope S_00000145a7726d50;
T_1 ;
    %wait E_00000145a7835430;
    %load/vec4 v00000145a789e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000145a789dce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000145a789e1e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000145a789d240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v00000145a789e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v00000145a789d420_0;
    %assign/vec4 v00000145a789e1e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000145a789dce0_0, 0;
    %load/vec4 v00000145a789de20_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000145a789de20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d1a0_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145a789dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d1a0_0, 0;
    %load/vec4 v00000145a789d560_0;
    %cmpi/u 6, 0, 8;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %load/vec4 v00000145a789dce0_0;
    %load/vec4 v00000145a789d920_0;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789dce0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.14 ;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %load/vec4 v00000145a789d560_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.15, 4;
    %load/vec4 v00000145a789dce0_0;
    %load/vec4 v00000145a789d920_0;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789dce0_0, 0;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.16 ;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v00000145a789d560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.17 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.18 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.19 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.20 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.21 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.22 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.23 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.25 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.26 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.27 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.28 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.29 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.30 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %load/vec4 v00000145a789d560_0;
    %cmpi/u 14, 0, 8;
    %jmp/0xz  T_1.33, 5;
    %load/vec4 v00000145a789dce0_0;
    %load/vec4 v00000145a789d920_0;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789dce0_0, 0;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.34 ;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v00000145a789d560_0;
    %pad/u 16;
    %load/vec4 v00000145a789e1e0_0;
    %cmp/u;
    %jmp/0xz  T_1.35, 5;
    %load/vec4 v00000145a789d560_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %jmp T_1.41;
T_1.37 ;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.41;
T_1.38 ;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.41;
T_1.39 ;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.41;
T_1.41 ;
    %pop/vec4 1;
    %load/vec4 v00000145a789d560_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.42, 4;
    %load/vec4 v00000145a789dce0_0;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %load/vec4 v00000145a789e5a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789dce0_0, 0;
T_1.42 ;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %jmp T_1.36;
T_1.35 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.36 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v00000145a789d560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.49;
T_1.44 ;
    %load/vec4 v00000145a789dce0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.49;
T_1.45 ;
    %load/vec4 v00000145a789dce0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.49;
T_1.46 ;
    %load/vec4 v00000145a789dce0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.49;
T_1.47 ;
    %load/vec4 v00000145a789dce0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v00000145a789d920_0, 0;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %load/vec4 v00000145a789d560_0;
    %cmpi/u 4, 0, 8;
    %jmp/0xz  T_1.50, 5;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %jmp T_1.51;
T_1.50 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.51 ;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789dba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d1a0_0, 0;
    %load/vec4 v00000145a789d560_0;
    %cmpi/u 11, 0, 8;
    %jmp/0xz  T_1.52, 5;
    %load/vec4 v00000145a789d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
    %jmp T_1.53;
T_1.52 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789d240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789d560_0, 0;
T_1.53 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000145a7726d50;
T_2 ;
    %wait E_00000145a7835430;
    %load/vec4 v00000145a789e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000145a789eaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000145a789e000_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000145a789edc0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000145a789d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789e960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789ea00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000145a789d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000145a789e140_0;
    %load/vec4 v00000145a789e960_0;
    %or;
    %assign/vec4 v00000145a789e960_0, 0;
    %load/vec4 v00000145a789e280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789ea00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000145a789d600_0, 0;
    %load/vec4 v00000145a789e140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v00000145a789ed20_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000145a789eaa0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000145a789e140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789e960_0, 0;
T_2.15 ;
T_2.13 ;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v00000145a789e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v00000145a789ed20_0;
    %cmpi/e 85, 0, 8;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v00000145a789ec80_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %load/vec4 v00000145a789ec80_0;
    %cmpi/u 6, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.21, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
T_2.21 ;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
T_2.20 ;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v00000145a789e140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.25, 9;
    %load/vec4 v00000145a789ed20_0;
    %pushi/vec4 213, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v00000145a789e140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
T_2.27 ;
T_2.24 ;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v00000145a789e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v00000145a789ec80_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %load/vec4 v00000145a789ec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %jmp T_2.42;
T_2.30 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.31 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.32 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.33 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.34 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.35 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789edc0_0, 4, 5;
    %jmp T_2.42;
T_2.36 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.37 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.38 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.39 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.40 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.41 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789d7e0_0, 4, 5;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %load/vec4 v00000145a789eaa0_0;
    %load/vec4 v00000145a789ed20_0;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789eaa0_0, 0;
    %load/vec4 v00000145a789ec80_0;
    %cmpi/u 13, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.43, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
T_2.43 ;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
T_2.29 ;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v00000145a789e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %load/vec4 v00000145a789ec80_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.47, 4;
    %load/vec4 v00000145a789ed20_0;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 7, 2, 3;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789eb40, 0, 4;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.49, 4;
    %load/vec4 v00000145a789ed20_0;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 7, 2, 3;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789eb40, 4, 5;
    %jmp T_2.50;
T_2.49 ;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.51, 4;
    %load/vec4 v00000145a789ed20_0;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 7, 2, 3;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789eb40, 4, 5;
    %jmp T_2.52;
T_2.51 ;
    %load/vec4 v00000145a789ed20_0;
    %load/vec4 v00000145a789ea00_0;
    %parti/s 7, 2, 3;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789eb40, 4, 5;
T_2.52 ;
T_2.50 ;
T_2.48 ;
    %load/vec4 v00000145a789ea00_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000145a789ea00_0, 0;
    %load/vec4 v00000145a789eaa0_0;
    %load/vec4 v00000145a789ed20_0;
    %store/vec4 v00000145a75ed3c0_0, 0, 8;
    %store/vec4 v00000145a75ec740_0, 0, 32;
    %callf/vec4 TD_ethernet_mac_tb.dut.crc32_byte, S_00000145a76ae3d0;
    %assign/vec4 v00000145a789eaa0_0, 0;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v00000145a789ea00_0;
    %concati/vec4 0, 0, 2;
    %pad/u 16;
    %assign/vec4 v00000145a789d600_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %load/vec4 v00000145a789eaa0_0;
    %inv;
    %assign/vec4 v00000145a789e000_0, 0;
T_2.46 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v00000145a789e140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %load/vec4 v00000145a789ec80_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000145a789ec80_0, 0;
    %load/vec4 v00000145a789ec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.58, 6;
    %jmp T_2.59;
T_2.55 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789e000_0, 4, 5;
    %jmp T_2.59;
T_2.56 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789e000_0, 4, 5;
    %jmp T_2.59;
T_2.57 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789e000_0, 4, 5;
    %jmp T_2.59;
T_2.58 ;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000145a789e000_0, 4, 5;
    %jmp T_2.59;
T_2.59 ;
    %pop/vec4 1;
    %load/vec4 v00000145a789ec80_0;
    %cmpi/u 3, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.60, 5;
    %load/vec4 v00000145a789ed20_0;
    %load/vec4 v00000145a789e000_0;
    %parti/s 8, 24, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.66, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000145a789df60, 4;
    %load/vec4 v00000145a789e000_0;
    %parti/s 8, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.66;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.65, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000145a789df60, 4;
    %load/vec4 v00000145a789e000_0;
    %parti/s 8, 8, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.65;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.64, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000145a789df60, 4;
    %load/vec4 v00000145a789e000_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.64;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
T_2.63 ;
T_2.60 ;
T_2.53 ;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145a789e280_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000145a7726d50;
T_3 ;
    %wait E_00000145a7835870;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000145a789df60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789df60, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000145a789df60, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789df60, 0, 4;
    %load/vec4 v00000145a789ed20_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145a789df60, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_00000145a7726d50;
T_4 ;
    %wait E_00000145a7835430;
    %load/vec4 v00000145a789e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000145a789de20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000145a789d240_0;
    %cmpi/e 6, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v00000145a789d560_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000145a789de20_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000145a789de20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000145a7726d50;
T_5 ;
    %wait E_00000145a7835430;
    %load/vec4 v00000145a789e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789e0a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789e320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000145a789d100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000145a789d060_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000145a789d600_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 9;
    %assign/vec4 v00000145a789e320_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145a789d100_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000145a789e320_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.5, 5;
    %load/vec4 v00000145a789e0a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000145a789e0a0_0, 0;
    %load/vec4 v00000145a789e320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v00000145a789e0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.7, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000145a789e320_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000145a7726bc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a789e3c0_0, 0, 1;
T_6.0 ;
    %delay 4000, 0;
    %load/vec4 v00000145a789e3c0_0;
    %inv;
    %store/vec4 v00000145a789e3c0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000145a7726bc0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a789fc50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000145a75ec9c0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000145a789f4d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a78a0c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000145a789d740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a789e500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a789dd80_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145a789fc50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 73 "$display", "Testing Ethernet MAC..." {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000145a75ec9c0_0, 0, 32;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000145a789f4d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145a78a0c90_0, 0, 1;
T_7.0 ;
    %load/vec4 v00000145a789da60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_00000145a7834eb0;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a78a0c90_0, 0, 1;
    %vpi_call/w 3 84 "$display", "Packet sent, waiting for transmission..." {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 89 "$display", "Packet counter: %0d", v00000145a789dc40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145a789e500_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000145a789d740_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145a789e500_0, 0, 1;
    %vpi_call/w 3 97 "$display", "Link status: %b", v00000145a789d9c0_0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 101 "$display", "Ethernet MAC test completed" {0 0 0};
    %load/vec4 v00000145a789dc40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.2, 5;
    %vpi_call/w 3 105 "$display", "\342\234\223 Packet transmission detected" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 107 "$display", "\342\232\240 No packets transmitted" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000145a7726bc0;
T_8 ;
    %wait E_00000145a7835870;
    %load/vec4 v00000145a789d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 3 116 "$display", "Time=%0t: TX Data=0x%h", $time, v00000145a789d380_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\ethernet_mac_tb.v";
    "verilog\ethernet_mac.v";
