#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000248094c9040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000248093d2ac0 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 1 "id_branch";
    .port_info 3 /INPUT 1 "id_mem_rd";
    .port_info 4 /INPUT 1 "id_mem_wr";
    .port_info 5 /INPUT 5 "ex_rd";
    .port_info 6 /INPUT 1 "ex_mem_rd";
    .port_info 7 /INPUT 1 "ex_reg_wr";
    .port_info 8 /INPUT 5 "mem_rd";
    .port_info 9 /INPUT 1 "mem_mem_rd";
    .port_info 10 /INPUT 1 "mem_reg_wr";
    .port_info 11 /OUTPUT 1 "stall";
    .port_info 12 /OUTPUT 1 "flush_id_ex";
L_00000248094ae4e0 .functor OR 1, L_00000248095397c0, L_000002480953a440, C4<0>, C4<0>;
o00000248094d3608 .functor BUFZ 1, C4<z>; HiZ drive
L_00000248094ae240 .functor AND 1, o00000248094d3608, L_00000248094ae4e0, C4<1>, C4<1>;
L_00000248094aea20 .functor AND 1, L_00000248094ae240, L_00000248095399a0, C4<1>, C4<1>;
o00000248094d3728 .functor BUFZ 1, C4<z>; HiZ drive
o00000248094d3668 .functor BUFZ 1, C4<z>; HiZ drive
L_00000248094aeef0 .functor AND 1, o00000248094d3728, o00000248094d3668, C4<1>, C4<1>;
L_00000248094ad9f0 .functor AND 1, L_00000248094aeef0, L_0000024809538a00, C4<1>, C4<1>;
L_00000248094ada60 .functor AND 1, L_00000248094ad9f0, L_0000024809539f40, C4<1>, C4<1>;
L_00000248094ae010 .functor AND 1, L_00000248094ada60, L_0000024809538500, C4<1>, C4<1>;
L_00000248094ae390 .functor OR 1, L_00000248094aea20, L_00000248094ae010, C4<0>, C4<0>;
v000002480948c720_0 .net *"_ivl_0", 0 0, L_00000248095397c0;  1 drivers
v000002480948cea0_0 .net *"_ivl_10", 0 0, L_00000248095399a0;  1 drivers
v000002480948d300_0 .net *"_ivl_15", 0 0, L_00000248094aeef0;  1 drivers
v000002480948c900_0 .net *"_ivl_16", 0 0, L_0000024809538a00;  1 drivers
v000002480948c180_0 .net *"_ivl_19", 0 0, L_00000248094ad9f0;  1 drivers
v000002480948c540_0 .net *"_ivl_2", 0 0, L_000002480953a440;  1 drivers
L_000002480953c500 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002480948c2c0_0 .net/2u *"_ivl_20", 4 0, L_000002480953c500;  1 drivers
v000002480948c4a0_0 .net *"_ivl_22", 0 0, L_0000024809539f40;  1 drivers
v000002480948cf40_0 .net *"_ivl_25", 0 0, L_00000248094ada60;  1 drivers
v000002480948d120_0 .net *"_ivl_27", 0 0, L_0000024809538500;  1 drivers
v000002480948c680_0 .net *"_ivl_5", 0 0, L_00000248094ae4e0;  1 drivers
v000002480948b820_0 .net *"_ivl_7", 0 0, L_00000248094ae240;  1 drivers
L_000002480953c4b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002480948ca40_0 .net/2u *"_ivl_8", 4 0, L_000002480953c4b8;  1 drivers
v000002480948bb40_0 .net "ex_mem_rd", 0 0, o00000248094d3608;  0 drivers
o00000248094d3638 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002480948cae0_0 .net "ex_rd", 4 0, o00000248094d3638;  0 drivers
v000002480948c360_0 .net "ex_reg_wr", 0 0, o00000248094d3668;  0 drivers
L_000002480953c548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002480948d3a0_0 .net "flush_id_ex", 0 0, L_000002480953c548;  1 drivers
o00000248094d36c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002480948b640_0 .net "id_branch", 0 0, o00000248094d36c8;  0 drivers
o00000248094d36f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024809473b20_0 .net "id_mem_rd", 0 0, o00000248094d36f8;  0 drivers
v0000024809474340_0 .net "id_mem_wr", 0 0, o00000248094d3728;  0 drivers
o00000248094d3758 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000248094743e0_0 .net "id_rs1", 4 0, o00000248094d3758;  0 drivers
o00000248094d3788 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000248094673d0_0 .net "id_rs2", 4 0, o00000248094d3788;  0 drivers
v00000248094676f0_0 .net "load_use_hazard", 0 0, L_00000248094aea20;  1 drivers
o00000248094d37e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002480952a0f0_0 .net "mem_mem_rd", 0 0, o00000248094d37e8;  0 drivers
o00000248094d3818 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000248095295b0_0 .net "mem_rd", 4 0, o00000248094d3818;  0 drivers
o00000248094d3848 .functor BUFZ 1, C4<z>; HiZ drive
v000002480952a190_0 .net "mem_reg_wr", 0 0, o00000248094d3848;  0 drivers
v000002480952a050_0 .net "stall", 0 0, L_00000248094ae390;  1 drivers
v000002480952aaf0_0 .net "store_data_hazard", 0 0, L_00000248094ae010;  1 drivers
L_00000248095397c0 .cmp/eq 5, o00000248094d3638, o00000248094d3758;
L_000002480953a440 .cmp/eq 5, o00000248094d3638, o00000248094d3788;
L_00000248095399a0 .cmp/ne 5, o00000248094d3638, L_000002480953c4b8;
L_0000024809538a00 .cmp/eq 5, o00000248094d3638, o00000248094d3788;
L_0000024809539f40 .cmp/ne 5, o00000248094d3638, L_000002480953c500;
L_0000024809538500 .reduce/nor o00000248094d3608;
S_00000248094c6710 .scope module, "pipeline_cpu_tb" "pipeline_cpu_tb" 4 3;
 .timescale -9 -12;
P_00000248094980f0 .param/l "CLK_PERIOD" 0 4 6, +C4<00000000000000000000000000001010>;
v0000024809538f00_0 .var "clk", 0 0;
v0000024809538fa0_0 .var/i "cycle_count", 31 0;
v0000024809539040_0 .net "debug_out", 63 0, L_00000248094aecc0;  1 drivers
v0000024809538d20_0 .var/i "instruction_count", 31 0;
v0000024809539d60_0 .var "rst", 0 0;
S_0000024809412cc0 .scope begin, "cpi_calculation" "cpi_calculation" 4 200, 4 200 0, S_00000248094c6710;
 .timescale -9 -12;
v0000024809529b50_0 .var/real "cpi_value", 0 0;
S_0000024809412e50 .scope module, "dut" "pipelined_cpu" 4 14, 5 3 0, S_00000248094c6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
L_00000248094ad520 .functor BUFZ 1, L_00000248094aec50, C4<0>, C4<0>, C4<0>;
L_00000248094aea90 .functor OR 1, L_000002480953c240, L_000002480953b980, C4<0>, C4<0>;
L_00000248094aeb70 .functor AND 1, L_00000248094aea90, v000002480952cce0_0, C4<1>, C4<1>;
L_00000248094ae160 .functor AND 1, L_00000248094aeb70, L_000002480953c380, C4<1>, C4<1>;
L_00000248094add70 .functor OR 1, L_000002480953b480, L_000002480953b160, C4<0>, C4<0>;
L_00000248094adde0 .functor AND 1, L_00000248094add70, v000002480952dfd0_0, C4<1>, C4<1>;
L_00000248094adf30 .functor AND 1, L_00000248094adde0, L_000002480953b700, C4<1>, C4<1>;
L_00000248094adad0 .functor OR 1, v000002480952a7d0_0, L_000002480953af80, C4<0>, C4<0>;
L_00000248094ae080 .functor OR 1, L_00000248094adad0, L_000002480953ba20, C4<0>, C4<0>;
L_00000248094aee10 .functor AND 1, L_00000248094adf30, L_00000248094ae080, C4<1>, C4<1>;
L_00000248094aeb00 .functor OR 1, L_00000248094ae160, L_00000248094aee10, C4<0>, C4<0>;
L_00000248094aef60 .functor BUFZ 1, L_00000248094aeb00, C4<0>, C4<0>, C4<0>;
L_00000248094ae400 .functor BUFZ 64, v00000248095366c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000248094aebe0 .functor BUFZ 64, v0000024809537840_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000248094ae710 .functor AND 1, v000002480952c7e0_0, v0000024809536c60_0, C4<1>, C4<1>;
L_00000248094adbb0 .functor XOR 1, L_00000248094ae710, v000002480952f0b0_0, C4<0>, C4<0>;
L_00000248094aec50 .functor AND 1, v000002480952c7e0_0, L_00000248094adbb0, C4<1>, C4<1>;
v0000024809534930_0 .net *"_ivl_112", 0 0, L_00000248094adbb0;  1 drivers
L_000002480953cd70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024809535970_0 .net/2u *"_ivl_116", 63 0, L_000002480953cd70;  1 drivers
v0000024809535470_0 .net *"_ivl_118", 63 0, L_000002480953b2a0;  1 drivers
v0000024809535c90_0 .net *"_ivl_16", 0 0, L_000002480953c240;  1 drivers
v00000248095350b0_0 .net *"_ivl_18", 0 0, L_000002480953b980;  1 drivers
v00000248095349d0_0 .net *"_ivl_21", 0 0, L_00000248094aea90;  1 drivers
v0000024809534a70_0 .net *"_ivl_23", 0 0, L_00000248094aeb70;  1 drivers
L_000002480953c8f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248095360f0_0 .net/2u *"_ivl_24", 4 0, L_000002480953c8f0;  1 drivers
v0000024809534570_0 .net *"_ivl_26", 0 0, L_000002480953c380;  1 drivers
v0000024809535ab0_0 .net *"_ivl_29", 0 0, L_00000248094ae160;  1 drivers
v0000024809535290_0 .net *"_ivl_30", 0 0, L_000002480953b480;  1 drivers
v0000024809534b10_0 .net *"_ivl_32", 0 0, L_000002480953b160;  1 drivers
v0000024809534e30_0 .net *"_ivl_35", 0 0, L_00000248094add70;  1 drivers
v0000024809535dd0_0 .net *"_ivl_37", 0 0, L_00000248094adde0;  1 drivers
L_000002480953c938 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248095344d0_0 .net/2u *"_ivl_38", 4 0, L_000002480953c938;  1 drivers
v00000248095362d0_0 .net *"_ivl_40", 0 0, L_000002480953b700;  1 drivers
v0000024809536370_0 .net *"_ivl_43", 0 0, L_00000248094adf30;  1 drivers
v0000024809535830_0 .net *"_ivl_45", 6 0, L_000002480953bd40;  1 drivers
L_000002480953c980 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000248095358d0_0 .net/2u *"_ivl_46", 6 0, L_000002480953c980;  1 drivers
v0000024809534ed0_0 .net *"_ivl_48", 0 0, L_000002480953af80;  1 drivers
v0000024809535650_0 .net *"_ivl_51", 0 0, L_00000248094adad0;  1 drivers
v00000248095346b0_0 .net *"_ivl_53", 6 0, L_000002480953ae40;  1 drivers
L_000002480953c9c8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000024809535510_0 .net/2u *"_ivl_54", 6 0, L_000002480953c9c8;  1 drivers
v0000024809534f70_0 .net *"_ivl_56", 0 0, L_000002480953ba20;  1 drivers
v0000024809535b50_0 .net *"_ivl_59", 0 0, L_00000248094ae080;  1 drivers
v0000024809536190_0 .net *"_ivl_61", 0 0, L_00000248094aee10;  1 drivers
L_000002480953ca10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024809535010_0 .net/2u *"_ivl_66", 2 0, L_000002480953ca10;  1 drivers
L_000002480953ca58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024809535f10_0 .net/2u *"_ivl_70", 0 0, L_000002480953ca58;  1 drivers
L_000002480953caa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024809536230_0 .net/2u *"_ivl_74", 0 0, L_000002480953caa0;  1 drivers
L_000002480953cae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024809535790_0 .net/2u *"_ivl_78", 0 0, L_000002480953cae8;  1 drivers
L_000002480953cb30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248095347f0_0 .net/2u *"_ivl_82", 0 0, L_000002480953cb30;  1 drivers
L_000002480953cb78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248095355b0_0 .net/2u *"_ivl_86", 0 0, L_000002480953cb78;  1 drivers
L_000002480953cbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024809534890_0 .net/2u *"_ivl_90", 0 0, L_000002480953cbc0;  1 drivers
v00000248095351f0_0 .net "branch_prediction", 0 0, L_00000248094ae940;  1 drivers
v0000024809535bf0_0 .net "clk", 0 0, v0000024809538f00_0;  1 drivers
v0000024809534bb0_0 .var/2s "cycle_count", 31 0;
v0000024809535e70_0 .net "debug_out", 63 0, L_00000248094aecc0;  alias, 1 drivers
v0000024809534c50_0 .net "ex_alu_a_input", 63 0, L_00000248094ae400;  1 drivers
v00000248095353d0_0 .net "ex_alu_b_input", 63 0, L_000002480953be80;  1 drivers
v0000024809535fb0_0 .net "ex_alu_control", 2 0, v000002480952b7a0_0;  1 drivers
v0000024809534cf0_0 .net "ex_alu_result", 63 0, v000002480952a370_0;  1 drivers
v0000024809535150_0 .net "ex_alu_src", 0 0, v000002480952c060_0;  1 drivers
v0000024809535330_0 .net "ex_branch", 0 0, v000002480952c7e0_0;  1 drivers
v0000024809536c60_0 .var "ex_branch_condition_met", 0 0;
v0000024809536e40_0 .net "ex_branch_taken", 0 0, L_00000248094ae710;  1 drivers
v00000248095372a0_0 .net "ex_branch_target", 63 0, L_000002480953bf20;  1 drivers
v0000024809537020_0 .net "ex_corrected_pc", 63 0, L_000002480953b520;  1 drivers
v0000024809537700_0 .net "ex_forward_a", 1 0, v000002480952ca60_0;  1 drivers
v00000248095377a0_0 .net "ex_forward_b", 1 0, v000002480952c240_0;  1 drivers
v00000248095366c0_0 .var "ex_forwarded_a", 63 0;
v0000024809537840_0 .var "ex_forwarded_b", 63 0;
v0000024809537340_0 .net "ex_imm", 63 0, v000002480952b8e0_0;  1 drivers
v00000248095369e0_0 .net "ex_instruction", 31 0, v000002480952be80_0;  1 drivers
v00000248095378e0_0 .net "ex_mem_read", 0 0, v000002480952cce0_0;  1 drivers
v0000024809537520_0 .net "ex_mem_to_reg", 0 0, v000002480952ce20_0;  1 drivers
v0000024809537de0_0 .net "ex_mem_write", 0 0, v000002480952e9d0_0;  1 drivers
v0000024809536940_0 .net "ex_pc", 63 0, v000002480952f010_0;  1 drivers
v0000024809536580_0 .net "ex_prediction", 0 0, v000002480952f0b0_0;  1 drivers
v0000024809537480_0 .net "ex_prediction_incorrect", 0 0, L_00000248094aec50;  1 drivers
v0000024809537ac0_0 .net "ex_rd", 4 0, v000002480952df30_0;  1 drivers
v0000024809536760_0 .net "ex_reg_write", 0 0, v000002480952dfd0_0;  1 drivers
v00000248095382e0_0 .net "ex_rs1", 4 0, v000002480952ed90_0;  1 drivers
v0000024809537b60_0 .net "ex_rs1_data", 63 0, v000002480952f290_0;  1 drivers
v0000024809536a80_0 .net "ex_rs2", 4 0, v000002480952d530_0;  1 drivers
v0000024809537d40_0 .net "ex_rs2_data", 63 0, v000002480952f1f0_0;  1 drivers
v0000024809537e80_0 .net "ex_store_data", 63 0, L_00000248094aebe0;  1 drivers
v00000248095368a0_0 .net "ex_zero", 0 0, L_000002480953b200;  1 drivers
v0000024809537980_0 .net "flush_pipeline", 0 0, L_00000248094ad520;  1 drivers
v0000024809537f20_0 .net "hazard_stall", 0 0, L_00000248094aef60;  1 drivers
v0000024809537660_0 .net "id_alu_control", 2 0, v000002480952b310_0;  1 drivers
v0000024809536d00_0 .net "id_alu_src", 0 0, v000002480952aa50_0;  1 drivers
v0000024809538060_0 .net "id_branch", 0 0, v000002480952b1d0_0;  1 drivers
v0000024809536da0_0 .net "id_imm", 63 0, v0000024809534610_0;  1 drivers
v0000024809536800_0 .net "id_instruction", 31 0, v000002480952d490_0;  1 drivers
v0000024809537ca0_0 .net "id_mem_read", 0 0, v0000024809529fb0_0;  1 drivers
v0000024809537a20_0 .net "id_mem_to_reg", 0 0, v000002480952a5f0_0;  1 drivers
v0000024809536b20_0 .net "id_mem_write", 0 0, v000002480952a7d0_0;  1 drivers
v0000024809538240_0 .net "id_pc", 63 0, v000002480952e110_0;  1 drivers
v0000024809537c00_0 .net "id_prediction", 0 0, v000002480952dc10_0;  1 drivers
v0000024809536bc0_0 .net "id_rd", 4 0, L_0000024809539cc0;  1 drivers
v0000024809536ee0_0 .net "id_reg_write", 0 0, v000002480952a870_0;  1 drivers
v0000024809537fc0_0 .net "id_rs1", 4 0, L_0000024809539c20;  1 drivers
v0000024809538100_0 .net "id_rs1_data", 63 0, L_000002480953a300;  1 drivers
v00000248095373e0_0 .net "id_rs2", 4 0, L_0000024809539360;  1 drivers
v0000024809536f80_0 .net "id_rs2_data", 63 0, L_0000024809539e00;  1 drivers
v00000248095370c0_0 .net "if_instruction", 31 0, L_0000024809539540;  1 drivers
v0000024809537160_0 .net "if_pc", 63 0, v0000024809531af0_0;  1 drivers
v00000248095381a0_0 .net "mem_alu_result", 63 0, v000002480952d0a0_0;  1 drivers
v00000248095375c0_0 .net "mem_mem_read", 0 0, v000002480952c6a0_0;  1 drivers
v0000024809538380_0 .net "mem_mem_to_reg", 0 0, v000002480952c9c0_0;  1 drivers
v00000248095364e0_0 .net "mem_mem_write", 0 0, v000002480952c1a0_0;  1 drivers
v0000024809537200_0 .net "mem_rd", 4 0, v000002480952bca0_0;  1 drivers
v0000024809536620_0 .net "mem_read_data", 63 0, L_000002480953bfc0;  1 drivers
v0000024809539180_0 .net "mem_reg_write", 0 0, v000002480952c2e0_0;  1 drivers
v0000024809538be0_0 .net "mem_write_data", 63 0, v000002480952c380_0;  1 drivers
v0000024809539860_0 .net "mem_zero", 0 0, v000002480952c100_0;  1 drivers
v0000024809539220_0 .net "raw_hazard_detected", 0 0, L_00000248094aeb00;  1 drivers
v0000024809539fe0_0 .net "rst", 0 0, v0000024809539d60_0;  1 drivers
v000002480953ac60_0 .net "wb_alu_result", 63 0, v000002480952e6b0_0;  1 drivers
v0000024809539680_0 .net "wb_mem_to_reg", 0 0, v000002480952da30_0;  1 drivers
v000002480953a9e0_0 .net "wb_rd", 4 0, v000002480952d7b0_0;  1 drivers
v000002480953abc0_0 .net "wb_read_data", 63 0, v000002480952d8f0_0;  1 drivers
v0000024809539400_0 .net "wb_reg_write", 0 0, v0000024809532c70_0;  1 drivers
v0000024809538b40_0 .net "wb_write_data", 63 0, L_000002480953c1a0;  1 drivers
E_00000248094997f0 .event anyedge, v0000024809529dd0_0, v000002480952be80_0, v000002480952aff0_0;
E_000002480949a330 .event anyedge, v000002480952c240_0, v000002480952f1f0_0, v00000248095317d0_0, v000002480952d0a0_0;
E_000002480949a530 .event anyedge, v000002480952ca60_0, v000002480952f290_0, v00000248095317d0_0, v000002480952d0a0_0;
L_0000024809538e60 .part v0000024809531af0_0, 0, 32;
L_0000024809539c20 .part v000002480952d490_0, 15, 5;
L_0000024809539360 .part v000002480952d490_0, 20, 5;
L_0000024809539cc0 .part v000002480952d490_0, 7, 5;
L_000002480953b0c0 .part v000002480952d490_0, 0, 7;
L_000002480953b8e0 .part v000002480952d490_0, 12, 3;
L_000002480953bca0 .part v000002480952d490_0, 25, 7;
L_000002480953c240 .cmp/eq 5, L_0000024809539c20, v000002480952df30_0;
L_000002480953b980 .cmp/eq 5, L_0000024809539360, v000002480952df30_0;
L_000002480953c380 .cmp/ne 5, v000002480952df30_0, L_000002480953c8f0;
L_000002480953b480 .cmp/eq 5, L_0000024809539c20, v000002480952df30_0;
L_000002480953b160 .cmp/eq 5, L_0000024809539360, v000002480952df30_0;
L_000002480953b700 .cmp/ne 5, v000002480952df30_0, L_000002480953c938;
L_000002480953bd40 .part v000002480952d490_0, 0, 7;
L_000002480953af80 .cmp/eq 7, L_000002480953bd40, L_000002480953c980;
L_000002480953ae40 .part v000002480952d490_0, 0, 7;
L_000002480953ba20 .cmp/eq 7, L_000002480953ae40, L_000002480953c9c8;
L_000002480953bb60 .functor MUXZ 3, v000002480952b310_0, L_000002480953ca10, L_00000248094aef60, C4<>;
L_000002480953c100 .functor MUXZ 1, v000002480952a870_0, L_000002480953ca58, L_00000248094aef60, C4<>;
L_000002480953b3e0 .functor MUXZ 1, v000002480952a7d0_0, L_000002480953caa0, L_00000248094aef60, C4<>;
L_000002480953bde0 .functor MUXZ 1, v0000024809529fb0_0, L_000002480953cae8, L_00000248094aef60, C4<>;
L_000002480953ad00 .functor MUXZ 1, v000002480952a5f0_0, L_000002480953cb30, L_00000248094aef60, C4<>;
L_000002480953ada0 .functor MUXZ 1, v000002480952b1d0_0, L_000002480953cb78, L_00000248094aef60, C4<>;
L_000002480953b020 .functor MUXZ 1, v000002480952aa50_0, L_000002480953cbc0, L_00000248094aef60, C4<>;
L_000002480953be80 .functor MUXZ 64, v0000024809537840_0, v000002480952b8e0_0, v000002480952c060_0, C4<>;
L_000002480953bf20 .arith/sum 64, v000002480952f010_0, v000002480952b8e0_0;
L_000002480953b2a0 .arith/sum 64, v000002480952f010_0, L_000002480953cd70;
L_000002480953b520 .functor MUXZ 64, L_000002480953b2a0, L_000002480953bf20, L_00000248094ae710, C4<>;
L_000002480953bac0 .part v000002480952d0a0_0, 0, 32;
L_000002480953c1a0 .functor MUXZ 64, v000002480952e6b0_0, v000002480952d8f0_0, v000002480952da30_0, C4<>;
S_0000024809409820 .scope module, "alu_inst" "alu" 5 235, 6 3 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /INPUT 2 "forward_a";
    .port_info 4 /INPUT 2 "forward_b";
    .port_info 5 /INPUT 64 "mem_result";
    .port_info 6 /INPUT 64 "wb_result";
    .port_info 7 /OUTPUT 64 "result";
    .port_info 8 /OUTPUT 1 "zero";
L_000002480953cc08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002480952a690_0 .net/2u *"_ivl_0", 63 0, L_000002480953cc08;  1 drivers
v0000024809529ab0_0 .net "a", 63 0, L_00000248094ae400;  alias, 1 drivers
v000002480952b270_0 .net "alu_control", 2 0, v000002480952b7a0_0;  alias, 1 drivers
v000002480952a2d0_0 .net "b", 63 0, L_000002480953be80;  alias, 1 drivers
L_000002480953cc50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002480952a4b0_0 .net "forward_a", 1 0, L_000002480953cc50;  1 drivers
L_000002480953cc98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024809529650_0 .net "forward_b", 1 0, L_000002480953cc98;  1 drivers
L_000002480953cce0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024809529470_0 .net "mem_result", 63 0, L_000002480953cce0;  1 drivers
v000002480952a370_0 .var "result", 63 0;
L_000002480953cd28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024809529bf0_0 .net "wb_result", 63 0, L_000002480953cd28;  1 drivers
v000002480952aff0_0 .net "zero", 0 0, L_000002480953b200;  alias, 1 drivers
E_000002480949b330 .event anyedge, v000002480952b270_0, v0000024809529ab0_0, v000002480952a2d0_0;
L_000002480953b200 .cmp/eq 64, v000002480952a370_0, L_000002480953cc08;
S_00000248094099b0 .scope module, "bp_inst" "branch_predictor" 5 74, 7 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 64 "branch_pc";
    .port_info 6 /OUTPUT 1 "prediction";
L_000002480953c6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000248094ae940 .functor XNOR 1, L_0000024809539ae0, L_000002480953c6b0, C4<0>, C4<0>;
v000002480952a910_0 .net *"_ivl_11", 0 0, L_0000024809539ae0;  1 drivers
v000002480952a550_0 .net/2u *"_ivl_12", 0 0, L_000002480953c6b0;  1 drivers
v0000024809529970_0 .net *"_ivl_4", 1 0, L_00000248095385a0;  1 drivers
v000002480952acd0_0 .net *"_ivl_6", 5 0, L_00000248095394a0;  1 drivers
L_000002480953c668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002480952ab90_0 .net *"_ivl_9", 1 0, L_000002480953c668;  1 drivers
v0000024809529c90 .array "branch_history", 0 15, 1 0;
v000002480952a730_0 .net "branch_pc", 63 0, v000002480952f010_0;  alias, 1 drivers
v0000024809529dd0_0 .net "branch_resolved", 0 0, v000002480952c7e0_0;  alias, 1 drivers
v0000024809529d30_0 .net "branch_taken", 0 0, L_00000248094ae710;  alias, 1 drivers
v000002480952ad70_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v0000024809529e70_0 .net "index", 3 0, L_000002480953ab20;  1 drivers
v0000024809529790_0 .net "pc", 63 0, v0000024809531af0_0;  alias, 1 drivers
v000002480952a9b0_0 .net "prediction", 0 0, L_00000248094ae940;  alias, 1 drivers
v000002480952aeb0_0 .net "resolved_index", 3 0, L_0000024809539b80;  1 drivers
v0000024809529f10_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
E_000002480949bc70 .event posedge, v0000024809529f10_0, v000002480952ad70_0;
L_000002480953ab20 .part v0000024809531af0_0, 2, 4;
L_0000024809539b80 .part v000002480952f010_0, 2, 4;
L_00000248095385a0 .array/port v0000024809529c90, L_00000248095394a0;
L_00000248095394a0 .concat [ 4 2 0 0], L_000002480953ab20, L_000002480953c668;
L_0000024809539ae0 .part L_00000248095385a0, 1, 1;
S_00000248093e42c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 28, 7 28 0, S_00000248094099b0;
 .timescale 0 0;
v000002480952a410_0 .var/2s "i", 31 0;
S_00000248093e4450 .scope module, "cu_inst" "control_unit" 5 123, 8 3 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v000002480952b310_0 .var "alu_control", 2 0;
v000002480952aa50_0 .var "alu_src", 0 0;
v000002480952b1d0_0 .var "branch", 0 0;
v0000024809529830_0 .net "funct3", 2 0, L_000002480953b8e0;  1 drivers
v000002480952a230_0 .net "funct7", 6 0, L_000002480953bca0;  1 drivers
v0000024809529fb0_0 .var "mem_read", 0 0;
v000002480952a5f0_0 .var "mem_to_reg", 0 0;
v000002480952a7d0_0 .var "mem_write", 0 0;
v0000024809529510_0 .net "opcode", 6 0, L_000002480953b0c0;  1 drivers
v000002480952a870_0 .var "reg_write", 0 0;
E_000002480949be30 .event anyedge, v0000024809529510_0, v0000024809529830_0, v000002480952a230_0;
S_00000248093bd230 .scope module, "data_mem_inst" "data_mem" 5 350, 9 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_0000024809482610 .param/l "mem_size" 0 9 2, +C4<00000000000000000000000100000000>;
P_0000024809482648 .param/str "rom_file" 0 9 4, "programs/fibo_data.mem";
P_0000024809482680 .param/l "rom_size" 0 9 3, +C4<00000000000000000000000000000010>;
L_00000248094ad6e0 .functor BUFZ 32, L_000002480953bac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002480953cdb8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002480952ac30_0 .net/2u *"_ivl_2", 31 0, L_000002480953cdb8;  1 drivers
v000002480952ae10_0 .net *"_ivl_4", 0 0, L_000002480953b5c0;  1 drivers
v000002480952af50_0 .net *"_ivl_6", 63 0, L_000002480953b660;  1 drivers
L_000002480953ce00 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002480952b090_0 .net/2u *"_ivl_8", 63 0, L_000002480953ce00;  1 drivers
v000002480952b130_0 .net "addr", 31 0, L_000002480953bac0;  1 drivers
v00000248095296f0_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v00000248095298d0_0 .var/i "i", 31 0;
v000002480952b980 .array "memory_array", 255 0, 63 0;
v000002480952b520_0 .net "rd_data", 63 0, L_000002480953bfc0;  alias, 1 drivers
v000002480952c880_0 .net "rd_enable", 0 0, v000002480952c6a0_0;  alias, 1 drivers
v000002480952d1e0_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
v000002480952cec0_0 .net "word_addr", 31 0, L_00000248094ad6e0;  1 drivers
v000002480952c560_0 .net "wr_data", 63 0, v000002480952c380_0;  alias, 1 drivers
v000002480952cba0_0 .net "wr_enable", 0 0, v000002480952c1a0_0;  alias, 1 drivers
E_000002480949f5f0 .event posedge, v000002480952ad70_0;
L_000002480953b5c0 .cmp/gt 32, L_000002480953cdb8, L_00000248094ad6e0;
L_000002480953b660 .array/port v000002480952b980, L_00000248094ad6e0;
L_000002480953bfc0 .functor MUXZ 64, L_000002480953ce00, L_000002480953b660, L_000002480953b5c0, C4<>;
S_00000248093bd3c0 .scope module, "ex_mem_reg_inst" "ex_mem_reg" 5 324, 10 123 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_wr_in";
    .port_info 3 /INPUT 1 "mem_rd_in";
    .port_info 4 /INPUT 1 "mem_wr_in";
    .port_info 5 /INPUT 1 "mem_to_reg_in";
    .port_info 6 /INPUT 64 "alu_result_in";
    .port_info 7 /INPUT 64 "wr_data_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 1 "zero_in";
    .port_info 10 /OUTPUT 1 "reg_wr_out";
    .port_info 11 /OUTPUT 1 "mem_rd_out";
    .port_info 12 /OUTPUT 1 "mem_wr_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 64 "alu_result_out";
    .port_info 15 /OUTPUT 5 "rd_addr_out";
    .port_info 16 /OUTPUT 64 "wr_data_out";
    .port_info 17 /OUTPUT 1 "zero_out";
v000002480952b5c0_0 .net "alu_result_in", 63 0, v000002480952a370_0;  alias, 1 drivers
v000002480952d0a0_0 .var "alu_result_out", 63 0;
v000002480952c420_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v000002480952c4c0_0 .net "mem_rd_in", 0 0, v000002480952cce0_0;  alias, 1 drivers
v000002480952c6a0_0 .var "mem_rd_out", 0 0;
v000002480952d280_0 .net "mem_to_reg_in", 0 0, v000002480952ce20_0;  alias, 1 drivers
v000002480952c9c0_0 .var "mem_to_reg_out", 0 0;
v000002480952b660_0 .net "mem_wr_in", 0 0, v000002480952e9d0_0;  alias, 1 drivers
v000002480952c1a0_0 .var "mem_wr_out", 0 0;
v000002480952bb60_0 .net "rd_addr_in", 4 0, v000002480952df30_0;  alias, 1 drivers
v000002480952bca0_0 .var "rd_addr_out", 4 0;
v000002480952ba20_0 .net "reg_wr_in", 0 0, v000002480952dfd0_0;  alias, 1 drivers
v000002480952c2e0_0 .var "reg_wr_out", 0 0;
v000002480952d140_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
v000002480952cf60_0 .net "wr_data_in", 63 0, L_00000248094aebe0;  alias, 1 drivers
v000002480952c380_0 .var "wr_data_out", 63 0;
v000002480952d320_0 .net "zero_in", 0 0, L_000002480953b200;  alias, 1 drivers
v000002480952c100_0 .var "zero_out", 0 0;
S_00000248093b7250 .scope module, "fu_inst" "forwarding_unit" 5 194, 11 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ex_rs1";
    .port_info 1 /INPUT 5 "ex_rs2";
    .port_info 2 /INPUT 5 "wb_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "mem_reg_wr";
    .port_info 5 /INPUT 1 "wb_reg_wr";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000002480952bac0_0 .net "ex_rs1", 4 0, v000002480952ed90_0;  alias, 1 drivers
v000002480952d000_0 .net "ex_rs2", 4 0, v000002480952d530_0;  alias, 1 drivers
v000002480952ca60_0 .var "forward_a", 1 0;
v000002480952c240_0 .var "forward_b", 1 0;
v000002480952bfc0_0 .net "mem_rd", 4 0, v000002480952bca0_0;  alias, 1 drivers
v000002480952b700_0 .net "mem_reg_wr", 0 0, v000002480952c2e0_0;  alias, 1 drivers
v000002480952c600_0 .net "wb_rd", 4 0, v000002480952d7b0_0;  alias, 1 drivers
v000002480952b480_0 .net "wb_reg_wr", 0 0, v0000024809532c70_0;  alias, 1 drivers
E_000002480949f0f0/0 .event anyedge, v000002480952c2e0_0, v000002480952bca0_0, v000002480952d000_0, v000002480952b480_0;
E_000002480949f0f0/1 .event anyedge, v000002480952c600_0;
E_000002480949f0f0 .event/or E_000002480949f0f0/0, E_000002480949f0f0/1;
E_000002480949f830/0 .event anyedge, v000002480952c2e0_0, v000002480952bca0_0, v000002480952bac0_0, v000002480952b480_0;
E_000002480949f830/1 .event anyedge, v000002480952c600_0;
E_000002480949f830 .event/or E_000002480949f830/0, E_000002480949f830/1;
S_00000248093b73e0 .scope module, "id_ex_reg_inst" "id_ex_reg" 5 155, 10 38 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 3 "alu_control_in";
    .port_info 4 /INPUT 1 "reg_wr_in";
    .port_info 5 /INPUT 1 "mem_wr_in";
    .port_info 6 /INPUT 1 "mem_rd_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "branch_in";
    .port_info 9 /INPUT 1 "prediction_in";
    .port_info 10 /INPUT 1 "alu_src_in";
    .port_info 11 /INPUT 64 "pc_in";
    .port_info 12 /INPUT 5 "rs1_addr_in";
    .port_info 13 /INPUT 5 "rs2_addr_in";
    .port_info 14 /INPUT 5 "rd_addr_in";
    .port_info 15 /INPUT 64 "rs1_data_in";
    .port_info 16 /INPUT 64 "rs2_data_in";
    .port_info 17 /INPUT 64 "imm_in";
    .port_info 18 /INPUT 32 "instr_in";
    .port_info 19 /OUTPUT 3 "alu_control_out";
    .port_info 20 /OUTPUT 1 "reg_wr_out";
    .port_info 21 /OUTPUT 1 "mem_rd_out";
    .port_info 22 /OUTPUT 1 "mem_wr_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_out";
    .port_info 25 /OUTPUT 1 "prediction_out";
    .port_info 26 /OUTPUT 1 "alu_src_out";
    .port_info 27 /OUTPUT 64 "pc_out";
    .port_info 28 /OUTPUT 5 "rs1_addr_out";
    .port_info 29 /OUTPUT 5 "rs2_addr_out";
    .port_info 30 /OUTPUT 5 "rd_addr_out";
    .port_info 31 /OUTPUT 64 "rs1_data_out";
    .port_info 32 /OUTPUT 64 "rs2_data_out";
    .port_info 33 /OUTPUT 64 "imm_out";
    .port_info 34 /OUTPUT 32 "instr_out";
v000002480952bc00_0 .net "alu_control_in", 2 0, L_000002480953bb60;  1 drivers
v000002480952b7a0_0 .var "alu_control_out", 2 0;
v000002480952cd80_0 .net "alu_src_in", 0 0, L_000002480953b020;  1 drivers
v000002480952c060_0 .var "alu_src_out", 0 0;
v000002480952cb00_0 .net "branch_in", 0 0, L_000002480953ada0;  1 drivers
v000002480952c7e0_0 .var "branch_out", 0 0;
v000002480952bd40_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v000002480952c920_0 .net "flush", 0 0, L_00000248094ad520;  alias, 1 drivers
v000002480952b840_0 .net "imm_in", 63 0, v0000024809534610_0;  alias, 1 drivers
v000002480952b8e0_0 .var "imm_out", 63 0;
v000002480952bde0_0 .net "instr_in", 31 0, v000002480952d490_0;  alias, 1 drivers
v000002480952be80_0 .var "instr_out", 31 0;
v000002480952cc40_0 .net "mem_rd_in", 0 0, L_000002480953bde0;  1 drivers
v000002480952cce0_0 .var "mem_rd_out", 0 0;
v000002480952bf20_0 .net "mem_to_reg_in", 0 0, L_000002480953ad00;  1 drivers
v000002480952ce20_0 .var "mem_to_reg_out", 0 0;
v000002480952dd50_0 .net "mem_wr_in", 0 0, L_000002480953b3e0;  1 drivers
v000002480952e9d0_0 .var "mem_wr_out", 0 0;
v000002480952e2f0_0 .net "pc_in", 63 0, v000002480952e110_0;  alias, 1 drivers
v000002480952f010_0 .var "pc_out", 63 0;
v000002480952de90_0 .net "prediction_in", 0 0, v000002480952dc10_0;  alias, 1 drivers
v000002480952f0b0_0 .var "prediction_out", 0 0;
v000002480952e1b0_0 .net "rd_addr_in", 4 0, L_0000024809539cc0;  alias, 1 drivers
v000002480952df30_0 .var "rd_addr_out", 4 0;
v000002480952e390_0 .net "reg_wr_in", 0 0, L_000002480953c100;  1 drivers
v000002480952dfd0_0 .var "reg_wr_out", 0 0;
v000002480952e930_0 .net "rs1_addr_in", 4 0, L_0000024809539c20;  alias, 1 drivers
v000002480952ed90_0 .var "rs1_addr_out", 4 0;
v000002480952e890_0 .net "rs1_data_in", 63 0, L_000002480953a300;  alias, 1 drivers
v000002480952f290_0 .var "rs1_data_out", 63 0;
v000002480952e070_0 .net "rs2_addr_in", 4 0, L_0000024809539360;  alias, 1 drivers
v000002480952d530_0 .var "rs2_addr_out", 4 0;
v000002480952d710_0 .net "rs2_data_in", 63 0, L_0000024809539e00;  alias, 1 drivers
v000002480952f1f0_0 .var "rs2_data_out", 63 0;
v000002480952e4d0_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
S_00000248093b0f20 .scope module, "if_id_reg_inst" "if_id_reg" 5 85, 10 3 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 64 "pc_in";
    .port_info 5 /INPUT 32 "instr_in";
    .port_info 6 /INPUT 1 "prediction_in";
    .port_info 7 /OUTPUT 64 "pc_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 1 "prediction_out";
v000002480952e250_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v000002480952db70_0 .net "flush", 0 0, L_00000248094ad520;  alias, 1 drivers
v000002480952dcb0_0 .net "instr_in", 31 0, L_0000024809539540;  alias, 1 drivers
v000002480952d490_0 .var "instr_out", 31 0;
v000002480952f330_0 .net "pc_in", 63 0, v0000024809531af0_0;  alias, 1 drivers
v000002480952e110_0 .var "pc_out", 63 0;
v000002480952ea70_0 .net "prediction_in", 0 0, L_00000248094ae940;  alias, 1 drivers
v000002480952dc10_0 .var "prediction_out", 0 0;
v000002480952e430_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
v000002480952d5d0_0 .net "stall", 0 0, L_00000248094aef60;  alias, 1 drivers
S_00000248093b10b0 .scope module, "instr_mem_inst" "instr_mem" 5 68, 12 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_000002480952fba0 .param/str "mem_file" 0 12 3, "programs/fibo_comp.mem";
P_000002480952fbd8 .param/l "mem_size" 0 12 2, +C4<00000000000000000000000000010100>;
v000002480952e570_0 .net *"_ivl_1", 29 0, L_000002480953a120;  1 drivers
v000002480952ec50_0 .net *"_ivl_10", 31 0, L_0000024809539ea0;  1 drivers
L_000002480953c620 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v000002480952f150_0 .net/2u *"_ivl_12", 31 0, L_000002480953c620;  1 drivers
L_000002480953c590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002480952eb10_0 .net *"_ivl_5", 1 0, L_000002480953c590;  1 drivers
L_000002480953c5d8 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v000002480952e610_0 .net/2u *"_ivl_6", 31 0, L_000002480953c5d8;  1 drivers
v000002480952ebb0_0 .net *"_ivl_8", 0 0, L_000002480953a800;  1 drivers
v000002480952ecf0_0 .net "address", 31 0, L_0000024809538e60;  1 drivers
v000002480952ee30_0 .var/i "i", 31 0;
v000002480952dad0_0 .net "instruction", 31 0, L_0000024809539540;  alias, 1 drivers
v000002480952eed0 .array "memory_array", 19 0, 31 0;
v000002480952e7f0_0 .net "word_addr", 31 0, L_0000024809539a40;  1 drivers
L_000002480953a120 .part L_0000024809538e60, 2, 30;
L_0000024809539a40 .concat [ 30 2 0 0], L_000002480953a120, L_000002480953c590;
L_000002480953a800 .cmp/gt 32, L_000002480953c5d8, L_0000024809539a40;
L_0000024809539ea0 .array/port v000002480952eed0, L_0000024809539a40;
L_0000024809539540 .functor MUXZ 32, L_000002480953c620, L_0000024809539ea0, L_000002480953a800, C4<>;
S_00000248093c2850 .scope module, "mem_wb_reg_inst" "mem_wb_reg" 5 361, 10 175 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_wr_in";
    .port_info 4 /INPUT 64 "alu_result_in";
    .port_info 5 /INPUT 64 "rd_data_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_wr_out";
    .port_info 9 /OUTPUT 64 "alu_result_out";
    .port_info 10 /OUTPUT 64 "rd_data_out";
    .port_info 11 /OUTPUT 5 "rd_addr_out";
v000002480952ddf0_0 .net "alu_result_in", 63 0, v000002480952d0a0_0;  alias, 1 drivers
v000002480952e6b0_0 .var "alu_result_out", 63 0;
v000002480952e750_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v000002480952d670_0 .net "mem_to_reg_in", 0 0, v000002480952c9c0_0;  alias, 1 drivers
v000002480952da30_0 .var "mem_to_reg_out", 0 0;
v000002480952ef70_0 .net "rd_addr_in", 4 0, v000002480952bca0_0;  alias, 1 drivers
v000002480952d7b0_0 .var "rd_addr_out", 4 0;
v000002480952d850_0 .net "rd_data_in", 63 0, L_000002480953bfc0;  alias, 1 drivers
v000002480952d8f0_0 .var "rd_data_out", 63 0;
v000002480952d990_0 .net "reg_wr_in", 0 0, v000002480952c2e0_0;  alias, 1 drivers
v0000024809532c70_0 .var "reg_wr_out", 0 0;
v0000024809532770_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
S_00000248095337e0 .scope module, "pc_logic_inst" "pc_logic_pipelined" 5 53, 13 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 64 "branch_target";
    .port_info 5 /INPUT 1 "prediction_incorrect";
    .port_info 6 /INPUT 64 "corrected_pc";
    .port_info 7 /OUTPUT 64 "pc";
v0000024809532d10_0 .net "branch_taken", 0 0, L_00000248094ae710;  alias, 1 drivers
v0000024809532a90_0 .net "branch_target", 63 0, L_000002480953bf20;  alias, 1 drivers
v0000024809532950_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v00000248095328b0_0 .net "corrected_pc", 63 0, L_000002480953b520;  alias, 1 drivers
v0000024809531af0_0 .var "pc", 63 0;
v0000024809532590_0 .var "pc_next", 63 0;
v0000024809532bd0_0 .net "prediction_incorrect", 0 0, L_00000248094aec50;  alias, 1 drivers
v0000024809531690_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
v0000024809532270_0 .net "stall", 0 0, L_00000248094aef60;  alias, 1 drivers
E_000002480949f5b0/0 .event anyedge, v0000024809532bd0_0, v00000248095328b0_0, v000002480952d5d0_0, v0000024809529790_0;
E_000002480949f5b0/1 .event anyedge, v0000024809529d30_0, v0000024809532a90_0;
E_000002480949f5b0 .event/or E_000002480949f5b0/0, E_000002480949f5b0/1;
S_00000248095334c0 .scope module, "rf_inst" "reg_file" 5 104, 14 2 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
    .port_info 10 /OUTPUT 64 "x5_data";
v0000024809532db0_5 .array/port v0000024809532db0, 5;
L_00000248094adb40 .functor BUFZ 64, v0000024809532db0_5, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000024809532db0_31 .array/port v0000024809532db0, 31;
L_00000248094aecc0 .functor BUFZ 64, v0000024809532db0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002480953c6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248095314b0_0 .net/2u *"_ivl_0", 4 0, L_000002480953c6f8;  1 drivers
L_000002480953c788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248095329f0_0 .net *"_ivl_11", 1 0, L_000002480953c788;  1 drivers
L_000002480953c7d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024809532630_0 .net/2u *"_ivl_14", 4 0, L_000002480953c7d0;  1 drivers
v0000024809531c30_0 .net *"_ivl_16", 0 0, L_000002480953a3a0;  1 drivers
L_000002480953c818 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248095323b0_0 .net/2u *"_ivl_18", 63 0, L_000002480953c818;  1 drivers
v0000024809532f90_0 .net *"_ivl_2", 0 0, L_000002480953a1c0;  1 drivers
v0000024809531eb0_0 .net *"_ivl_20", 63 0, L_00000248095388c0;  1 drivers
v0000024809532b30_0 .net *"_ivl_22", 6 0, L_0000024809538aa0;  1 drivers
L_000002480953c860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024809531730_0 .net *"_ivl_25", 1 0, L_000002480953c860;  1 drivers
L_000002480953c740 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024809531550_0 .net/2u *"_ivl_4", 63 0, L_000002480953c740;  1 drivers
v0000024809531cd0_0 .net *"_ivl_6", 63 0, L_0000024809538640;  1 drivers
v00000248095332b0_0 .net *"_ivl_8", 6 0, L_0000024809538c80;  1 drivers
v0000024809532ef0_0 .net "clk", 0 0, v0000024809538f00_0;  alias, 1 drivers
v0000024809532810_0 .net "debug_output", 63 0, L_00000248094aecc0;  alias, 1 drivers
v0000024809533350_0 .net "rd_addr1", 4 0, L_0000024809539c20;  alias, 1 drivers
v0000024809531d70_0 .net "rd_addr2", 4 0, L_0000024809539360;  alias, 1 drivers
v00000248095326d0_0 .net "rd_data1", 63 0, L_000002480953a300;  alias, 1 drivers
v00000248095315f0_0 .net "rd_data2", 63 0, L_0000024809539e00;  alias, 1 drivers
v0000024809532db0 .array "registers", 31 0, 63 0;
v0000024809533030_0 .net "rst", 0 0, v0000024809539d60_0;  alias, 1 drivers
v00000248095330d0_0 .net "wr_addr", 4 0, v000002480952d7b0_0;  alias, 1 drivers
v00000248095317d0_0 .net "wr_data", 63 0, L_000002480953c1a0;  alias, 1 drivers
v0000024809533170_0 .net "wr_enable", 0 0, v0000024809532c70_0;  alias, 1 drivers
v0000024809532e50_0 .net "x5_data", 63 0, L_00000248094adb40;  1 drivers
L_000002480953a1c0 .cmp/eq 5, L_0000024809539c20, L_000002480953c6f8;
L_0000024809538640 .array/port v0000024809532db0, L_0000024809538c80;
L_0000024809538c80 .concat [ 5 2 0 0], L_0000024809539c20, L_000002480953c788;
L_000002480953a300 .functor MUXZ 64, L_0000024809538640, L_000002480953c740, L_000002480953a1c0, C4<>;
L_000002480953a3a0 .cmp/eq 5, L_0000024809539360, L_000002480953c7d0;
L_00000248095388c0 .array/port v0000024809532db0, L_0000024809538aa0;
L_0000024809538aa0 .concat [ 5 2 0 0], L_0000024809539360, L_000002480953c860;
L_0000024809539e00 .functor MUXZ 64, L_00000248095388c0, L_000002480953c818, L_000002480953a3a0, C4<>;
S_0000024809533b00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 14 22, 14 22 0, S_00000248095334c0;
 .timescale 0 0;
v0000024809532450_0 .var/2s "i", 31 0;
S_0000024809533e20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 14 30, 14 30 0, S_00000248095334c0;
 .timescale 0 0;
v0000024809531b90_0 .var/2s "i", 31 0;
S_0000024809534140 .scope module, "sign_ext_inst" "sign_extend" 5 118, 15 1 0, S_0000024809412e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v0000024809533210_0 .net *"_ivl_11", 0 0, L_000002480953a8a0;  1 drivers
v0000024809532090_0 .net *"_ivl_12", 51 0, L_000002480953a940;  1 drivers
v0000024809531ff0_0 .net *"_ivl_15", 6 0, L_00000248095386e0;  1 drivers
v0000024809532130_0 .net *"_ivl_17", 4 0, L_0000024809538780;  1 drivers
v0000024809531e10_0 .net *"_ivl_21", 0 0, L_0000024809538820;  1 drivers
v0000024809531870_0 .net *"_ivl_22", 50 0, L_000002480953b7a0;  1 drivers
v0000024809531910_0 .net *"_ivl_25", 0 0, L_000002480953aee0;  1 drivers
v00000248095319b0_0 .net *"_ivl_27", 0 0, L_000002480953bc00;  1 drivers
v0000024809531f50_0 .net *"_ivl_29", 5 0, L_000002480953b340;  1 drivers
v00000248095321d0_0 .net *"_ivl_3", 0 0, L_000002480953a260;  1 drivers
v0000024809531a50_0 .net *"_ivl_31", 3 0, L_000002480953b840;  1 drivers
L_000002480953c8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024809532310_0 .net/2u *"_ivl_32", 0 0, L_000002480953c8a8;  1 drivers
v00000248095324f0_0 .net *"_ivl_4", 51 0, L_000002480953a4e0;  1 drivers
v0000024809534750_0 .net *"_ivl_7", 11 0, L_000002480953a580;  1 drivers
v0000024809534d90_0 .net "imm_b", 63 0, L_000002480953c060;  1 drivers
v0000024809535a10_0 .net "imm_i", 63 0, L_000002480953a620;  1 drivers
v0000024809534610_0 .var "imm_out", 63 0;
v0000024809535d30_0 .net "imm_s", 63 0, L_0000024809538960;  1 drivers
v0000024809536050_0 .net "instr", 31 0, v000002480952d490_0;  alias, 1 drivers
v00000248095356f0_0 .net "opcode", 6 0, L_00000248095395e0;  1 drivers
E_000002480949feb0 .event anyedge, v00000248095356f0_0, v0000024809535d30_0, v0000024809534d90_0, v0000024809535a10_0;
L_00000248095395e0 .part v000002480952d490_0, 0, 7;
L_000002480953a260 .part v000002480952d490_0, 31, 1;
LS_000002480953a4e0_0_0 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_4 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_8 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_12 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_16 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_20 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_24 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_28 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_32 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_36 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_40 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_44 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_0_48 .concat [ 1 1 1 1], L_000002480953a260, L_000002480953a260, L_000002480953a260, L_000002480953a260;
LS_000002480953a4e0_1_0 .concat [ 4 4 4 4], LS_000002480953a4e0_0_0, LS_000002480953a4e0_0_4, LS_000002480953a4e0_0_8, LS_000002480953a4e0_0_12;
LS_000002480953a4e0_1_4 .concat [ 4 4 4 4], LS_000002480953a4e0_0_16, LS_000002480953a4e0_0_20, LS_000002480953a4e0_0_24, LS_000002480953a4e0_0_28;
LS_000002480953a4e0_1_8 .concat [ 4 4 4 4], LS_000002480953a4e0_0_32, LS_000002480953a4e0_0_36, LS_000002480953a4e0_0_40, LS_000002480953a4e0_0_44;
LS_000002480953a4e0_1_12 .concat [ 4 0 0 0], LS_000002480953a4e0_0_48;
L_000002480953a4e0 .concat [ 16 16 16 4], LS_000002480953a4e0_1_0, LS_000002480953a4e0_1_4, LS_000002480953a4e0_1_8, LS_000002480953a4e0_1_12;
L_000002480953a580 .part v000002480952d490_0, 20, 12;
L_000002480953a620 .concat [ 12 52 0 0], L_000002480953a580, L_000002480953a4e0;
L_000002480953a8a0 .part v000002480952d490_0, 31, 1;
LS_000002480953a940_0_0 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_4 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_8 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_12 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_16 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_20 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_24 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_28 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_32 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_36 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_40 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_44 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_0_48 .concat [ 1 1 1 1], L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0, L_000002480953a8a0;
LS_000002480953a940_1_0 .concat [ 4 4 4 4], LS_000002480953a940_0_0, LS_000002480953a940_0_4, LS_000002480953a940_0_8, LS_000002480953a940_0_12;
LS_000002480953a940_1_4 .concat [ 4 4 4 4], LS_000002480953a940_0_16, LS_000002480953a940_0_20, LS_000002480953a940_0_24, LS_000002480953a940_0_28;
LS_000002480953a940_1_8 .concat [ 4 4 4 4], LS_000002480953a940_0_32, LS_000002480953a940_0_36, LS_000002480953a940_0_40, LS_000002480953a940_0_44;
LS_000002480953a940_1_12 .concat [ 4 0 0 0], LS_000002480953a940_0_48;
L_000002480953a940 .concat [ 16 16 16 4], LS_000002480953a940_1_0, LS_000002480953a940_1_4, LS_000002480953a940_1_8, LS_000002480953a940_1_12;
L_00000248095386e0 .part v000002480952d490_0, 25, 7;
L_0000024809538780 .part v000002480952d490_0, 7, 5;
L_0000024809538960 .concat [ 5 7 52 0], L_0000024809538780, L_00000248095386e0, L_000002480953a940;
L_0000024809538820 .part v000002480952d490_0, 31, 1;
LS_000002480953b7a0_0_0 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_4 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_8 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_12 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_16 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_20 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_24 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_28 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_32 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_36 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_40 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_44 .concat [ 1 1 1 1], L_0000024809538820, L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_0_48 .concat [ 1 1 1 0], L_0000024809538820, L_0000024809538820, L_0000024809538820;
LS_000002480953b7a0_1_0 .concat [ 4 4 4 4], LS_000002480953b7a0_0_0, LS_000002480953b7a0_0_4, LS_000002480953b7a0_0_8, LS_000002480953b7a0_0_12;
LS_000002480953b7a0_1_4 .concat [ 4 4 4 4], LS_000002480953b7a0_0_16, LS_000002480953b7a0_0_20, LS_000002480953b7a0_0_24, LS_000002480953b7a0_0_28;
LS_000002480953b7a0_1_8 .concat [ 4 4 4 4], LS_000002480953b7a0_0_32, LS_000002480953b7a0_0_36, LS_000002480953b7a0_0_40, LS_000002480953b7a0_0_44;
LS_000002480953b7a0_1_12 .concat [ 3 0 0 0], LS_000002480953b7a0_0_48;
L_000002480953b7a0 .concat [ 16 16 16 3], LS_000002480953b7a0_1_0, LS_000002480953b7a0_1_4, LS_000002480953b7a0_1_8, LS_000002480953b7a0_1_12;
L_000002480953aee0 .part v000002480952d490_0, 31, 1;
L_000002480953bc00 .part v000002480952d490_0, 7, 1;
L_000002480953b340 .part v000002480952d490_0, 25, 6;
L_000002480953b840 .part v000002480952d490_0, 8, 4;
LS_000002480953c060_0_0 .concat [ 1 4 6 1], L_000002480953c8a8, L_000002480953b840, L_000002480953b340, L_000002480953bc00;
LS_000002480953c060_0_4 .concat [ 1 51 0 0], L_000002480953aee0, L_000002480953b7a0;
L_000002480953c060 .concat [ 12 52 0 0], LS_000002480953c060_0_0, LS_000002480953c060_0_4;
S_0000024809533970 .scope begin, "memory_dump" "memory_dump" 4 153, 4 153 0, S_00000248094c6710;
 .timescale -9 -12;
v000002480953a6c0_0 .var/i "i", 31 0;
S_00000248095342d0 .scope begin, "verification" "verification" 4 174, 4 174 0, S_00000248094c6710;
 .timescale -9 -12;
v000002480953aa80_0 .var/i "correct_count", 31 0;
S_00000248094c68a0 .scope module, "pipeline_performance_monitor" "pipeline_performance_monitor" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_mispredict";
    .port_info 4 /OUTPUT 32 "total_cycles";
    .port_info 5 /OUTPUT 32 "stall_cycles";
    .port_info 6 /OUTPUT 32 "branch_mispredicts";
o00000248094d7e08 .functor BUFZ 1, C4<z>; HiZ drive
v0000024809539900_0 .net "branch_mispredict", 0 0, o00000248094d7e08;  0 drivers
v000002480953a080_0 .var "branch_mispredicts", 31 0;
o00000248094d7e68 .functor BUFZ 1, C4<z>; HiZ drive
v00000248095390e0_0 .net "clk", 0 0, o00000248094d7e68;  0 drivers
o00000248094d7e98 .functor BUFZ 1, C4<z>; HiZ drive
v0000024809538dc0_0 .net "rst", 0 0, o00000248094d7e98;  0 drivers
o00000248094d7ec8 .functor BUFZ 1, C4<z>; HiZ drive
v000002480953a760_0 .net "stall", 0 0, o00000248094d7ec8;  0 drivers
v0000024809539720_0 .var "stall_cycles", 31 0;
v00000248095392c0_0 .var "total_cycles", 31 0;
E_000002480949f470 .event posedge, v0000024809538dc0_0, v00000248095390e0_0;
    .scope S_00000248095337e0;
T_0 ;
Ewait_0 .event/or E_000002480949f5b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000024809532bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000248095328b0_0;
    %store/vec4 v0000024809532590_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024809532270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024809531af0_0;
    %store/vec4 v0000024809532590_0, 0, 64;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024809532d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000024809532a90_0;
    %store/vec4 v0000024809532590_0, 0, 64;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000024809531af0_0;
    %addi 4, 0, 64;
    %store/vec4 v0000024809532590_0, 0, 64;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000248095337e0;
T_1 ;
    %wait E_000002480949bc70;
    %load/vec4 v0000024809531690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024809531af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024809532590_0;
    %assign/vec4 v0000024809531af0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000248093b10b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002480952ee30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002480952ee30_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000002480952ee30_0;
    %store/vec4a v000002480952eed0, 4, 0;
    %load/vec4 v000002480952ee30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480952ee30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 12 21 "$display", "Loading instruction memory from %s", P_000002480952fba0 {0 0 0};
    %vpi_call/w 12 22 "$readmemh", P_000002480952fba0, v000002480952eed0 {0 0 0};
    %vpi_call/w 12 25 "$display", "Loaded instructions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002480952ee30_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002480952ee30_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v000002480952ee30_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %ix/getv/s 4, v000002480952ee30_0;
    %load/vec4a v000002480952eed0, 4;
    %cmpi/ne 19, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %vpi_call/w 12 28 "$display", "  [%0d]: 0x%h = %b", v000002480952ee30_0, &A<v000002480952eed0, v000002480952ee30_0 >, &A<v000002480952eed0, v000002480952ee30_0 > {0 0 0};
T_2.5 ;
    %load/vec4 v000002480952ee30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480952ee30_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .thread T_2;
    .scope S_00000248094099b0;
T_3 ;
    %wait E_000002480949bc70;
    %load/vec4 v0000024809529f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_00000248093e42c0;
    %jmp t_0;
    .scope S_00000248093e42c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002480952a410_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002480952a410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002480952a410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809529c90, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002480952a410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002480952a410_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_00000248094099b0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024809529dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002480952aeb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024809529c90, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0000024809529d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %load/vec4 v000002480952aeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809529c90, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000024809529d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %load/vec4 v000002480952aeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809529c90, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0000024809529d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %load/vec4 v000002480952aeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809529c90, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000024809529d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %load/vec4 v000002480952aeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809529c90, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000248093b0f20;
T_4 ;
    %wait E_000002480949bc70;
    %load/vec4 v000002480952e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952e110_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002480952d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952dc10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002480952db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952e110_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002480952d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952dc10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002480952d5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002480952f330_0;
    %assign/vec4 v000002480952e110_0, 0;
    %load/vec4 v000002480952dcb0_0;
    %assign/vec4 v000002480952d490_0, 0;
    %load/vec4 v000002480952ea70_0;
    %assign/vec4 v000002480952dc10_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000248095334c0;
T_5 ;
    %fork t_3, S_0000024809533b00;
    %jmp t_2;
    .scope S_0000024809533b00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024809532450_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024809532450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000024809532450_0;
    %store/vec4a v0000024809532db0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024809532450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024809532450_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_00000248095334c0;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_00000248095334c0;
T_6 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809533030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_5, S_0000024809533e20;
    %jmp t_4;
    .scope S_0000024809533e20;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024809531b90_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000024809531b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000024809531b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809532db0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024809531b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024809531b90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_00000248095334c0;
t_4 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024809533170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v00000248095330d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000248095317d0_0;
    %load/vec4 v00000248095330d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024809532db0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024809534140;
T_7 ;
Ewait_1 .event/or E_000002480949feb0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000248095356f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0000024809535a10_0;
    %store/vec4 v0000024809534610_0, 0, 64;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000024809535d30_0;
    %store/vec4 v0000024809534610_0, 0, 64;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000024809534d90_0;
    %store/vec4 v0000024809534610_0, 0, 64;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000248093e4450;
T_8 ;
Ewait_2 .event/or E_000002480949be30, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %load/vec4 v0000024809529510_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000024809529830_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000024809529830_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000024809529830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v000002480952a230_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
T_8.20 ;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002480952b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809529fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002480952aa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002480952b1d0_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000248093b73e0;
T_9 ;
    %wait E_000002480949bc70;
    %load/vec4 v000002480952e4d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v000002480952c920_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002480952b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952ce20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952f010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002480952ed90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002480952d530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002480952df30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952f290_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952f1f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952b8e0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002480952be80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002480952bc00_0;
    %assign/vec4 v000002480952b7a0_0, 0;
    %load/vec4 v000002480952cd80_0;
    %assign/vec4 v000002480952c060_0, 0;
    %load/vec4 v000002480952cb00_0;
    %assign/vec4 v000002480952c7e0_0, 0;
    %load/vec4 v000002480952de90_0;
    %assign/vec4 v000002480952f0b0_0, 0;
    %load/vec4 v000002480952cc40_0;
    %assign/vec4 v000002480952cce0_0, 0;
    %load/vec4 v000002480952dd50_0;
    %assign/vec4 v000002480952e9d0_0, 0;
    %load/vec4 v000002480952e390_0;
    %assign/vec4 v000002480952dfd0_0, 0;
    %load/vec4 v000002480952bf20_0;
    %assign/vec4 v000002480952ce20_0, 0;
    %load/vec4 v000002480952e2f0_0;
    %assign/vec4 v000002480952f010_0, 0;
    %load/vec4 v000002480952e930_0;
    %assign/vec4 v000002480952ed90_0, 0;
    %load/vec4 v000002480952e070_0;
    %assign/vec4 v000002480952d530_0, 0;
    %load/vec4 v000002480952e1b0_0;
    %assign/vec4 v000002480952df30_0, 0;
    %load/vec4 v000002480952e890_0;
    %assign/vec4 v000002480952f290_0, 0;
    %load/vec4 v000002480952d710_0;
    %assign/vec4 v000002480952f1f0_0, 0;
    %load/vec4 v000002480952b840_0;
    %assign/vec4 v000002480952b8e0_0, 0;
    %load/vec4 v000002480952bde0_0;
    %assign/vec4 v000002480952be80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000248093b7250;
T_10 ;
Ewait_3 .event/or E_000002480949f830, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002480952ca60_0, 0, 2;
    %load/vec4 v000002480952b700_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v000002480952bfc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v000002480952bfc0_0;
    %load/vec4 v000002480952bac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002480952ca60_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002480952b480_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.8, 11;
    %load/vec4 v000002480952c600_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v000002480952c600_0;
    %load/vec4 v000002480952bac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v000002480952b700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v000002480952bfc0_0;
    %load/vec4 v000002480952bac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.9;
    %nor/r;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002480952ca60_0, 0, 2;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000248093b7250;
T_11 ;
Ewait_4 .event/or E_000002480949f0f0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002480952c240_0, 0, 2;
    %load/vec4 v000002480952b700_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v000002480952bfc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v000002480952bfc0_0;
    %load/vec4 v000002480952d000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002480952c240_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002480952b480_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.8, 11;
    %load/vec4 v000002480952c600_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v000002480952c600_0;
    %load/vec4 v000002480952d000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v000002480952b700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v000002480952bfc0_0;
    %load/vec4 v000002480952d000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.9;
    %nor/r;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002480952c240_0, 0, 2;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024809409820;
T_12 ;
Ewait_5 .event/or E_000002480949b330, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002480952b270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002480952a370_0, 0, 64;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0000024809529ab0_0;
    %load/vec4 v000002480952a2d0_0;
    %add;
    %store/vec4 v000002480952a370_0, 0, 64;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0000024809529ab0_0;
    %load/vec4 v000002480952a2d0_0;
    %sub;
    %store/vec4 v000002480952a370_0, 0, 64;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0000024809529ab0_0;
    %load/vec4 v000002480952a2d0_0;
    %and;
    %store/vec4 v000002480952a370_0, 0, 64;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0000024809529ab0_0;
    %load/vec4 v000002480952a2d0_0;
    %or;
    %store/vec4 v000002480952a370_0, 0, 64;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000248093bd3c0;
T_13 ;
    %wait E_000002480949bc70;
    %load/vec4 v000002480952d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c9c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952d0a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952c380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002480952bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952c100_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002480952ba20_0;
    %assign/vec4 v000002480952c2e0_0, 0;
    %load/vec4 v000002480952c4c0_0;
    %assign/vec4 v000002480952c6a0_0, 0;
    %load/vec4 v000002480952b660_0;
    %assign/vec4 v000002480952c1a0_0, 0;
    %load/vec4 v000002480952d280_0;
    %assign/vec4 v000002480952c9c0_0, 0;
    %load/vec4 v000002480952b5c0_0;
    %assign/vec4 v000002480952d0a0_0, 0;
    %load/vec4 v000002480952cf60_0;
    %assign/vec4 v000002480952c380_0, 0;
    %load/vec4 v000002480952bb60_0;
    %assign/vec4 v000002480952bca0_0, 0;
    %load/vec4 v000002480952d320_0;
    %assign/vec4 v000002480952c100_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000248093bd230;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248095298d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000248095298d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v00000248095298d0_0;
    %store/vec4a v000002480952b980, 4, 0;
    %load/vec4 v00000248095298d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248095298d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 9 30 "$readmemh", P_0000024809482648, v000002480952b980, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 9 32 "$display", "Data memory initialized:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248095298d0_0, 0, 32;
T_14.2 ;
    %load/vec4 v00000248095298d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call/w 9 34 "$display", "  ROM[%0d] = %0d", v00000248095298d0_0, &A<v000002480952b980, v00000248095298d0_0 > {0 0 0};
    %load/vec4 v00000248095298d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248095298d0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_00000248093bd230;
T_15 ;
    %wait E_000002480949f5f0;
    %load/vec4 v000002480952cba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v000002480952cec0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002480952cec0_0;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.3, 5;
    %load/vec4 v000002480952c560_0;
    %ix/getv 3, v000002480952cec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002480952b980, 0, 4;
    %vpi_call/w 9 43 "$display", "MEMORY WRITE: word_addr=%0d, data=%0d", v000002480952cec0_0, v000002480952c560_0 {0 0 0};
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000248093c2850;
T_16 ;
    %wait E_000002480949bc70;
    %load/vec4 v0000024809532770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024809532c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002480952da30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952e6b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002480952d8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002480952d7b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002480952d990_0;
    %assign/vec4 v0000024809532c70_0, 0;
    %load/vec4 v000002480952d670_0;
    %assign/vec4 v000002480952da30_0, 0;
    %load/vec4 v000002480952ddf0_0;
    %assign/vec4 v000002480952e6b0_0, 0;
    %load/vec4 v000002480952d850_0;
    %assign/vec4 v000002480952d8f0_0, 0;
    %load/vec4 v000002480952ef70_0;
    %assign/vec4 v000002480952d7b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024809412e50;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024809534bb0_0, 0, 32;
    %end;
    .thread T_17, $init;
    .scope S_0000024809412e50;
T_18 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024809534bb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000024809534bb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000024809534bb0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024809412e50;
T_19 ;
Ewait_6 .event/or E_000002480949a530, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0000024809537700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %load/vec4 v0000024809537b60_0;
    %store/vec4 v00000248095366c0_0, 0, 64;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000024809537b60_0;
    %store/vec4 v00000248095366c0_0, 0, 64;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000024809538b40_0;
    %store/vec4 v00000248095366c0_0, 0, 64;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v00000248095381a0_0;
    %store/vec4 v00000248095366c0_0, 0, 64;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000024809412e50;
T_20 ;
Ewait_7 .event/or E_000002480949a330, E_0x0;
    %wait Ewait_7;
    %load/vec4 v00000248095377a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %load/vec4 v0000024809537d40_0;
    %store/vec4 v0000024809537840_0, 0, 64;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0000024809537d40_0;
    %store/vec4 v0000024809537840_0, 0, 64;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0000024809538b40_0;
    %store/vec4 v0000024809537840_0, 0, 64;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v00000248095381a0_0;
    %store/vec4 v0000024809537840_0, 0, 64;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000024809412e50;
T_21 ;
Ewait_8 .event/or E_00000248094997f0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0000024809535330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809536c60_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v00000248095368a0_0;
    %store/vec4 v0000024809536c60_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v00000248095368a0_0;
    %nor/r;
    %store/vec4 v0000024809536c60_0, 0, 1;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809536c60_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000024809412e50;
T_22 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539fe0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024809534bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000024809534bb0_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000024809537de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v0000024809537f20_0;
    %nor/r;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call/w 5 272 "$display", "CYCLE %0d: STORE: SW x%d, %d(x%d) -> addr=%d, data=%d (fwd_a=%b, fwd_b=%b)", v0000024809534bb0_0, v0000024809536a80_0, v0000024809537340_0, v00000248095382e0_0, v0000024809534cf0_0, v0000024809537e80_0, v0000024809537700_0, v00000248095377a0_0 {0 0 0};
T_22.4 ;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_22.12, 4;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.12;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_22.11, 11;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.10, 10;
    %load/vec4 v0000024809537f20_0;
    %nor/r;
    %and;
T_22.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.9, 9;
    %load/vec4 v0000024809536760_0;
    %and;
T_22.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v00000248095382e0_0;
    %cmpi/e 1, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_22.16, 4;
    %load/vec4 v0000024809536a80_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.15, 9;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %vpi_call/w 5 282 "$display", "CYCLE %0d: *** FIBONACCI CALCULATION *** x%d = x%d + x%d = %d + %d = %d", v0000024809534bb0_0, v0000024809537ac0_0, v00000248095382e0_0, v0000024809536a80_0, v00000248095366c0_0, v0000024809537840_0, v0000024809534cf0_0 {0 0 0};
    %jmp T_22.14;
T_22.13 ;
    %vpi_call/w 5 286 "$display", "CYCLE %0d: ADD: x%d = x%d + x%d = %d + %d = %d", v0000024809534bb0_0, v0000024809537ac0_0, v00000248095382e0_0, v0000024809536a80_0, v00000248095366c0_0, v0000024809537840_0, v0000024809534cf0_0 {0 0 0};
T_22.14 ;
T_22.7 ;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_22.21, 4;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.20, 10;
    %load/vec4 v0000024809537f20_0;
    %nor/r;
    %and;
T_22.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.19, 9;
    %load/vec4 v0000024809536760_0;
    %and;
T_22.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %vpi_call/w 5 294 "$display", "CYCLE %0d: ADDI: x%d = x%d + %d = %d + %d = %d", v0000024809534bb0_0, v0000024809537ac0_0, v00000248095382e0_0, v0000024809537340_0, v00000248095366c0_0, v0000024809537340_0, v0000024809534cf0_0 {0 0 0};
T_22.17 ;
    %load/vec4 v0000024809537f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %vpi_call/w 5 301 "$display", "CYCLE %0d: RAW HAZARD STALL - ID(rs1=%d,rs2=%d) waits for EX(rd=%d,regwr=%b)", v0000024809534bb0_0, v0000024809537fc0_0, v00000248095373e0_0, v0000024809537ac0_0, v0000024809536760_0 {0 0 0};
T_22.22 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024809412e50;
T_23 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539fe0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024809534bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000024809534bb0_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000024809536760_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.7, 10;
    %load/vec4 v0000024809537f20_0;
    %nor/r;
    %and;
T_23.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_23.12, 4;
    %load/vec4 v00000248095382e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.11, 10;
    %load/vec4 v0000024809536a80_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0000024809534bb0_0;
    %subi 7, 0, 32;
    %pushi/vec4 17, 0, 32;
    %div/s;
    %addi 1, 0, 32;
    %vpi_call/w 5 313 "$display", "CYCLE %0d: *** EX_FIBONACCI_ALU *** rd=x%d, result=%d (0x%h) [Fib(%d)]", v0000024809534bb0_0, v0000024809537ac0_0, v0000024809534cf0_0, v0000024809534cf0_0, S<0,vec4,s32> {1 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 5 316 "$display", "CYCLE %0d: EX_STAGE_ALU: rd=x%d, ALU_result=%d (0x%h)", v0000024809534bb0_0, v0000024809537ac0_0, v0000024809534cf0_0, v0000024809534cf0_0 {0 0 0};
T_23.9 ;
T_23.4 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000248094c6710;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024809538fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024809538d20_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_00000248094c6710;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809538f00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024809538f00_0, 0, 1;
    %delay 5000, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_00000248094c6710;
T_26 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024809538fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024809538d20_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000024809538fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024809538fa0_0, 0;
    %load/vec4 v0000024809539400_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.4, 8;
    %load/vec4 v00000248095364e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.5, 10;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0000024809538fa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_26.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.4;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000024809538d20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024809538d20_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000248094c6710;
T_27 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539d60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024809538fa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0000024809538fa0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 4 47 "$display", "CYCLE %0d: (Instructions: %0d)", v0000024809538fa0_0, v0000024809538d20_0 {0 0 0};
    %vpi_call/w 4 48 "$display", "  IF: PC=%016h, Instr=%08h", v0000024809537160_0, v00000248095370c0_0 {0 0 0};
    %vpi_call/w 4 49 "$display", "  ID: PC=%016h, Instr=%08h, rs1=%2d, rs2=%2d, rd=%2d", v0000024809538240_0, v0000024809536800_0, v0000024809537fc0_0, v00000248095373e0_0, v0000024809536bc0_0 {0 0 0};
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.9, 12;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.8, 11;
    %load/vec4 v00000248095382e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.7, 10;
    %load/vec4 v0000024809536a80_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0000024809534cf0_0;
    %load/vec4 v00000248095366c0_0;
    %load/vec4 v0000024809537840_0;
    %load/vec4 v0000024809534cf0_0;
    %vpi_call/w 4 56 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d *** FIBONACCI: x1(%0d) + x2(%0d) = %0d ***", S<3,vec4,s64>, v0000024809537de0_0, v00000248095378e0_0, v0000024809537ac0_0, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {4 0 0};
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0000024809536760_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.16, 12;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.16;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.15, 11;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.14, 10;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.13, 9;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0000024809534cf0_0;
    %load/vec4 v00000248095366c0_0;
    %load/vec4 v0000024809537840_0;
    %load/vec4 v0000024809534cf0_0;
    %vpi_call/w 4 63 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d *** ADD: x%0d + x%0d = %0d ***", S<3,vec4,s64>, v0000024809537de0_0, v00000248095378e0_0, v0000024809537ac0_0, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {4 0 0};
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v0000024809534cf0_0;
    %vpi_call/w 4 68 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d", S<0,vec4,s64>, v0000024809537de0_0, v00000248095378e0_0, v0000024809537ac0_0 {1 0 0};
T_27.12 ;
T_27.5 ;
    %load/vec4 v00000248095381a0_0;
    %vpi_call/w 4 73 "$display", "  MEM: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d", S<0,vec4,s64>, v00000248095364e0_0, v00000248095375c0_0, v0000024809537200_0 {1 0 0};
    %load/vec4 v0000024809539400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.17, 8;
    %load/vec4 v0000024809538b40_0;
    %vpi_call/w 4 78 "$display", "  WB: rd=%2d, data=%0d, RegWrite=%b *** INSTRUCTION COMPLETED ***", v000002480953a9e0_0, S<0,vec4,s64>, v0000024809539400_0 {1 0 0};
    %jmp T_27.18;
T_27.17 ;
    %load/vec4 v0000024809538b40_0;
    %vpi_call/w 4 81 "$display", "  WB: rd=%2d, data=%0d, RegWrite=%b", v000002480953a9e0_0, S<0,vec4,s64>, v0000024809539400_0 {1 0 0};
T_27.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 86 "$display", "  Fib Registers: x1=%20d, x2=%20d, x3=%20d, x5=%20d, x31=%20d", S<4,vec4,s64>, S<3,vec4,s64>, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {5 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 89 "$display", "  Loop Registers: x4=%20d, x27=%20d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
    %vpi_call/w 4 91 "$display", "  Hazard stall: %b", v0000024809537f20_0 {0 0 0};
    %load/vec4 v0000024809536800_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_27.25, 4;
    %load/vec4 v0000024809536800_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.25;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.24, 12;
    %load/vec4 v0000024809536800_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.24;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.23, 11;
    %load/vec4 v0000024809537fc0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.22, 10;
    %load/vec4 v00000248095373e0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.21, 9;
    %load/vec4 v0000024809536bc0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %vpi_call/w 4 96 "$display", "  *** FIBONACCI ADD: x%0d = x%0d + x%0d ***", v0000024809536bc0_0, v0000024809537fc0_0, v00000248095373e0_0 {0 0 0};
T_27.19 ;
    %vpi_call/w 4 99 "$display", "\000" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000248094c6710;
T_28 ;
    %wait E_000002480949f5f0;
    %load/vec4 v0000024809539d60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024809538fa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_28.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0000024809538fa0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_28.11, 4;
    %load/vec4 v00000248095369e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_28.10, 13;
    %load/vec4 v00000248095369e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_28.9, 12;
    %load/vec4 v00000248095382e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_28.8, 11;
    %load/vec4 v0000024809536a80_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.7, 10;
    %load/vec4 v0000024809537ac0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v0000024809536760_0;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0000024809538fa0_0;
    %pushi/vec4 17, 0, 32;
    %div/s;
    %load/vec4 v0000024809534cf0_0;
    %vpi_call/w 4 110 "$display", ">>> CYCLE %0d: FIBONACCI RESULT COMPUTED: Fib(%0d) = %0d <<<", v0000024809538fa0_0, S<1,vec4,s32>, S<0,vec4,s64> {2 0 0};
T_28.4 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000248094c6710;
T_29 ;
    %vpi_call/w 4 118 "$dumpfile", "pipelined_fibo.vcd" {0 0 0};
    %vpi_call/w 4 119 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000248094c6710 {0 0 0};
    %vpi_call/w 4 121 "$display", "=== RISC-V Pipelined Fibonacci Test (SIGNED DECIMAL DEBUG) ===" {0 0 0};
    %vpi_call/w 4 122 "$display", "Testing pipelined processor with signed decimal display" {0 0 0};
    %vpi_call/w 4 123 "$display", "==============================================================" {0 0 0};
    %vpi_call/w 4 124 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809538f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024809539d60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024809539d60_0, 0, 1;
    %vpi_call/w 4 133 "$display", "Reset released, starting Fibonacci calculation..." {0 0 0};
    %vpi_call/w 4 134 "$display", "\000" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 4 140 "$display", "=== FINAL RESULTS ===" {0 0 0};
    %load/vec4 v0000024809539040_0;
    %vpi_call/w 4 141 "$display", "Debug output (Register 31): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 142 "$display", "Register 1 (Fib n-1): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 143 "$display", "Register 2 (Fib n):   %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 144 "$display", "Register 3 (Fib n+1): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 145 "$display", "Register 4 (limit):   %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 146 "$display", "Register 5 (addr):    %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024809532db0, 4;
    %vpi_call/w 4 147 "$display", "Register 27 (diff):   %0d", S<0,vec4,s64> {1 0 0};
    %vpi_call/w 4 148 "$display", "\000" {0 0 0};
    %vpi_call/w 4 151 "$display", "=== FIBONACCI SEQUENCE IN MEMORY ===" {0 0 0};
    %vpi_call/w 4 152 "$display", "Memory dump (first 20 locations):" {0 0 0};
    %fork t_7, S_0000024809533970;
    %jmp t_6;
    .scope S_0000024809533970;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002480953a6c0_0, 0, 32;
T_29.0 ;
    %load/vec4 v000002480953a6c0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 4, v000002480953a6c0_0;
    %load/vec4a v000002480952b980, 4;
    %vpi_call/w 4 156 "$display", "  mem[%0d] = %0d", v000002480953a6c0_0, S<0,vec4,s64> {1 0 0};
    %load/vec4 v000002480953a6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953a6c0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_00000248094c6710;
t_6 %join;
    %vpi_call/w 4 159 "$display", "\000" {0 0 0};
    %vpi_call/w 4 162 "$display", "Expected vs Actual:" {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.2, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %vpi_call/w 4 163 "$display", " Fib(1) = 1 [%s] (at word addr 2)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.4, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.5, 8;
T_29.4 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.5, 8;
 ; End of false expr.
    %blend;
T_29.5;
    %vpi_call/w 4 164 "$display", " Fib(2) = 1 [%s] (at word addr 3)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 2, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.6, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.7, 8;
T_29.6 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.7, 8;
 ; End of false expr.
    %blend;
T_29.7;
    %vpi_call/w 4 165 "$display", " Fib(3) = 2 [%s] (at word addr 4)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 3, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.8, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %vpi_call/w 4 166 "$display", " Fib(4) = 3 [%s] (at word addr 5)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 5, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %vpi_call/w 4 167 "$display", " Fib(5) = 5 [%s] (at word addr 6)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 8, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %vpi_call/w 4 168 "$display", " Fib(6) = 8 [%s] (at word addr 7)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 13, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.14, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.15, 8;
T_29.14 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.15, 8;
 ; End of false expr.
    %blend;
T_29.15;
    %vpi_call/w 4 169 "$display", " Fib(7) = 13 [%s] (at word addr 8)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 21, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.16, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.17, 8;
T_29.16 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.17, 8;
 ; End of false expr.
    %blend;
T_29.17;
    %vpi_call/w 4 170 "$display", " Fib(8) = 21 [%s] (at word addr 9)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 34, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.18, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.19, 8;
T_29.18 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.19, 8;
 ; End of false expr.
    %blend;
T_29.19;
    %vpi_call/w 4 171 "$display", " Fib(9) = 34 [%s] (at word addr 10)", S<0,vec4,u56> {1 0 0};
    %fork t_9, S_00000248095342d0;
    %jmp t_8;
    .scope S_00000248095342d0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_29.20, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.20 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_29.22, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.22 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 2, 0, 64;
    %jmp/0xz  T_29.24, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.24 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 3, 0, 64;
    %jmp/0xz  T_29.26, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.26 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 5, 0, 64;
    %jmp/0xz  T_29.28, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.28 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 8, 0, 64;
    %jmp/0xz  T_29.30, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.30 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 13, 0, 64;
    %jmp/0xz  T_29.32, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.32 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 21, 0, 64;
    %jmp/0xz  T_29.34, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.34 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002480952b980, 4;
    %cmpi/e 34, 0, 64;
    %jmp/0xz  T_29.36, 4;
    %load/vec4 v000002480953aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002480953aa80_0, 0, 32;
T_29.36 ;
    %vpi_call/w 4 187 "$display", "\000" {0 0 0};
    %vpi_call/w 4 188 "$display", "Verification: %0d/9 correct values", v000002480953aa80_0 {0 0 0};
    %load/vec4 v000002480953aa80_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_29.38, 4;
    %vpi_call/w 4 190 "$display", "SUCCESS: Fibonacci calculation is working!" {0 0 0};
    %jmp T_29.39;
T_29.38 ;
    %vpi_call/w 4 192 "$display", "ERROR: Some Fibonacci values are incorrect!" {0 0 0};
T_29.39 ;
    %end;
    .scope S_00000248094c6710;
t_8 %join;
    %vpi_call/w 4 196 "$display", "\000" {0 0 0};
    %vpi_call/w 4 197 "$display", "=== PIPELINE PERFORMANCE STATISTICS ===" {0 0 0};
    %vpi_call/w 4 198 "$display", "Total cycles executed: %0d", v0000024809538fa0_0 {0 0 0};
    %vpi_call/w 4 199 "$display", "Total instructions completed: %0d", v0000024809538d20_0 {0 0 0};
    %fork t_11, S_0000024809412cc0;
    %jmp t_10;
    .scope S_0000024809412cc0;
t_11 ;
    %load/vec4 v0000024809538d20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.40, 5;
    %load/vec4 v0000024809538fa0_0;
    %cvt/rv/s;
    %load/vec4 v0000024809538d20_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000024809529b50_0;
    %vpi_call/w 4 204 "$display", "Cycles Per Instruction (CPI): %.3f", v0000024809529b50_0 {0 0 0};
    %load/vec4 v0000024809538d20_0;
    %cvt/rv/s;
    %load/vec4 v0000024809538fa0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 205 "$display", "Instructions Per Cycle (IPC): %.3f", W<0,r> {0 1 0};
    %jmp T_29.41;
T_29.40 ;
    %vpi_call/w 4 207 "$display", "ERROR: No instructions completed!" {0 0 0};
T_29.41 ;
    %end;
    .scope S_00000248094c6710;
t_10 %join;
    %vpi_call/w 4 211 "$finish" {0 0 0};
    %end;
    .thread T_29;
    .scope S_00000248094c68a0;
T_30 ;
    %wait E_000002480949f470;
    %load/vec4 v0000024809538dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000248095392c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000248095392c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000248095392c0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000248094c68a0;
T_31 ;
    %wait E_000002480949f470;
    %load/vec4 v0000024809538dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024809539720_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002480953a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000024809539720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024809539720_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000248094c68a0;
T_32 ;
    %wait E_000002480949f470;
    %load/vec4 v0000024809538dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002480953a080_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000024809539900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002480953a080_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002480953a080_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "src/hazard_detection_unit.sv";
    "testbench/pipeline_cpu_tb.sv";
    "src/pipelined_cpu.sv";
    "src/alu.sv";
    "src/branch_predictor.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/pipeline_registers.sv";
    "src/forwarding_unit.sv";
    "src/instr_mem.sv";
    "src/pc_pipelined.sv";
    "src/reg_file.sv";
    "src/sign_extend.sv";
    "src/pipeline_performance_monitor.sv";
