[15:49:50.053] <TB2>     INFO: *** Welcome to pxar ***
[15:49:50.053] <TB2>     INFO: *** Today: 2016/06/08
[15:49:50.059] <TB2>     INFO: *** Version: b2a7-dirty
[15:49:50.060] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:49:50.060] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:49:50.060] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//defaultMaskFile.dat
[15:49:50.060] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C15.dat
[15:49:50.139] <TB2>     INFO:         clk: 4
[15:49:50.139] <TB2>     INFO:         ctr: 4
[15:49:50.139] <TB2>     INFO:         sda: 19
[15:49:50.139] <TB2>     INFO:         tin: 9
[15:49:50.139] <TB2>     INFO:         level: 15
[15:49:50.139] <TB2>     INFO:         triggerdelay: 0
[15:49:50.139] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:49:50.139] <TB2>     INFO: Log level: DEBUG
[15:49:50.149] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:49:50.157] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:49:50.160] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:49:50.163] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:49:51.718] <TB2>     INFO: DUT info: 
[15:49:51.718] <TB2>     INFO: The DUT currently contains the following objects:
[15:49:51.718] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:49:51.718] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:49:51.718] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:49:51.718] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:49:51.718] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.718] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.718] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.718] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.718] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.718] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:49:51.719] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:49:51.720] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:49:51.721] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31653888
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d3bf90
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1cb0770
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1715d94010
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f171bfff510
[15:49:51.723] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31719424 fPxarMemory = 0x7f1715d94010
[15:49:51.724] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[15:49:51.725] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[15:49:51.725] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[15:49:51.725] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:49:52.126] <TB2>     INFO: enter 'restricted' command line mode
[15:49:52.126] <TB2>     INFO: enter test to run
[15:49:52.126] <TB2>     INFO:   test: FPIXTest no parameter change
[15:49:52.126] <TB2>     INFO:   running: fpixtest
[15:49:52.126] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:49:52.129] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:49:52.129] <TB2>     INFO: ######################################################################
[15:49:52.129] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:49:52.129] <TB2>     INFO: ######################################################################
[15:49:52.132] <TB2>     INFO: ######################################################################
[15:49:52.132] <TB2>     INFO: PixTestPretest::doTest()
[15:49:52.132] <TB2>     INFO: ######################################################################
[15:49:52.135] <TB2>     INFO:    ----------------------------------------------------------------------
[15:49:52.135] <TB2>     INFO:    PixTestPretest::programROC() 
[15:49:52.135] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:10.151] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:50:10.151] <TB2>     INFO: IA differences per ROC:  16.9 16.9 17.7 17.7 19.3 17.7 18.5 18.5 19.3 17.7 18.5 16.9 18.5 18.5 19.3 18.5
[15:50:10.227] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:10.228] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:50:10.228] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:10.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:50:10.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[15:50:10.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[15:50:10.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  86 Ia 23.8187 mA
[15:50:10.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  87 Ia 24.6187 mA
[15:50:10.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[15:50:10.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[15:50:11.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  86 Ia 24.6187 mA
[15:50:11.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 23.8187 mA
[15:50:11.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 23.8187 mA
[15:50:11.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.8187 mA
[15:50:11.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  86 Ia 23.8187 mA
[15:50:11.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  87 Ia 24.6187 mA
[15:50:11.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[15:50:11.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[15:50:11.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  86 Ia 24.6187 mA
[15:50:11.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[15:50:12.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[15:50:12.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[15:50:12.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[15:50:12.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[15:50:12.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[15:50:12.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[15:50:12.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 23.8187 mA
[15:50:12.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 24.6187 mA
[15:50:12.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[15:50:12.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[15:50:13.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[15:50:13.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[15:50:13.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 23.8187 mA
[15:50:13.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 24.6187 mA
[15:50:13.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[15:50:13.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[15:50:13.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[15:50:13.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[15:50:13.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[15:50:13.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[15:50:14.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[15:50:14.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[15:50:14.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[15:50:14.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[15:50:14.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 24.6187 mA
[15:50:14.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[15:50:14.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[15:50:14.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 24.6187 mA
[15:50:14.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  79 Ia 23.8187 mA
[15:50:14.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[15:50:15.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[15:50:15.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 24.6187 mA
[15:50:15.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 25.4188 mA
[15:50:15.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  71 Ia 23.8187 mA
[15:50:15.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  72 Ia 23.8187 mA
[15:50:15.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  73 Ia 23.8187 mA
[15:50:15.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  74 Ia 24.6187 mA
[15:50:15.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  71 Ia 23.8187 mA
[15:50:15.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  72 Ia 23.8187 mA
[15:50:15.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  73 Ia 23.8187 mA
[15:50:16.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 24.6187 mA
[15:50:16.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  71 Ia 23.8187 mA
[15:50:16.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  72 Ia 23.8187 mA
[15:50:16.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  73 Ia 24.6187 mA
[15:50:16.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[15:50:16.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[15:50:16.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[15:50:16.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 23.8187 mA
[15:50:16.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 24.6187 mA
[15:50:17.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 23.8187 mA
[15:50:17.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 23.8187 mA
[15:50:17.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 24.6187 mA
[15:50:17.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  79 Ia 23.0188 mA
[15:50:17.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 25.4188 mA
[15:50:17.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.0188 mA
[15:50:17.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 24.6187 mA
[15:50:17.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[15:50:17.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 24.6187 mA
[15:50:17.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[15:50:18.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[15:50:18.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 24.6187 mA
[15:50:18.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[15:50:18.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[15:50:18.435] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[15:50:18.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[15:50:18.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 24.6187 mA
[15:50:18.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[15:50:18.837] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[15:50:18.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[15:50:19.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[15:50:19.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[15:50:19.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[15:50:19.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[15:50:19.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[15:50:19.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[15:50:19.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[15:50:19.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[15:50:19.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[15:50:19.953] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[15:50:20.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[15:50:20.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[15:50:20.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[15:50:20.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 24.6187 mA
[15:50:20.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  73 Ia 23.8187 mA
[15:50:20.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[15:50:20.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[15:50:20.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[15:50:20.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 24.6187 mA
[15:50:20.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[15:50:21.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[15:50:21.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 24.6187 mA
[15:50:21.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  73 Ia 23.8187 mA
[15:50:21.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[15:50:21.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[15:50:21.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[15:50:21.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 23.8187 mA
[15:50:21.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 23.8187 mA
[15:50:21.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  83 Ia 24.6187 mA
[15:50:21.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.8187 mA
[15:50:22.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.8187 mA
[15:50:22.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  82 Ia 24.6187 mA
[15:50:22.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[15:50:22.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 23.8187 mA
[15:50:22.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 23.8187 mA
[15:50:22.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[15:50:22.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[15:50:22.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.8187 mA
[15:50:22.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 24.6187 mA
[15:50:22.986] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[15:50:23.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[15:50:23.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 23.8187 mA
[15:50:23.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 24.6187 mA
[15:50:23.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[15:50:23.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[15:50:23.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[15:50:23.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[15:50:23.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[15:50:23.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[15:50:23.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[15:50:24.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[15:50:24.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 23.8187 mA
[15:50:24.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.8187 mA
[15:50:24.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 23.8187 mA
[15:50:24.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  86 Ia 24.6187 mA
[15:50:24.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[15:50:24.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 23.8187 mA
[15:50:24.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  85 Ia 24.6187 mA
[15:50:24.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 23.8187 mA
[15:50:25.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[15:50:25.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[15:50:25.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[15:50:25.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[15:50:25.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[15:50:25.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.8187 mA
[15:50:25.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 24.6187 mA
[15:50:25.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[15:50:25.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[15:50:25.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[15:50:26.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 24.6187 mA
[15:50:26.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[15:50:26.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[15:50:26.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[15:50:26.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[15:50:26.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[15:50:26.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[15:50:26.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[15:50:26.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 23.8187 mA
[15:50:26.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 24.6187 mA
[15:50:27.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[15:50:27.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[15:50:27.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 23.8187 mA
[15:50:27.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.8187 mA
[15:50:27.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[15:50:27.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[15:50:27.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[15:50:27.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 24.6187 mA
[15:50:27.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[15:50:27.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[15:50:28.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[15:50:28.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[15:50:28.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[15:50:28.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[15:50:28.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 24.6187 mA
[15:50:28.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[15:50:28.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[15:50:28.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[15:50:28.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[15:50:28.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[15:50:29.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.6187 mA
[15:50:29.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[15:50:29.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[15:50:29.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 24.6187 mA
[15:50:29.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 23.8187 mA
[15:50:29.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[15:50:29.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[15:50:29.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 24.6187 mA
[15:50:29.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  87
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  73
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[15:50:29.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  73
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[15:50:29.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[15:50:31.620] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[15:50:31.620] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  19.3  20.1  19.3  18.5  18.5  19.3  18.5  18.5  18.5  19.3  18.5  19.3
[15:50:31.655] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:31.656] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:50:31.656] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:31.796] <TB2>     INFO: Expecting 231680 events.
[15:50:40.085] <TB2>     INFO: 231680 events read in total (7572ms).
[15:50:40.243] <TB2>     INFO: Test took 8584ms.
[15:50:40.445] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 77 and Delta(CalDel) = 64
[15:50:40.449] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:50:40.453] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 67 and Delta(CalDel) = 63
[15:50:40.457] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 70 and Delta(CalDel) = 62
[15:50:40.460] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 63
[15:50:40.463] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 60
[15:50:40.467] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 73 and Delta(CalDel) = 61
[15:50:40.471] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 64
[15:50:40.474] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 103 and Delta(CalDel) = 63
[15:50:40.477] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 60
[15:50:40.481] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 61
[15:50:40.485] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 74 and Delta(CalDel) = 62
[15:50:40.488] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:50:40.492] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 59
[15:50:40.495] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 66 and Delta(CalDel) = 62
[15:50:40.501] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:50:40.542] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:50:40.579] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:40.579] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:50:40.579] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:40.716] <TB2>     INFO: Expecting 231680 events.
[15:50:49.018] <TB2>     INFO: 231680 events read in total (7588ms).
[15:50:49.022] <TB2>     INFO: Test took 8439ms.
[15:50:49.043] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[15:50:49.361] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[15:50:49.366] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31
[15:50:49.369] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[15:50:49.373] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[15:50:49.376] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[15:50:49.382] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:50:49.386] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32.5
[15:50:49.390] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31.5
[15:50:49.394] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[15:50:49.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:50:49.402] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[15:50:49.406] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[15:50:49.409] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 28
[15:50:49.413] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[15:50:49.417] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[15:50:49.449] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:50:49.449] <TB2>     INFO: CalDel:      146   145   156   144   155   134   143   150   128   138   143   133   139   135   139   135
[15:50:49.449] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:50:49.453] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat
[15:50:49.453] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C1.dat
[15:50:49.453] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C2.dat
[15:50:49.453] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C3.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C4.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C5.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C6.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C7.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C8.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C9.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C10.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C11.dat
[15:50:49.454] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C12.dat
[15:50:49.455] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C13.dat
[15:50:49.455] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C14.dat
[15:50:49.455] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:50:49.455] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:50:49.455] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:50:49.455] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:50:49.455] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:50:49.539] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:50:49.539] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:50:49.539] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:50:49.540] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:50:49.542] <TB2>     INFO: ######################################################################
[15:50:49.542] <TB2>     INFO: PixTestTiming::doTest()
[15:50:49.542] <TB2>     INFO: ######################################################################
[15:50:49.542] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:49.542] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:50:49.542] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:49.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:50:51.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:50:53.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:50:55.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:50:58.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:51:00.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:51:02.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:51:05.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:51:07.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:51:08.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:51:11.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:51:13.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:51:15.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:51:17.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:51:20.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:51:22.532] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:51:24.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:51:26.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:51:27.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:51:29.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:51:30.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:51:32.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:51:33.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:51:35.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:51:37.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:51:40.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:51:43.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:51:46.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:51:49.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:52:01.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:52:04.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:52:07.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:52:10.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:52:11.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:52:13.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:52:15.011] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:52:16.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:52:18.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:52:19.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:52:21.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:52:22.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:52:24.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:52:26.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:52:27.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:52:41.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:52:43.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:52:45.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:52:48.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:52:50.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:52:52.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:52:54.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:52:57.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:52:59.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:53:01.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:53:03.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:53:06.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:53:08.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:53:10.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:53:13.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:53:15.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:53:17.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:53:19.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:53:22.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:53:24.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:53:26.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:53:28.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:53:31.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:53:33.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:53:35.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:53:38.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:53:40.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:53:42.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:53:44.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:53:47.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:53:49.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:53:51.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:53:53.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:53:56.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:53:58.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:54:00.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:54:03.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:54:04.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:54:06.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:54:07.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:54:09.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:54:10.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:54:12.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:54:13.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:54:15.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:54:17.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:54:19.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:54:21.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:54:23.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:54:25.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:54:26.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:54:28.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:54:31.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:54:32.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:54:34.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:54:35.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:54:37.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:54:38.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:54:40.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:54:41.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:54:43.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:54:45.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:54:47.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:54:48.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:54:50.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:54:52.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:54:53.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:54:55.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:54:57.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:54:59.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:55:01.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:55:03.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:55:06.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:55:08.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:55:10.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:55:12.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:55:15.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:55:17.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:55:19.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:55:22.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:55:24.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:55:26.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:55:28.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:55:31.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:55:33.808] <TB2>     INFO: TBM Phase Settings: 240
[15:55:33.808] <TB2>     INFO: 400MHz Phase: 4
[15:55:33.808] <TB2>     INFO: 160MHz Phase: 7
[15:55:33.808] <TB2>     INFO: Functional Phase Area: 4
[15:55:33.811] <TB2>     INFO: Test took 284269 ms.
[15:55:33.811] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:55:33.811] <TB2>     INFO:    ----------------------------------------------------------------------
[15:55:33.811] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:55:33.811] <TB2>     INFO:    ----------------------------------------------------------------------
[15:55:33.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:55:36.833] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:55:38.739] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:55:40.635] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:55:42.720] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:55:44.616] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:55:46.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:55:48.595] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:55:50.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:55:51.827] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:55:53.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:55:54.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:55:56.403] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:55:57.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:55:59.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:56:00.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:56:02.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:56:04.035] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:56:05.558] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:56:07.836] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:56:10.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:56:12.389] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:56:14.663] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:56:16.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:56:18.457] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:56:19.979] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:56:21.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:56:23.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:56:26.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:56:28.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:56:30.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:56:32.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:56:34.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:56:35.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:56:37.428] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:56:39.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:56:41.975] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:56:44.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:56:46.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:56:48.796] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:56:50.317] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:56:51.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:56:53.358] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:56:55.637] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:56:57.911] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:57:00.183] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:57:02.458] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:57:04.734] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:57:06.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:57:07.772] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:57:09.293] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:57:11.566] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:57:13.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:57:16.114] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:57:18.387] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:57:20.660] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:57:22.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:57:23.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:57:25.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:57:26.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:57:28.264] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:57:29.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:57:31.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:57:32.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:57:34.729] <TB2>     INFO: ROC Delay Settings: 228
[15:57:34.730] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:57:34.730] <TB2>     INFO: ROC Port 0 Delay: 4
[15:57:34.730] <TB2>     INFO: ROC Port 1 Delay: 4
[15:57:34.730] <TB2>     INFO: Functional ROC Area: 5
[15:57:34.732] <TB2>     INFO: Test took 120921 ms.
[15:57:34.732] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:57:34.733] <TB2>     INFO:    ----------------------------------------------------------------------
[15:57:34.733] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:57:34.733] <TB2>     INFO:    ----------------------------------------------------------------------
[15:57:35.879] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 a101 80b1 4089 4089 4089 4089 4089 4089 4089 4089 e062 c000 
[15:57:35.880] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a102 80c0 4088 4088 4088 4088 4089 4088 4089 4089 e022 c000 
[15:57:35.880] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a103 8000 4088 4088 4089 4089 4088 4089 4088 4088 e022 c000 
[15:57:35.880] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:57:50.225] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:50.225] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:58:04.551] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:04.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:58:18.803] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:18.804] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:58:33.048] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:33.048] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:58:47.294] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:47.294] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:59:01.459] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:01.459] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:59:15.632] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:15.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:59:29.813] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:29.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:59:44.050] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:44.050] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:59:58.390] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:58.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:58.782] <TB2>     INFO: Decoding statistics:
[15:59:58.782] <TB2>     INFO:   General information:
[15:59:58.782] <TB2>     INFO: 	 16bit words read:         240000000
[15:59:58.782] <TB2>     INFO: 	 valid events total:       20000000
[15:59:58.782] <TB2>     INFO: 	 empty events:             20000000
[15:59:58.782] <TB2>     INFO: 	 valid events with pixels: 0
[15:59:58.782] <TB2>     INFO: 	 valid pixel hits:         0
[15:59:58.782] <TB2>     INFO:   Event errors: 	           0
[15:59:58.782] <TB2>     INFO: 	 start marker:             0
[15:59:58.782] <TB2>     INFO: 	 stop marker:              0
[15:59:58.782] <TB2>     INFO: 	 overflow:                 0
[15:59:58.782] <TB2>     INFO: 	 invalid 5bit words:       0
[15:59:58.782] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:59:58.782] <TB2>     INFO:   TBM errors: 		           0
[15:59:58.782] <TB2>     INFO: 	 flawed TBM headers:       0
[15:59:58.782] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:59:58.782] <TB2>     INFO: 	 event ID mismatches:      0
[15:59:58.782] <TB2>     INFO:   ROC errors: 		           0
[15:59:58.782] <TB2>     INFO: 	 missing ROC header(s):    0
[15:59:58.782] <TB2>     INFO: 	 misplaced readback start: 0
[15:59:58.782] <TB2>     INFO:   Pixel decoding errors:	   0
[15:59:58.782] <TB2>     INFO: 	 pixel data incomplete:    0
[15:59:58.782] <TB2>     INFO: 	 pixel address:            0
[15:59:58.782] <TB2>     INFO: 	 pulse height fill bit:    0
[15:59:58.782] <TB2>     INFO: 	 buffer corruption:        0
[15:59:58.782] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.782] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:59:58.783] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.783] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.783] <TB2>     INFO:    Read back bit status: 1
[15:59:58.783] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.783] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.783] <TB2>     INFO:    Timings are good!
[15:59:58.783] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:58.783] <TB2>     INFO: Test took 144051 ms.
[15:59:58.783] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:59:58.783] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:59:58.783] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:59:58.783] <TB2>     INFO: PixTestTiming::doTest took 549243 ms.
[15:59:58.783] <TB2>     INFO: PixTestTiming::doTest() done
[15:59:58.783] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:59:58.783] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:59:58.783] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:59:58.783] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:59:58.784] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:59:58.784] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:59:58.784] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:59:59.136] <TB2>     INFO: ######################################################################
[15:59:59.136] <TB2>     INFO: PixTestAlive::doTest()
[15:59:59.136] <TB2>     INFO: ######################################################################
[15:59:59.140] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:59.140] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:59:59.140] <TB2>     INFO:    ----------------------------------------------------------------------
[15:59:59.142] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:59:59.488] <TB2>     INFO: Expecting 41600 events.
[16:00:03.550] <TB2>     INFO: 41600 events read in total (3348ms).
[16:00:03.551] <TB2>     INFO: Test took 4409ms.
[16:00:03.559] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:03.559] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:00:03.559] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:00:03.940] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:00:03.940] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:00:03.940] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:00:03.944] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:03.944] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:00:03.944] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:03.945] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:00:04.288] <TB2>     INFO: Expecting 41600 events.
[16:00:07.259] <TB2>     INFO: 41600 events read in total (2256ms).
[16:00:07.259] <TB2>     INFO: Test took 3314ms.
[16:00:07.259] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:07.259] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:00:07.259] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:00:07.260] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:00:07.663] <TB2>     INFO: PixTestAlive::maskTest() done
[16:00:07.663] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:00:07.667] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:07.667] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:00:07.667] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:07.668] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:00:08.013] <TB2>     INFO: Expecting 41600 events.
[16:00:12.111] <TB2>     INFO: 41600 events read in total (3383ms).
[16:00:12.112] <TB2>     INFO: Test took 4443ms.
[16:00:12.120] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:12.120] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:00:12.120] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:00:12.498] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:00:12.498] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:00:12.498] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:00:12.498] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:00:12.506] <TB2>     INFO: ######################################################################
[16:00:12.507] <TB2>     INFO: PixTestTrim::doTest()
[16:00:12.507] <TB2>     INFO: ######################################################################
[16:00:12.510] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:12.510] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:00:12.510] <TB2>     INFO:    ----------------------------------------------------------------------
[16:00:12.587] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:00:12.587] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:00:12.611] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:00:12.611] <TB2>     INFO:     run 1 of 1
[16:00:12.611] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:00:12.956] <TB2>     INFO: Expecting 5025280 events.
[16:00:57.935] <TB2>     INFO: 1393424 events read in total (44264ms).
[16:01:42.101] <TB2>     INFO: 2771488 events read in total (88430ms).
[16:02:26.488] <TB2>     INFO: 4161472 events read in total (132818ms).
[16:02:54.091] <TB2>     INFO: 5025280 events read in total (160420ms).
[16:02:54.136] <TB2>     INFO: Test took 161525ms.
[16:02:54.199] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:54.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:55.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:57.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:58.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:59.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:01.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:02.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:04.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:05.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:06.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:08.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:09.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:10.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:12.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:03:13.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:15.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:16.449] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298676224
[16:03:16.452] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7147 minThrLimit = 83.6798 minThrNLimit = 108.876 -> result = 83.7147 -> 83
[16:03:16.453] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5652 minThrLimit = 96.5636 minThrNLimit = 123.402 -> result = 96.5652 -> 96
[16:03:16.454] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7262 minThrLimit = 81.7245 minThrNLimit = 105.496 -> result = 81.7262 -> 81
[16:03:16.455] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.045 minThrLimit = 85.0273 minThrNLimit = 107.443 -> result = 85.045 -> 85
[16:03:16.455] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3705 minThrLimit = 98.3512 minThrNLimit = 119.951 -> result = 98.3705 -> 98
[16:03:16.456] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.38 minThrLimit = 103.358 minThrNLimit = 128.822 -> result = 103.38 -> 103
[16:03:16.456] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6528 minThrLimit = 89.6139 minThrNLimit = 110.036 -> result = 89.6528 -> 89
[16:03:16.457] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.3701 minThrLimit = 83.3633 minThrNLimit = 105.511 -> result = 83.3701 -> 83
[16:03:16.457] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6617 minThrLimit = 97.6306 minThrNLimit = 120.194 -> result = 97.6617 -> 97
[16:03:16.457] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6174 minThrLimit = 85.5827 minThrNLimit = 111.273 -> result = 85.6174 -> 85
[16:03:16.458] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5295 minThrLimit = 86.5036 minThrNLimit = 108.045 -> result = 86.5295 -> 86
[16:03:16.458] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.146 minThrLimit = 82.1206 minThrNLimit = 105.033 -> result = 82.146 -> 82
[16:03:16.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0515 minThrLimit = 85.9341 minThrNLimit = 110.813 -> result = 86.0515 -> 86
[16:03:16.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5148 minThrLimit = 85.4906 minThrNLimit = 109.482 -> result = 85.5148 -> 85
[16:03:16.460] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2093 minThrLimit = 89.1773 minThrNLimit = 111.662 -> result = 89.2093 -> 89
[16:03:16.460] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4858 minThrLimit = 92.4661 minThrNLimit = 120.664 -> result = 92.4858 -> 92
[16:03:16.460] <TB2>     INFO: ROC 0 VthrComp = 83
[16:03:16.461] <TB2>     INFO: ROC 1 VthrComp = 96
[16:03:16.461] <TB2>     INFO: ROC 2 VthrComp = 81
[16:03:16.461] <TB2>     INFO: ROC 3 VthrComp = 85
[16:03:16.461] <TB2>     INFO: ROC 4 VthrComp = 98
[16:03:16.461] <TB2>     INFO: ROC 5 VthrComp = 103
[16:03:16.461] <TB2>     INFO: ROC 6 VthrComp = 89
[16:03:16.461] <TB2>     INFO: ROC 7 VthrComp = 83
[16:03:16.461] <TB2>     INFO: ROC 8 VthrComp = 97
[16:03:16.461] <TB2>     INFO: ROC 9 VthrComp = 85
[16:03:16.462] <TB2>     INFO: ROC 10 VthrComp = 86
[16:03:16.462] <TB2>     INFO: ROC 11 VthrComp = 82
[16:03:16.462] <TB2>     INFO: ROC 12 VthrComp = 86
[16:03:16.462] <TB2>     INFO: ROC 13 VthrComp = 85
[16:03:16.462] <TB2>     INFO: ROC 14 VthrComp = 89
[16:03:16.462] <TB2>     INFO: ROC 15 VthrComp = 92
[16:03:16.462] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:03:16.462] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:03:16.481] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:03:16.481] <TB2>     INFO:     run 1 of 1
[16:03:16.482] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:16.826] <TB2>     INFO: Expecting 5025280 events.
[16:03:53.190] <TB2>     INFO: 882760 events read in total (35649ms).
[16:04:29.392] <TB2>     INFO: 1763592 events read in total (71851ms).
[16:05:05.404] <TB2>     INFO: 2643776 events read in total (107863ms).
[16:05:41.454] <TB2>     INFO: 3515776 events read in total (143913ms).
[16:06:16.600] <TB2>     INFO: 4384560 events read in total (179059ms).
[16:06:43.374] <TB2>     INFO: 5025280 events read in total (205833ms).
[16:06:43.446] <TB2>     INFO: Test took 206964ms.
[16:06:43.626] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:44.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:45.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:47.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:49.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:50.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:52.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:54.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:55.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:57.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:59.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:00.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:02.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:04.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:05.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:07.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:09.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:10.838] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291131392
[16:07:10.841] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4328 for pixel 12/27 mean/min/max = 43.9914/32.4339/55.5488
[16:07:10.841] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3997 for pixel 0/72 mean/min/max = 44.0924/32.704/55.4809
[16:07:10.842] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9166 for pixel 23/79 mean/min/max = 44.6314/33.1366/56.1263
[16:07:10.842] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.1731 for pixel 5/28 mean/min/max = 43.2214/31.856/54.5867
[16:07:10.842] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.9921 for pixel 43/73 mean/min/max = 44.8999/31.6955/58.1042
[16:07:10.843] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.4401 for pixel 17/38 mean/min/max = 45.638/32.6255/58.6505
[16:07:10.843] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7004 for pixel 23/75 mean/min/max = 45.6188/34.4606/56.7769
[16:07:10.844] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.0642 for pixel 0/6 mean/min/max = 45.4481/31.7031/59.1931
[16:07:10.844] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1481 for pixel 37/6 mean/min/max = 44.6067/31.9981/57.2153
[16:07:10.844] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.6423 for pixel 25/0 mean/min/max = 44.592/32.5319/56.652
[16:07:10.845] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.527 for pixel 4/5 mean/min/max = 44.5555/32.4526/56.6584
[16:07:10.845] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.9047 for pixel 17/79 mean/min/max = 43.5241/32.4172/54.6311
[16:07:10.846] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.7141 for pixel 9/79 mean/min/max = 43.3432/31.828/54.8584
[16:07:10.846] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0128 for pixel 8/20 mean/min/max = 44.4021/32.3915/56.4127
[16:07:10.846] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.7643 for pixel 16/64 mean/min/max = 44.4855/34.0027/54.9682
[16:07:10.847] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.6168 for pixel 20/71 mean/min/max = 44.9866/34.3101/55.663
[16:07:10.847] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:07:10.988] <TB2>     INFO: Expecting 411648 events.
[16:07:18.831] <TB2>     INFO: 411648 events read in total (7128ms).
[16:07:18.838] <TB2>     INFO: Expecting 411648 events.
[16:07:26.453] <TB2>     INFO: 411648 events read in total (6951ms).
[16:07:26.461] <TB2>     INFO: Expecting 411648 events.
[16:07:34.129] <TB2>     INFO: 411648 events read in total (6999ms).
[16:07:34.140] <TB2>     INFO: Expecting 411648 events.
[16:07:41.912] <TB2>     INFO: 411648 events read in total (7109ms).
[16:07:41.926] <TB2>     INFO: Expecting 411648 events.
[16:07:49.614] <TB2>     INFO: 411648 events read in total (7028ms).
[16:07:49.629] <TB2>     INFO: Expecting 411648 events.
[16:07:57.350] <TB2>     INFO: 411648 events read in total (7057ms).
[16:07:57.368] <TB2>     INFO: Expecting 411648 events.
[16:08:04.999] <TB2>     INFO: 411648 events read in total (6975ms).
[16:08:05.019] <TB2>     INFO: Expecting 411648 events.
[16:08:12.676] <TB2>     INFO: 411648 events read in total (6997ms).
[16:08:12.698] <TB2>     INFO: Expecting 411648 events.
[16:08:20.568] <TB2>     INFO: 411648 events read in total (7215ms).
[16:08:20.594] <TB2>     INFO: Expecting 411648 events.
[16:08:28.417] <TB2>     INFO: 411648 events read in total (7181ms).
[16:08:28.446] <TB2>     INFO: Expecting 411648 events.
[16:08:36.172] <TB2>     INFO: 411648 events read in total (7086ms).
[16:08:36.203] <TB2>     INFO: Expecting 411648 events.
[16:08:43.894] <TB2>     INFO: 411648 events read in total (7050ms).
[16:08:43.927] <TB2>     INFO: Expecting 411648 events.
[16:08:51.570] <TB2>     INFO: 411648 events read in total (6998ms).
[16:08:51.606] <TB2>     INFO: Expecting 411648 events.
[16:08:59.263] <TB2>     INFO: 411648 events read in total (7018ms).
[16:08:59.301] <TB2>     INFO: Expecting 411648 events.
[16:09:07.052] <TB2>     INFO: 411648 events read in total (7119ms).
[16:09:07.092] <TB2>     INFO: Expecting 411648 events.
[16:09:14.827] <TB2>     INFO: 411648 events read in total (7100ms).
[16:09:14.873] <TB2>     INFO: Test took 124026ms.
[16:09:15.380] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1218 < 35 for itrim = 114; old thr = 33.4315 ... break
[16:09:15.409] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4583 < 35 for itrim = 86; old thr = 34.1436 ... break
[16:09:15.445] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5754 < 35 for itrim+1 = 96; old thr = 34.7382 ... break
[16:09:15.488] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2343 < 35 for itrim = 93; old thr = 33.9544 ... break
[16:09:15.516] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1776 < 35 for itrim+1 = 88; old thr = 34.8664 ... break
[16:09:15.555] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5523 < 35 for itrim+1 = 118; old thr = 34.5689 ... break
[16:09:15.585] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5453 < 35 for itrim = 87; old thr = 33.7649 ... break
[16:09:15.615] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4895 < 35 for itrim+1 = 95; old thr = 34.6081 ... break
[16:09:15.661] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1854 < 35 for itrim+1 = 112; old thr = 34.8381 ... break
[16:09:15.711] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2539 < 35 for itrim+1 = 105; old thr = 34.8631 ... break
[16:09:15.749] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2899 < 35 for itrim = 105; old thr = 34.0201 ... break
[16:09:15.782] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6102 < 35 for itrim+1 = 87; old thr = 34.7692 ... break
[16:09:15.813] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.279 < 35 for itrim = 89; old thr = 33.3795 ... break
[16:09:15.855] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0843 < 35 for itrim = 106; old thr = 33.4787 ... break
[16:09:15.891] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1211 < 35 for itrim+1 = 99; old thr = 34.934 ... break
[16:09:15.939] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1832 < 35 for itrim = 112; old thr = 34.572 ... break
[16:09:16.016] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:09:16.027] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:09:16.027] <TB2>     INFO:     run 1 of 1
[16:09:16.027] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:09:16.377] <TB2>     INFO: Expecting 5025280 events.
[16:09:53.095] <TB2>     INFO: 867952 events read in total (36003ms).
[16:10:28.374] <TB2>     INFO: 1734344 events read in total (71282ms).
[16:11:03.572] <TB2>     INFO: 2600440 events read in total (106480ms).
[16:11:38.458] <TB2>     INFO: 3457720 events read in total (141366ms).
[16:12:13.954] <TB2>     INFO: 4311600 events read in total (176862ms).
[16:12:44.455] <TB2>     INFO: 5025280 events read in total (207363ms).
[16:12:44.541] <TB2>     INFO: Test took 208515ms.
[16:12:44.730] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:45.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:46.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:48.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:49.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:51.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:52.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:54.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:56.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:57.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:59.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:13:00.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:13:02.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:13:03.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:13:05.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:13:06.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:13:08.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:13:10.105] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275750912
[16:13:10.107] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.704330 .. 48.176307
[16:13:10.183] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[16:13:10.193] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:13:10.193] <TB2>     INFO:     run 1 of 1
[16:13:10.193] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:13:10.536] <TB2>     INFO: Expecting 1930240 events.
[16:13:52.622] <TB2>     INFO: 1176040 events read in total (41371ms).
[16:14:19.190] <TB2>     INFO: 1930240 events read in total (67939ms).
[16:14:19.209] <TB2>     INFO: Test took 69016ms.
[16:14:19.248] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:19.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:20.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:21.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:22.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:23.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:24.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:25.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:14:26.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:14:27.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:28.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:14:29.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:30.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:31.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:32.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:33.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:14:34.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:14:35.833] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328347648
[16:14:35.920] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.062793 .. 43.266981
[16:14:35.994] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:14:35.004] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:14:35.004] <TB2>     INFO:     run 1 of 1
[16:14:35.004] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:36.349] <TB2>     INFO: Expecting 1530880 events.
[16:15:18.290] <TB2>     INFO: 1166800 events read in total (41227ms).
[16:15:31.442] <TB2>     INFO: 1530880 events read in total (54379ms).
[16:15:31.463] <TB2>     INFO: Test took 55460ms.
[16:15:31.498] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:31.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:32.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:33.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:34.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:35.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:36.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:37.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:38.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:39.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:40.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:41.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:41.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:42.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:43.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:44.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:45.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:46.772] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336744448
[16:15:46.860] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.400356 .. 39.470726
[16:15:46.938] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 49 (-1/-1) hits flags = 528 (plus default)
[16:15:46.949] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:15:46.949] <TB2>     INFO:     run 1 of 1
[16:15:46.949] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:47.302] <TB2>     INFO: Expecting 1297920 events.
[16:16:30.743] <TB2>     INFO: 1200520 events read in total (42726ms).
[16:16:34.516] <TB2>     INFO: 1297920 events read in total (46499ms).
[16:16:34.527] <TB2>     INFO: Test took 47578ms.
[16:16:34.555] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:34.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:35.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:36.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:37.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:38.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:39.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:40.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:41.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:41.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:42.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:43.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:44.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:45.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:46.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:47.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:48.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:49.283] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336822272
[16:16:49.365] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.051702 .. 38.420666
[16:16:49.439] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 48 (-1/-1) hits flags = 528 (plus default)
[16:16:49.449] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:16:49.449] <TB2>     INFO:     run 1 of 1
[16:16:49.449] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:49.792] <TB2>     INFO: Expecting 1131520 events.
[16:17:32.110] <TB2>     INFO: 1131520 events read in total (41603ms).
[16:17:32.124] <TB2>     INFO: Test took 42675ms.
[16:17:32.149] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:32.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:33.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:34.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:34.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:35.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:36.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:37.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:38.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:39.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:40.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:41.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:42.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:43.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:43.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:44.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:45.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:46.625] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336822272
[16:17:46.710] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:17:46.710] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:17:46.720] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:46.720] <TB2>     INFO:     run 1 of 1
[16:17:46.720] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:47.068] <TB2>     INFO: Expecting 1364480 events.
[16:18:27.949] <TB2>     INFO: 1075336 events read in total (40166ms).
[16:18:40.251] <TB2>     INFO: 1364480 events read in total (52468ms).
[16:18:40.268] <TB2>     INFO: Test took 53548ms.
[16:18:40.317] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:40.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:41.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:42.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:43.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:44.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:45.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:46.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:47.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:48.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:50.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:51.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:52.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:18:53.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:54.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:55.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:56.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:57.351] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357638144
[16:18:57.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[16:18:57.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[16:18:57.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[16:18:57.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[16:18:57.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[16:18:57.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[16:18:57.389] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C0.dat
[16:18:57.397] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C1.dat
[16:18:57.404] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C2.dat
[16:18:57.411] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C3.dat
[16:18:57.418] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C4.dat
[16:18:57.425] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C5.dat
[16:18:57.432] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C6.dat
[16:18:57.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C7.dat
[16:18:57.445] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C8.dat
[16:18:57.452] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C9.dat
[16:18:57.459] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C10.dat
[16:18:57.466] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C11.dat
[16:18:57.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C12.dat
[16:18:57.480] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C13.dat
[16:18:57.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C14.dat
[16:18:57.494] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C15.dat
[16:18:57.501] <TB2>     INFO: PixTestTrim::trimTest() done
[16:18:57.501] <TB2>     INFO: vtrim:     114  86  96  93  88 118  87  95 112 105 105  87  89 106  99 112 
[16:18:57.501] <TB2>     INFO: vthrcomp:   83  96  81  85  98 103  89  83  97  85  86  82  86  85  89  92 
[16:18:57.501] <TB2>     INFO: vcal mean:  34.97  34.98  34.99  34.97  34.96  34.94  34.96  34.94  34.99  34.98  34.96  34.98  34.94  34.99  35.01  34.97 
[16:18:57.501] <TB2>     INFO: vcal RMS:    0.81   0.78   0.78   0.83   0.85   0.89   0.79   0.81   0.84   0.80   0.79   0.79   0.79   0.81   0.80   0.79 
[16:18:57.501] <TB2>     INFO: bits mean:  10.27   9.52   9.55  10.25   9.63   9.95   9.38   9.36  10.11   9.84   9.95  10.07  10.20  10.00   9.95   9.61 
[16:18:57.501] <TB2>     INFO: bits RMS:    2.37   2.73   2.61   2.53   2.76   2.48   2.45   2.82   2.47   2.56   2.54   2.51   2.56   2.55   2.32   2.45 
[16:18:57.518] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:57.518] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:18:57.518] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:57.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:18:57.520] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:18:57.531] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:18:57.532] <TB2>     INFO:     run 1 of 1
[16:18:57.532] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:18:57.875] <TB2>     INFO: Expecting 4160000 events.
[16:19:43.911] <TB2>     INFO: 1099230 events read in total (45321ms).
[16:20:29.164] <TB2>     INFO: 2189755 events read in total (90574ms).
[16:21:14.233] <TB2>     INFO: 3268720 events read in total (135643ms).
[16:21:54.524] <TB2>     INFO: 4160000 events read in total (175935ms).
[16:21:54.596] <TB2>     INFO: Test took 177065ms.
[16:21:54.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:55.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:56.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:58.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:22:00.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:22:02.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:22:04.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:22:06.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:22:08.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:22:10.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:22:12.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:22:14.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:22:15.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:22:17.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:22:19.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:22:21.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:22:23.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:22:25.460] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363581440
[16:22:25.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:22:25.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:22:25.536] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:22:25.546] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:22:25.547] <TB2>     INFO:     run 1 of 1
[16:22:25.547] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:22:25.893] <TB2>     INFO: Expecting 3536000 events.
[16:23:12.848] <TB2>     INFO: 1139115 events read in total (46240ms).
[16:23:59.095] <TB2>     INFO: 2264175 events read in total (92488ms).
[16:24:46.221] <TB2>     INFO: 3381130 events read in total (139613ms).
[16:24:53.113] <TB2>     INFO: 3536000 events read in total (146505ms).
[16:24:53.165] <TB2>     INFO: Test took 147618ms.
[16:24:53.276] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:53.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:55.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:57.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:58.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:25:00.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:02.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:03.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:05.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:07.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:09.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:11.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:25:12.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:25:14.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:16.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:18.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:20.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:22.016] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382631936
[16:25:22.017] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:25:22.094] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:25:22.095] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[16:25:22.108] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:25:22.108] <TB2>     INFO:     run 1 of 1
[16:25:22.108] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:25:22.453] <TB2>     INFO: Expecting 3265600 events.
[16:26:10.615] <TB2>     INFO: 1187690 events read in total (47448ms).
[16:26:58.332] <TB2>     INFO: 2355755 events read in total (95165ms).
[16:27:35.325] <TB2>     INFO: 3265600 events read in total (132158ms).
[16:27:35.367] <TB2>     INFO: Test took 133259ms.
[16:27:35.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:35.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:27:37.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:27:38.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:40.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:42.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:43.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:45.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:47.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:48.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:50.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:27:52.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:27:53.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:27:55.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:57.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:58.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:00.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:02.262] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382631936
[16:28:02.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:28:02.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:28:02.337] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[16:28:02.348] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:28:02.348] <TB2>     INFO:     run 1 of 1
[16:28:02.348] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:28:02.702] <TB2>     INFO: Expecting 3244800 events.
[16:28:50.737] <TB2>     INFO: 1191095 events read in total (47320ms).
[16:29:38.895] <TB2>     INFO: 2362290 events read in total (95478ms).
[16:30:14.514] <TB2>     INFO: 3244800 events read in total (131097ms).
[16:30:14.559] <TB2>     INFO: Test took 132211ms.
[16:30:14.648] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:14.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:16.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:18.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:30:19.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:30:21.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:30:23.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:30:24.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:26.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:28.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:29.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:31.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:33.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:34.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:36.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:38.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:40.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:42.088] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382631936
[16:30:42.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:30:42.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:30:42.178] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[16:30:42.188] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:30:42.188] <TB2>     INFO:     run 1 of 1
[16:30:42.188] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:42.543] <TB2>     INFO: Expecting 3244800 events.
[16:31:31.476] <TB2>     INFO: 1190220 events read in total (48218ms).
[16:32:18.995] <TB2>     INFO: 2360820 events read in total (95737ms).
[16:32:54.836] <TB2>     INFO: 3244800 events read in total (131578ms).
[16:32:54.881] <TB2>     INFO: Test took 132693ms.
[16:32:54.976] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:55.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:56.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:58.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:00.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:01.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:03.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:05.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:06.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:08.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:10.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:11.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:13.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:15.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:16.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:18.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:20.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:21.948] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383168512
[16:33:21.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.15976, thr difference RMS: 1.13569
[16:33:21.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.15588, thr difference RMS: 1.5288
[16:33:21.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.01852, thr difference RMS: 1.24785
[16:33:21.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.46952, thr difference RMS: 1.33601
[16:33:21.952] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.59624, thr difference RMS: 1.7502
[16:33:21.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4537, thr difference RMS: 1.31071
[16:33:21.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.57628, thr difference RMS: 1.50513
[16:33:21.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.84919, thr difference RMS: 1.26751
[16:33:21.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.25365, thr difference RMS: 1.57233
[16:33:21.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.32288, thr difference RMS: 1.32012
[16:33:21.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.98353, thr difference RMS: 1.32477
[16:33:21.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.68791, thr difference RMS: 1.22142
[16:33:21.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.00239, thr difference RMS: 1.19532
[16:33:21.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.50377, thr difference RMS: 1.30445
[16:33:21.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.05879, thr difference RMS: 1.37288
[16:33:21.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.56248, thr difference RMS: 1.43062
[16:33:21.955] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.07223, thr difference RMS: 1.11234
[16:33:21.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.22554, thr difference RMS: 1.51767
[16:33:21.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.93549, thr difference RMS: 1.24596
[16:33:21.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.45599, thr difference RMS: 1.33048
[16:33:21.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.82567, thr difference RMS: 1.75467
[16:33:21.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.4485, thr difference RMS: 1.29568
[16:33:21.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.72344, thr difference RMS: 1.49205
[16:33:21.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.85152, thr difference RMS: 1.26119
[16:33:21.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.27577, thr difference RMS: 1.58903
[16:33:21.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.30574, thr difference RMS: 1.341
[16:33:21.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.88384, thr difference RMS: 1.33178
[16:33:21.958] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.75166, thr difference RMS: 1.20192
[16:33:21.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.08075, thr difference RMS: 1.20295
[16:33:21.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.53722, thr difference RMS: 1.30382
[16:33:21.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.06663, thr difference RMS: 1.37678
[16:33:21.959] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.48957, thr difference RMS: 1.43009
[16:33:21.961] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.05341, thr difference RMS: 1.15355
[16:33:21.961] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.46322, thr difference RMS: 1.51251
[16:33:21.961] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.78774, thr difference RMS: 1.25762
[16:33:21.961] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.40134, thr difference RMS: 1.32614
[16:33:21.962] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.0437, thr difference RMS: 1.7305
[16:33:21.962] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.5919, thr difference RMS: 1.30032
[16:33:21.962] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0128, thr difference RMS: 1.47725
[16:33:21.962] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.98708, thr difference RMS: 1.26627
[16:33:21.963] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.45511, thr difference RMS: 1.56695
[16:33:21.963] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.34647, thr difference RMS: 1.35458
[16:33:21.963] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.97595, thr difference RMS: 1.31679
[16:33:21.963] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.96831, thr difference RMS: 1.18835
[16:33:21.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.26757, thr difference RMS: 1.1808
[16:33:21.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.69198, thr difference RMS: 1.307
[16:33:21.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.17645, thr difference RMS: 1.36646
[16:33:21.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.44858, thr difference RMS: 1.4261
[16:33:21.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.09562, thr difference RMS: 1.1373
[16:33:21.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.64017, thr difference RMS: 1.48291
[16:33:21.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.80394, thr difference RMS: 1.25035
[16:33:21.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.46285, thr difference RMS: 1.32414
[16:33:21.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.2472, thr difference RMS: 1.71994
[16:33:21.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.701, thr difference RMS: 1.29892
[16:33:21.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.2196, thr difference RMS: 1.43914
[16:33:21.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.123, thr difference RMS: 1.26371
[16:33:21.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.55457, thr difference RMS: 1.57864
[16:33:21.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.46184, thr difference RMS: 1.35171
[16:33:21.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.00569, thr difference RMS: 1.30113
[16:33:21.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.22793, thr difference RMS: 1.19986
[16:33:21.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.42048, thr difference RMS: 1.17924
[16:33:21.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.77899, thr difference RMS: 1.29259
[16:33:21.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.26796, thr difference RMS: 1.34806
[16:33:21.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.43895, thr difference RMS: 1.41607
[16:33:22.095] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:33:22.102] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1989 seconds
[16:33:22.102] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:33:22.814] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:33:22.814] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:33:22.818] <TB2>     INFO: ######################################################################
[16:33:22.819] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:33:22.819] <TB2>     INFO: ######################################################################
[16:33:22.820] <TB2>     INFO:    ----------------------------------------------------------------------
[16:33:22.821] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:33:22.821] <TB2>     INFO:    ----------------------------------------------------------------------
[16:33:22.822] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:33:22.837] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:33:22.838] <TB2>     INFO:     run 1 of 1
[16:33:22.839] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:23.235] <TB2>     INFO: Expecting 59072000 events.
[16:33:52.540] <TB2>     INFO: 1072400 events read in total (28590ms).
[16:34:21.643] <TB2>     INFO: 2141000 events read in total (57694ms).
[16:34:50.468] <TB2>     INFO: 3210400 events read in total (86518ms).
[16:35:19.150] <TB2>     INFO: 4282000 events read in total (115200ms).
[16:35:48.343] <TB2>     INFO: 5350400 events read in total (144393ms).
[16:36:17.568] <TB2>     INFO: 6419600 events read in total (173618ms).
[16:36:46.600] <TB2>     INFO: 7491000 events read in total (202650ms).
[16:37:15.452] <TB2>     INFO: 8559200 events read in total (231502ms).
[16:37:44.207] <TB2>     INFO: 9627800 events read in total (260258ms).
[16:38:13.006] <TB2>     INFO: 10700000 events read in total (289056ms).
[16:38:41.847] <TB2>     INFO: 11767800 events read in total (317897ms).
[16:39:10.841] <TB2>     INFO: 12836200 events read in total (346891ms).
[16:39:39.987] <TB2>     INFO: 13909000 events read in total (376037ms).
[16:40:08.722] <TB2>     INFO: 14977200 events read in total (404772ms).
[16:40:37.413] <TB2>     INFO: 16045200 events read in total (433463ms).
[16:41:06.253] <TB2>     INFO: 17116000 events read in total (462303ms).
[16:41:34.983] <TB2>     INFO: 18186000 events read in total (491033ms).
[16:42:04.029] <TB2>     INFO: 19254600 events read in total (520079ms).
[16:42:33.045] <TB2>     INFO: 20326200 events read in total (549095ms).
[16:43:02.075] <TB2>     INFO: 21395200 events read in total (578125ms).
[16:43:30.904] <TB2>     INFO: 22463600 events read in total (606954ms).
[16:43:59.616] <TB2>     INFO: 23535400 events read in total (635666ms).
[16:44:28.465] <TB2>     INFO: 24604400 events read in total (664515ms).
[16:44:57.239] <TB2>     INFO: 25672400 events read in total (693289ms).
[16:45:26.242] <TB2>     INFO: 26742600 events read in total (722292ms).
[16:45:55.399] <TB2>     INFO: 27813000 events read in total (751449ms).
[16:46:24.484] <TB2>     INFO: 28881400 events read in total (780534ms).
[16:46:53.464] <TB2>     INFO: 29952800 events read in total (809514ms).
[16:47:22.317] <TB2>     INFO: 31022200 events read in total (838367ms).
[16:47:51.121] <TB2>     INFO: 32090200 events read in total (867171ms).
[16:48:19.825] <TB2>     INFO: 33159400 events read in total (895875ms).
[16:48:48.852] <TB2>     INFO: 34230000 events read in total (924902ms).
[16:49:18.053] <TB2>     INFO: 35298400 events read in total (954103ms).
[16:49:47.093] <TB2>     INFO: 36366400 events read in total (983143ms).
[16:50:16.042] <TB2>     INFO: 37438400 events read in total (1012092ms).
[16:50:44.710] <TB2>     INFO: 38506400 events read in total (1040760ms).
[16:51:13.467] <TB2>     INFO: 39574600 events read in total (1069517ms).
[16:51:42.324] <TB2>     INFO: 40645200 events read in total (1098374ms).
[16:52:11.364] <TB2>     INFO: 41714400 events read in total (1127414ms).
[16:52:40.542] <TB2>     INFO: 42782200 events read in total (1156592ms).
[16:53:09.506] <TB2>     INFO: 43849600 events read in total (1185556ms).
[16:53:38.342] <TB2>     INFO: 44921600 events read in total (1214392ms).
[16:54:07.210] <TB2>     INFO: 45989800 events read in total (1243260ms).
[16:54:35.003] <TB2>     INFO: 47058000 events read in total (1272053ms).
[16:55:04.950] <TB2>     INFO: 48127800 events read in total (1301000ms).
[16:55:34.175] <TB2>     INFO: 49197200 events read in total (1330226ms).
[16:56:03.167] <TB2>     INFO: 50264800 events read in total (1359217ms).
[16:56:31.931] <TB2>     INFO: 51331800 events read in total (1387981ms).
[16:57:00.685] <TB2>     INFO: 52399000 events read in total (1416735ms).
[16:57:29.806] <TB2>     INFO: 53469400 events read in total (1445856ms).
[16:57:58.954] <TB2>     INFO: 54537600 events read in total (1475004ms).
[16:58:27.784] <TB2>     INFO: 55605000 events read in total (1503834ms).
[16:58:56.623] <TB2>     INFO: 56674600 events read in total (1532673ms).
[16:59:25.706] <TB2>     INFO: 57744800 events read in total (1561756ms).
[16:59:54.491] <TB2>     INFO: 58812800 events read in total (1590541ms).
[17:00:01.770] <TB2>     INFO: 59072000 events read in total (1597820ms).
[17:00:01.792] <TB2>     INFO: Test took 1598953ms.
[17:00:01.859] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:01.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:01.997] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:03.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:03.204] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:04.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:04.366] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:05.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:05.553] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:06.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:06.710] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:07.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:07.900] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:09.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:09.074] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:10.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:10.245] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:11.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:11.456] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:12.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:12.661] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:13.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:13.818] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:14.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:14.004] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:16.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:16.197] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:17.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:17.377] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:18.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:18.561] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:19.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:19.732] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:00:20.900] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430587904
[17:00:20.927] <TB2>     INFO: PixTestScurves::scurves() done 
[17:00:20.927] <TB2>     INFO: Vcal mean:  35.03  35.08  35.35  35.11  35.05  35.05  35.08  35.05  34.96  35.07  35.00  35.04  35.00  35.04  35.08  35.08 
[17:00:20.927] <TB2>     INFO: Vcal RMS:    0.69   0.65   0.66   0.69   0.73   0.77   0.67   0.68   0.71   0.68   0.66   0.66   0.68   0.69   0.68   0.65 
[17:00:20.927] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:00:20.002] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:00:20.002] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:00:20.002] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:00:20.002] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:00:20.002] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:00:20.002] <TB2>     INFO: ######################################################################
[17:00:20.002] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:00:20.002] <TB2>     INFO: ######################################################################
[17:00:21.005] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:00:21.347] <TB2>     INFO: Expecting 41600 events.
[17:00:25.437] <TB2>     INFO: 41600 events read in total (3366ms).
[17:00:25.438] <TB2>     INFO: Test took 4433ms.
[17:00:25.446] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:25.446] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:00:25.446] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:00:25.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:00:25.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:00:25.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:00:25.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:00:25.793] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:00:26.136] <TB2>     INFO: Expecting 41600 events.
[17:00:30.336] <TB2>     INFO: 41600 events read in total (3486ms).
[17:00:30.337] <TB2>     INFO: Test took 4544ms.
[17:00:30.345] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:30.345] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:00:30.345] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.244
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.291
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.538
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 195
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.448
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 188
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.14
[17:00:30.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 177
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.742
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.556
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.755
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.943
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.556
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 202.825
[17:00:30.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 202
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.534
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.71
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 201
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.943
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.004
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.139
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:00:30.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:00:30.444] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:00:30.786] <TB2>     INFO: Expecting 41600 events.
[17:00:34.972] <TB2>     INFO: 41600 events read in total (3471ms).
[17:00:34.972] <TB2>     INFO: Test took 4528ms.
[17:00:34.980] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:34.980] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:00:34.980] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:00:34.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 63minph_roc = 14
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7843
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 89
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.897
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 73
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8952
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 91
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.07
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 89
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8909
[17:00:34.985] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9801
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 71
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0849
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 69
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8171
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 75
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6554
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 81
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4741
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 79
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.007
[17:00:34.986] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 102
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.002
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 69
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.7138
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,48] phvalue 100
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.128
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 87
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2841
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,67] phvalue 68
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2073
[17:00:34.987] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 72
[17:00:34.989] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 0 0
[17:00:35.399] <TB2>     INFO: Expecting 2560 events.
[17:00:36.359] <TB2>     INFO: 2560 events read in total (245ms).
[17:00:36.360] <TB2>     INFO: Test took 1371ms.
[17:00:36.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:36.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 1 1
[17:00:36.870] <TB2>     INFO: Expecting 2560 events.
[17:00:37.828] <TB2>     INFO: 2560 events read in total (243ms).
[17:00:37.828] <TB2>     INFO: Test took 1468ms.
[17:00:37.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:37.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 2 2
[17:00:38.336] <TB2>     INFO: Expecting 2560 events.
[17:00:39.295] <TB2>     INFO: 2560 events read in total (244ms).
[17:00:39.295] <TB2>     INFO: Test took 1466ms.
[17:00:39.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:39.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:00:39.805] <TB2>     INFO: Expecting 2560 events.
[17:00:40.761] <TB2>     INFO: 2560 events read in total (241ms).
[17:00:40.762] <TB2>     INFO: Test took 1466ms.
[17:00:40.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:40.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[17:00:41.269] <TB2>     INFO: Expecting 2560 events.
[17:00:42.226] <TB2>     INFO: 2560 events read in total (242ms).
[17:00:42.226] <TB2>     INFO: Test took 1463ms.
[17:00:42.227] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:42.227] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 5 5
[17:00:42.734] <TB2>     INFO: Expecting 2560 events.
[17:00:43.691] <TB2>     INFO: 2560 events read in total (242ms).
[17:00:43.691] <TB2>     INFO: Test took 1464ms.
[17:00:43.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:43.691] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 6 6
[17:00:44.200] <TB2>     INFO: Expecting 2560 events.
[17:00:45.156] <TB2>     INFO: 2560 events read in total (242ms).
[17:00:45.156] <TB2>     INFO: Test took 1465ms.
[17:00:45.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:45.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 7 7
[17:00:45.664] <TB2>     INFO: Expecting 2560 events.
[17:00:46.626] <TB2>     INFO: 2560 events read in total (247ms).
[17:00:46.627] <TB2>     INFO: Test took 1470ms.
[17:00:46.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:46.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 8 8
[17:00:47.135] <TB2>     INFO: Expecting 2560 events.
[17:00:48.091] <TB2>     INFO: 2560 events read in total (242ms).
[17:00:48.092] <TB2>     INFO: Test took 1465ms.
[17:00:48.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:48.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 9 9
[17:00:48.599] <TB2>     INFO: Expecting 2560 events.
[17:00:49.559] <TB2>     INFO: 2560 events read in total (245ms).
[17:00:49.559] <TB2>     INFO: Test took 1467ms.
[17:00:49.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:49.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 10 10
[17:00:50.067] <TB2>     INFO: Expecting 2560 events.
[17:00:51.028] <TB2>     INFO: 2560 events read in total (246ms).
[17:00:51.029] <TB2>     INFO: Test took 1469ms.
[17:00:51.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:51.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 11 11
[17:00:51.539] <TB2>     INFO: Expecting 2560 events.
[17:00:52.502] <TB2>     INFO: 2560 events read in total (248ms).
[17:00:52.502] <TB2>     INFO: Test took 1473ms.
[17:00:52.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:52.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 48, 12 12
[17:00:53.011] <TB2>     INFO: Expecting 2560 events.
[17:00:53.969] <TB2>     INFO: 2560 events read in total (244ms).
[17:00:53.969] <TB2>     INFO: Test took 1466ms.
[17:00:53.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:53.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[17:00:54.481] <TB2>     INFO: Expecting 2560 events.
[17:00:55.442] <TB2>     INFO: 2560 events read in total (246ms).
[17:00:55.442] <TB2>     INFO: Test took 1472ms.
[17:00:55.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:55.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 67, 14 14
[17:00:55.951] <TB2>     INFO: Expecting 2560 events.
[17:00:56.912] <TB2>     INFO: 2560 events read in total (245ms).
[17:00:56.912] <TB2>     INFO: Test took 1469ms.
[17:00:56.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:56.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 15 15
[17:00:57.426] <TB2>     INFO: Expecting 2560 events.
[17:00:58.385] <TB2>     INFO: 2560 events read in total (245ms).
[17:00:58.385] <TB2>     INFO: Test took 1472ms.
[17:00:58.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:58.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:00:58.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:00:58.388] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:58.896] <TB2>     INFO: Expecting 655360 events.
[17:01:10.963] <TB2>     INFO: 655360 events read in total (11352ms).
[17:01:10.974] <TB2>     INFO: Expecting 655360 events.
[17:01:22.662] <TB2>     INFO: 655360 events read in total (11125ms).
[17:01:22.678] <TB2>     INFO: Expecting 655360 events.
[17:01:34.414] <TB2>     INFO: 655360 events read in total (11175ms).
[17:01:34.433] <TB2>     INFO: Expecting 655360 events.
[17:01:46.222] <TB2>     INFO: 655360 events read in total (11225ms).
[17:01:46.247] <TB2>     INFO: Expecting 655360 events.
[17:01:58.040] <TB2>     INFO: 655360 events read in total (11243ms).
[17:01:58.068] <TB2>     INFO: Expecting 655360 events.
[17:02:09.903] <TB2>     INFO: 655360 events read in total (11283ms).
[17:02:09.936] <TB2>     INFO: Expecting 655360 events.
[17:02:21.693] <TB2>     INFO: 655360 events read in total (11210ms).
[17:02:21.729] <TB2>     INFO: Expecting 655360 events.
[17:02:33.425] <TB2>     INFO: 655360 events read in total (11149ms).
[17:02:33.466] <TB2>     INFO: Expecting 655360 events.
[17:02:45.333] <TB2>     INFO: 655360 events read in total (11326ms).
[17:02:45.378] <TB2>     INFO: Expecting 655360 events.
[17:02:57.448] <TB2>     INFO: 655360 events read in total (11533ms).
[17:02:57.498] <TB2>     INFO: Expecting 655360 events.
[17:03:09.219] <TB2>     INFO: 655360 events read in total (11195ms).
[17:03:09.272] <TB2>     INFO: Expecting 655360 events.
[17:03:21.043] <TB2>     INFO: 655360 events read in total (11240ms).
[17:03:21.101] <TB2>     INFO: Expecting 655360 events.
[17:03:32.844] <TB2>     INFO: 655360 events read in total (11217ms).
[17:03:32.906] <TB2>     INFO: Expecting 655360 events.
[17:03:44.600] <TB2>     INFO: 655360 events read in total (11167ms).
[17:03:44.666] <TB2>     INFO: Expecting 655360 events.
[17:03:56.488] <TB2>     INFO: 655360 events read in total (11296ms).
[17:03:56.562] <TB2>     INFO: Expecting 655360 events.
[17:04:08.349] <TB2>     INFO: 655360 events read in total (11260ms).
[17:04:08.430] <TB2>     INFO: Test took 190042ms.
[17:04:08.530] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:04:08.834] <TB2>     INFO: Expecting 655360 events.
[17:04:20.711] <TB2>     INFO: 655360 events read in total (11162ms).
[17:04:20.721] <TB2>     INFO: Expecting 655360 events.
[17:04:32.493] <TB2>     INFO: 655360 events read in total (11201ms).
[17:04:32.508] <TB2>     INFO: Expecting 655360 events.
[17:04:44.231] <TB2>     INFO: 655360 events read in total (11154ms).
[17:04:44.251] <TB2>     INFO: Expecting 655360 events.
[17:04:56.025] <TB2>     INFO: 655360 events read in total (11212ms).
[17:04:56.048] <TB2>     INFO: Expecting 655360 events.
[17:05:07.846] <TB2>     INFO: 655360 events read in total (11240ms).
[17:05:07.873] <TB2>     INFO: Expecting 655360 events.
[17:05:19.511] <TB2>     INFO: 655360 events read in total (11082ms).
[17:05:19.543] <TB2>     INFO: Expecting 655360 events.
[17:05:31.363] <TB2>     INFO: 655360 events read in total (11263ms).
[17:05:31.400] <TB2>     INFO: Expecting 655360 events.
[17:05:43.200] <TB2>     INFO: 655360 events read in total (11255ms).
[17:05:43.242] <TB2>     INFO: Expecting 655360 events.
[17:05:54.904] <TB2>     INFO: 655360 events read in total (11129ms).
[17:05:54.948] <TB2>     INFO: Expecting 655360 events.
[17:06:06.718] <TB2>     INFO: 655360 events read in total (11231ms).
[17:06:06.767] <TB2>     INFO: Expecting 655360 events.
[17:06:18.545] <TB2>     INFO: 655360 events read in total (11244ms).
[17:06:18.598] <TB2>     INFO: Expecting 655360 events.
[17:06:30.306] <TB2>     INFO: 655360 events read in total (11180ms).
[17:06:30.366] <TB2>     INFO: Expecting 655360 events.
[17:06:42.130] <TB2>     INFO: 655360 events read in total (11237ms).
[17:06:42.192] <TB2>     INFO: Expecting 655360 events.
[17:06:53.981] <TB2>     INFO: 655360 events read in total (11262ms).
[17:06:54.050] <TB2>     INFO: Expecting 655360 events.
[17:07:05.796] <TB2>     INFO: 655360 events read in total (11219ms).
[17:07:05.866] <TB2>     INFO: Expecting 655360 events.
[17:07:17.596] <TB2>     INFO: 655360 events read in total (11204ms).
[17:07:17.673] <TB2>     INFO: Test took 189143ms.
[17:07:17.847] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.848] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:07:17.848] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:07:17.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:07:17.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:07:17.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:07:17.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:07:17.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:07:17.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:07:17.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:07:17.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:07:17.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:07:17.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:07:17.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:07:17.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:07:17.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:07:17.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.862] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.869] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.876] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.883] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.890] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:07:17.896] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.903] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.910] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.917] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.924] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.931] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.938] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:07:17.945] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:07:17.952] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:07:17.959] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.966] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:07:17.972] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:07:17.979] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:07:17.986] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:07:17.993] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:17.000] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:18.007] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:18.014] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:07:18.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:07:18.049] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[17:07:18.049] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[17:07:18.049] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[17:07:18.049] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[17:07:18.049] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[17:07:18.050] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[17:07:18.051] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[17:07:18.051] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[17:07:18.051] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[17:07:18.400] <TB2>     INFO: Expecting 41600 events.
[17:07:22.240] <TB2>     INFO: 41600 events read in total (3125ms).
[17:07:22.240] <TB2>     INFO: Test took 4187ms.
[17:07:22.902] <TB2>     INFO: Expecting 41600 events.
[17:07:26.778] <TB2>     INFO: 41600 events read in total (3161ms).
[17:07:26.779] <TB2>     INFO: Test took 4231ms.
[17:07:27.434] <TB2>     INFO: Expecting 41600 events.
[17:07:31.298] <TB2>     INFO: 41600 events read in total (3150ms).
[17:07:31.299] <TB2>     INFO: Test took 4210ms.
[17:07:31.606] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:31.737] <TB2>     INFO: Expecting 2560 events.
[17:07:32.696] <TB2>     INFO: 2560 events read in total (244ms).
[17:07:32.696] <TB2>     INFO: Test took 1090ms.
[17:07:32.699] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:33.206] <TB2>     INFO: Expecting 2560 events.
[17:07:34.164] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:34.164] <TB2>     INFO: Test took 1465ms.
[17:07:34.166] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:34.673] <TB2>     INFO: Expecting 2560 events.
[17:07:35.633] <TB2>     INFO: 2560 events read in total (245ms).
[17:07:35.633] <TB2>     INFO: Test took 1467ms.
[17:07:35.635] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:36.141] <TB2>     INFO: Expecting 2560 events.
[17:07:37.101] <TB2>     INFO: 2560 events read in total (245ms).
[17:07:37.101] <TB2>     INFO: Test took 1466ms.
[17:07:37.105] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:37.610] <TB2>     INFO: Expecting 2560 events.
[17:07:38.575] <TB2>     INFO: 2560 events read in total (247ms).
[17:07:38.578] <TB2>     INFO: Test took 1473ms.
[17:07:38.582] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:39.084] <TB2>     INFO: Expecting 2560 events.
[17:07:40.042] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:40.042] <TB2>     INFO: Test took 1460ms.
[17:07:40.044] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:40.551] <TB2>     INFO: Expecting 2560 events.
[17:07:41.509] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:41.510] <TB2>     INFO: Test took 1466ms.
[17:07:41.512] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:42.018] <TB2>     INFO: Expecting 2560 events.
[17:07:42.976] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:42.977] <TB2>     INFO: Test took 1465ms.
[17:07:42.980] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:43.486] <TB2>     INFO: Expecting 2560 events.
[17:07:44.444] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:44.444] <TB2>     INFO: Test took 1464ms.
[17:07:44.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:44.953] <TB2>     INFO: Expecting 2560 events.
[17:07:45.909] <TB2>     INFO: 2560 events read in total (241ms).
[17:07:45.909] <TB2>     INFO: Test took 1464ms.
[17:07:45.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:46.418] <TB2>     INFO: Expecting 2560 events.
[17:07:47.376] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:47.376] <TB2>     INFO: Test took 1465ms.
[17:07:47.378] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:47.887] <TB2>     INFO: Expecting 2560 events.
[17:07:48.848] <TB2>     INFO: 2560 events read in total (246ms).
[17:07:48.848] <TB2>     INFO: Test took 1470ms.
[17:07:48.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:49.357] <TB2>     INFO: Expecting 2560 events.
[17:07:50.316] <TB2>     INFO: 2560 events read in total (244ms).
[17:07:50.317] <TB2>     INFO: Test took 1467ms.
[17:07:50.318] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:50.825] <TB2>     INFO: Expecting 2560 events.
[17:07:51.784] <TB2>     INFO: 2560 events read in total (244ms).
[17:07:51.785] <TB2>     INFO: Test took 1467ms.
[17:07:51.787] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:52.297] <TB2>     INFO: Expecting 2560 events.
[17:07:53.257] <TB2>     INFO: 2560 events read in total (245ms).
[17:07:53.259] <TB2>     INFO: Test took 1472ms.
[17:07:53.261] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:53.775] <TB2>     INFO: Expecting 2560 events.
[17:07:54.734] <TB2>     INFO: 2560 events read in total (244ms).
[17:07:54.735] <TB2>     INFO: Test took 1474ms.
[17:07:54.738] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:55.243] <TB2>     INFO: Expecting 2560 events.
[17:07:56.200] <TB2>     INFO: 2560 events read in total (242ms).
[17:07:56.201] <TB2>     INFO: Test took 1463ms.
[17:07:56.202] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:56.710] <TB2>     INFO: Expecting 2560 events.
[17:07:57.668] <TB2>     INFO: 2560 events read in total (243ms).
[17:07:57.669] <TB2>     INFO: Test took 1467ms.
[17:07:57.671] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:58.177] <TB2>     INFO: Expecting 2560 events.
[17:07:59.138] <TB2>     INFO: 2560 events read in total (246ms).
[17:07:59.138] <TB2>     INFO: Test took 1467ms.
[17:07:59.140] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:59.647] <TB2>     INFO: Expecting 2560 events.
[17:08:00.606] <TB2>     INFO: 2560 events read in total (242ms).
[17:08:00.606] <TB2>     INFO: Test took 1466ms.
[17:08:00.609] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:01.119] <TB2>     INFO: Expecting 2560 events.
[17:08:02.076] <TB2>     INFO: 2560 events read in total (242ms).
[17:08:02.077] <TB2>     INFO: Test took 1468ms.
[17:08:02.079] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:02.585] <TB2>     INFO: Expecting 2560 events.
[17:08:03.545] <TB2>     INFO: 2560 events read in total (245ms).
[17:08:03.545] <TB2>     INFO: Test took 1466ms.
[17:08:03.547] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:04.054] <TB2>     INFO: Expecting 2560 events.
[17:08:05.013] <TB2>     INFO: 2560 events read in total (244ms).
[17:08:05.014] <TB2>     INFO: Test took 1467ms.
[17:08:05.016] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:05.526] <TB2>     INFO: Expecting 2560 events.
[17:08:06.486] <TB2>     INFO: 2560 events read in total (245ms).
[17:08:06.486] <TB2>     INFO: Test took 1470ms.
[17:08:06.489] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:06.995] <TB2>     INFO: Expecting 2560 events.
[17:08:07.953] <TB2>     INFO: 2560 events read in total (243ms).
[17:08:07.953] <TB2>     INFO: Test took 1464ms.
[17:08:07.955] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:08.462] <TB2>     INFO: Expecting 2560 events.
[17:08:09.420] <TB2>     INFO: 2560 events read in total (243ms).
[17:08:09.421] <TB2>     INFO: Test took 1466ms.
[17:08:09.424] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:09.929] <TB2>     INFO: Expecting 2560 events.
[17:08:10.890] <TB2>     INFO: 2560 events read in total (246ms).
[17:08:10.891] <TB2>     INFO: Test took 1467ms.
[17:08:10.892] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:11.405] <TB2>     INFO: Expecting 2560 events.
[17:08:12.362] <TB2>     INFO: 2560 events read in total (242ms).
[17:08:12.363] <TB2>     INFO: Test took 1471ms.
[17:08:12.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:12.871] <TB2>     INFO: Expecting 2560 events.
[17:08:13.831] <TB2>     INFO: 2560 events read in total (245ms).
[17:08:13.832] <TB2>     INFO: Test took 1467ms.
[17:08:13.834] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:14.340] <TB2>     INFO: Expecting 2560 events.
[17:08:15.300] <TB2>     INFO: 2560 events read in total (245ms).
[17:08:15.300] <TB2>     INFO: Test took 1466ms.
[17:08:15.304] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:15.810] <TB2>     INFO: Expecting 2560 events.
[17:08:16.771] <TB2>     INFO: 2560 events read in total (246ms).
[17:08:16.772] <TB2>     INFO: Test took 1468ms.
[17:08:16.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:08:17.280] <TB2>     INFO: Expecting 2560 events.
[17:08:18.238] <TB2>     INFO: 2560 events read in total (243ms).
[17:08:18.239] <TB2>     INFO: Test took 1464ms.
[17:08:19.268] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 478 seconds
[17:08:19.268] <TB2>     INFO: PH scale (per ROC):    74  79  84  79  74  75  71  77  79  80  80  80  84  78  83  82
[17:08:19.268] <TB2>     INFO: PH offset (per ROC):  162 175 156 163 177 176 181 174 169 169 152 176 149 161 175 174
[17:08:19.441] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:08:19.445] <TB2>     INFO: ######################################################################
[17:08:19.445] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:08:19.445] <TB2>     INFO: ######################################################################
[17:08:19.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:08:19.457] <TB2>     INFO: scanning low vcal = 10
[17:08:19.801] <TB2>     INFO: Expecting 41600 events.
[17:08:23.518] <TB2>     INFO: 41600 events read in total (3002ms).
[17:08:23.519] <TB2>     INFO: Test took 4062ms.
[17:08:23.520] <TB2>     INFO: scanning low vcal = 20
[17:08:24.027] <TB2>     INFO: Expecting 41600 events.
[17:08:27.746] <TB2>     INFO: 41600 events read in total (3004ms).
[17:08:27.746] <TB2>     INFO: Test took 4226ms.
[17:08:27.748] <TB2>     INFO: scanning low vcal = 30
[17:08:28.256] <TB2>     INFO: Expecting 41600 events.
[17:08:31.980] <TB2>     INFO: 41600 events read in total (3009ms).
[17:08:31.980] <TB2>     INFO: Test took 4232ms.
[17:08:31.983] <TB2>     INFO: scanning low vcal = 40
[17:08:32.486] <TB2>     INFO: Expecting 41600 events.
[17:08:36.748] <TB2>     INFO: 41600 events read in total (3547ms).
[17:08:36.751] <TB2>     INFO: Test took 4768ms.
[17:08:36.754] <TB2>     INFO: scanning low vcal = 50
[17:08:37.173] <TB2>     INFO: Expecting 41600 events.
[17:08:41.458] <TB2>     INFO: 41600 events read in total (3570ms).
[17:08:41.459] <TB2>     INFO: Test took 4705ms.
[17:08:41.462] <TB2>     INFO: scanning low vcal = 60
[17:08:41.888] <TB2>     INFO: Expecting 41600 events.
[17:08:46.165] <TB2>     INFO: 41600 events read in total (3562ms).
[17:08:46.166] <TB2>     INFO: Test took 4704ms.
[17:08:46.170] <TB2>     INFO: scanning low vcal = 70
[17:08:46.593] <TB2>     INFO: Expecting 41600 events.
[17:08:50.888] <TB2>     INFO: 41600 events read in total (3578ms).
[17:08:50.889] <TB2>     INFO: Test took 4719ms.
[17:08:50.893] <TB2>     INFO: scanning low vcal = 80
[17:08:51.319] <TB2>     INFO: Expecting 41600 events.
[17:08:55.596] <TB2>     INFO: 41600 events read in total (3563ms).
[17:08:55.597] <TB2>     INFO: Test took 4704ms.
[17:08:55.600] <TB2>     INFO: scanning low vcal = 90
[17:08:56.023] <TB2>     INFO: Expecting 41600 events.
[17:09:00.306] <TB2>     INFO: 41600 events read in total (3568ms).
[17:09:00.306] <TB2>     INFO: Test took 4705ms.
[17:09:00.311] <TB2>     INFO: scanning low vcal = 100
[17:09:00.730] <TB2>     INFO: Expecting 41600 events.
[17:09:05.126] <TB2>     INFO: 41600 events read in total (3681ms).
[17:09:05.127] <TB2>     INFO: Test took 4814ms.
[17:09:05.129] <TB2>     INFO: scanning low vcal = 110
[17:09:05.553] <TB2>     INFO: Expecting 41600 events.
[17:09:09.809] <TB2>     INFO: 41600 events read in total (3541ms).
[17:09:09.810] <TB2>     INFO: Test took 4681ms.
[17:09:09.813] <TB2>     INFO: scanning low vcal = 120
[17:09:10.237] <TB2>     INFO: Expecting 41600 events.
[17:09:14.504] <TB2>     INFO: 41600 events read in total (3552ms).
[17:09:14.505] <TB2>     INFO: Test took 4692ms.
[17:09:14.508] <TB2>     INFO: scanning low vcal = 130
[17:09:14.928] <TB2>     INFO: Expecting 41600 events.
[17:09:19.203] <TB2>     INFO: 41600 events read in total (3560ms).
[17:09:19.204] <TB2>     INFO: Test took 4696ms.
[17:09:19.207] <TB2>     INFO: scanning low vcal = 140
[17:09:19.629] <TB2>     INFO: Expecting 41600 events.
[17:09:23.903] <TB2>     INFO: 41600 events read in total (3559ms).
[17:09:23.904] <TB2>     INFO: Test took 4697ms.
[17:09:23.907] <TB2>     INFO: scanning low vcal = 150
[17:09:24.336] <TB2>     INFO: Expecting 41600 events.
[17:09:28.587] <TB2>     INFO: 41600 events read in total (3536ms).
[17:09:28.587] <TB2>     INFO: Test took 4680ms.
[17:09:28.590] <TB2>     INFO: scanning low vcal = 160
[17:09:29.017] <TB2>     INFO: Expecting 41600 events.
[17:09:33.285] <TB2>     INFO: 41600 events read in total (3553ms).
[17:09:33.286] <TB2>     INFO: Test took 4696ms.
[17:09:33.289] <TB2>     INFO: scanning low vcal = 170
[17:09:33.709] <TB2>     INFO: Expecting 41600 events.
[17:09:37.988] <TB2>     INFO: 41600 events read in total (3565ms).
[17:09:37.989] <TB2>     INFO: Test took 4700ms.
[17:09:37.993] <TB2>     INFO: scanning low vcal = 180
[17:09:38.419] <TB2>     INFO: Expecting 41600 events.
[17:09:42.711] <TB2>     INFO: 41600 events read in total (3577ms).
[17:09:42.711] <TB2>     INFO: Test took 4718ms.
[17:09:42.714] <TB2>     INFO: scanning low vcal = 190
[17:09:43.135] <TB2>     INFO: Expecting 41600 events.
[17:09:47.393] <TB2>     INFO: 41600 events read in total (3543ms).
[17:09:47.394] <TB2>     INFO: Test took 4680ms.
[17:09:47.397] <TB2>     INFO: scanning low vcal = 200
[17:09:47.826] <TB2>     INFO: Expecting 41600 events.
[17:09:52.116] <TB2>     INFO: 41600 events read in total (3575ms).
[17:09:52.117] <TB2>     INFO: Test took 4720ms.
[17:09:52.120] <TB2>     INFO: scanning low vcal = 210
[17:09:52.544] <TB2>     INFO: Expecting 41600 events.
[17:09:56.865] <TB2>     INFO: 41600 events read in total (3606ms).
[17:09:56.867] <TB2>     INFO: Test took 4747ms.
[17:09:56.875] <TB2>     INFO: scanning low vcal = 220
[17:09:57.291] <TB2>     INFO: Expecting 41600 events.
[17:10:01.710] <TB2>     INFO: 41600 events read in total (3704ms).
[17:10:01.710] <TB2>     INFO: Test took 4835ms.
[17:10:01.714] <TB2>     INFO: scanning low vcal = 230
[17:10:02.128] <TB2>     INFO: Expecting 41600 events.
[17:10:06.420] <TB2>     INFO: 41600 events read in total (3577ms).
[17:10:06.422] <TB2>     INFO: Test took 4708ms.
[17:10:06.427] <TB2>     INFO: scanning low vcal = 240
[17:10:06.842] <TB2>     INFO: Expecting 41600 events.
[17:10:11.134] <TB2>     INFO: 41600 events read in total (3576ms).
[17:10:11.134] <TB2>     INFO: Test took 4707ms.
[17:10:11.137] <TB2>     INFO: scanning low vcal = 250
[17:10:11.563] <TB2>     INFO: Expecting 41600 events.
[17:10:15.836] <TB2>     INFO: 41600 events read in total (3558ms).
[17:10:15.837] <TB2>     INFO: Test took 4699ms.
[17:10:15.841] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:10:16.261] <TB2>     INFO: Expecting 41600 events.
[17:10:20.538] <TB2>     INFO: 41600 events read in total (3552ms).
[17:10:20.539] <TB2>     INFO: Test took 4698ms.
[17:10:20.542] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:10:20.961] <TB2>     INFO: Expecting 41600 events.
[17:10:25.223] <TB2>     INFO: 41600 events read in total (3546ms).
[17:10:25.224] <TB2>     INFO: Test took 4684ms.
[17:10:25.233] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:10:25.648] <TB2>     INFO: Expecting 41600 events.
[17:10:29.923] <TB2>     INFO: 41600 events read in total (3560ms).
[17:10:29.924] <TB2>     INFO: Test took 4691ms.
[17:10:29.929] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:10:30.349] <TB2>     INFO: Expecting 41600 events.
[17:10:34.634] <TB2>     INFO: 41600 events read in total (3569ms).
[17:10:34.635] <TB2>     INFO: Test took 4706ms.
[17:10:34.642] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:10:35.064] <TB2>     INFO: Expecting 41600 events.
[17:10:39.330] <TB2>     INFO: 41600 events read in total (3551ms).
[17:10:39.331] <TB2>     INFO: Test took 4689ms.
[17:10:39.881] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:10:39.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:10:39.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:10:39.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:10:39.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:10:39.885] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:10:39.885] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:10:39.885] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:10:39.885] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:10:39.886] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:10:39.886] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:10:39.886] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:10:39.886] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:10:39.887] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:10:39.887] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:10:39.887] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:10:39.887] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:11:18.346] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:11:18.346] <TB2>     INFO: non-linearity mean:  0.952 0.960 0.949 0.950 0.963 0.963 0.956 0.962 0.963 0.955 0.962 0.964 0.952 0.954 0.961 0.958
[17:11:18.346] <TB2>     INFO: non-linearity RMS:   0.007 0.004 0.006 0.005 0.006 0.005 0.007 0.004 0.006 0.006 0.006 0.004 0.005 0.007 0.005 0.006
[17:11:18.346] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:11:18.370] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:11:18.394] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:11:18.417] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:11:18.441] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:11:18.464] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:11:18.487] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:11:18.510] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:11:18.534] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:11:18.557] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:11:18.580] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:11:18.604] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:11:18.627] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:11:18.650] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:11:18.673] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:11:18.696] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-17_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:11:18.720] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:11:18.720] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:11:18.727] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:11:18.728] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:11:18.733] <TB2>     INFO: ######################################################################
[17:11:18.733] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:11:18.733] <TB2>     INFO: ######################################################################
[17:11:18.736] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:11:18.748] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:18.748] <TB2>     INFO:     run 1 of 1
[17:11:18.749] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:19.092] <TB2>     INFO: Expecting 3120000 events.
[17:12:09.928] <TB2>     INFO: 1289855 events read in total (50120ms).
[17:13:00.868] <TB2>     INFO: 2578970 events read in total (101060ms).
[17:13:22.008] <TB2>     INFO: 3120000 events read in total (122200ms).
[17:13:22.052] <TB2>     INFO: Test took 123304ms.
[17:13:22.129] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:13:22.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:13:23.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:13:25.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:13:26.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:13:27.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:13:29.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:13:31.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:13:32.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:13:33.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:13:35.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:13:36.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:13:38.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:13:39.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:13:41.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:13:42.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:13:43.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:13:45.479] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390696960
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5865, RMS = 1.65764
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2418, RMS = 1.74637
[17:13:45.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9123, RMS = 1.58252
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3721, RMS = 1.26564
[17:13:45.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7315, RMS = 1.87498
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9307, RMS = 1.74372
[17:13:45.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[17:13:45.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:13:45.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0265, RMS = 1.55876
[17:13:45.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:13:45.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:13:45.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4307, RMS = 1.98923
[17:13:45.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5708, RMS = 1.45097
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.772, RMS = 1.26908
[17:13:45.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7237, RMS = 2.54435
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6637, RMS = 2.40447
[17:13:45.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9598, RMS = 1.15879
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1171, RMS = 1.31785
[17:13:45.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8987, RMS = 1.63953
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9158, RMS = 1.78586
[17:13:45.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3757, RMS = 1.5101
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.05, RMS = 1.0395
[17:13:45.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:13:45.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:13:45.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.83, RMS = 0.927941
[17:13:45.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:13:45.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:13:45.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2422, RMS = 1.53853
[17:13:45.526] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0138, RMS = 1.41811
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0357, RMS = 1.4989
[17:13:45.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3274, RMS = 1.80113
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8965, RMS = 1.93284
[17:13:45.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4678, RMS = 1.17043
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1773, RMS = 1.22369
[17:13:45.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3023, RMS = 1.29786
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1561, RMS = 1.48667
[17:13:45.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2841, RMS = 1.66276
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8798, RMS = 1.66376
[17:13:45.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3548, RMS = 1.04388
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1855, RMS = 1.20697
[17:13:45.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:13:45.540] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[17:13:45.540] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    2    2    0    1    0    0    2    1    0    0    0    0
[17:13:45.540] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:13:45.638] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:13:45.638] <TB2>     INFO: enter test to run
[17:13:45.638] <TB2>     INFO:   test:  no parameter change
[17:13:45.639] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[17:13:45.641] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[17:13:45.641] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[17:13:45.641] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:13:46.140] <TB2>    QUIET: Connection to board 141 closed.
[17:13:46.143] <TB2>     INFO: pXar: this is the end, my friend
[17:13:46.143] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
