{
    "DESIGN_NAME": "dcache",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v", 
        "dir::../../verilog/rtl/ppcpu/rtl/dcache/dcache.v",
        "dir::../../verilog/rtl/ppcpu/rtl/dcache/dcache_ram.v"
    ],
    "VERILOG_INCLUDE_DIRS": ["dir::../../verilog/rtl/ppcpu/rtl/"],
    "BASE_SDC_FILE": "dir::base.sdc",
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2600 980",
    "RT_MAX_LAYER": "Metal4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.30,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "PL_RESIZER_MAX_SLEW_MARGIN": 30,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 50,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.3,
    "GRT_REPAIR_ANTENNAS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_CVC": 1,
    "SYNTH_STRATEGY": "AREA 0",
    "ROUTING_CORES": 16,
    "RUN_LINTER": 0
}
