library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity comparador is 
	port (s_saida1, s_saida2 : in std_logic_vector(15 downto 0);
			s_recorde: out std_logic_vector(15 downto 0));
	
end comparador;

architecture comparador of comparador is

signal A, B : unsigned(15

begin 



end comparador;