// Seed: 3921142722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_7;
  initial SystemTFIdentifier;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3
);
  assign id_4 = 1;
  always #("") id_6 = id_0 == 1;
  logic id_8;
  logic id_9;
endmodule
