// Seed: 221388094
module module_0 ();
  reg id_1;
  module_2 modCall_1 ();
  id_2 :
  assert property (@(id_1 * -1) -1) id_1 <= id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8
);
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 ();
  id_1(
      .id_0(""),
      .id_1(id_2),
      .id_2(-1'b0),
      .id_3(id_2),
      .id_4(1'd0),
      .id_5(id_2),
      .id_6(-1),
      .id_7(id_2),
      .id_8(id_2),
      .id_9(1'b0),
      .id_10(-1),
      .id_11(1),
      .id_12(id_3 && 1),
      .id_13(1),
      .id_14(id_2)
  );
  wire id_4;
  assign module_0.id_2 = 0;
endmodule
