<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_s.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_s" name="index_s"></a>- s -</h3><ul>
<li>s18r&#160;:&#160;<a class="el" href="unionsdio__cmd5__arg__t.html#a64382484c7b59615bb38fa980daa931d">sdio_cmd5_arg_t</a>, <a class="el" href="unionsdio__cmd5__resp__t.html#aa95b400c297608140e1ac0498e0c0a78">sdio_cmd5_resp_t</a></li>
<li>S2MM_ADDRLO&#160;:&#160;<a class="el" href="structTSW__Type.html#abbfa51e3b1793de050f035c8279cc7c0">TSW_Type</a></li>
<li>S2MM_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#ab3120ddd84e1358c1c271b8e5428de22">TSW_Type</a></li>
<li>S2MM_DMA_CFG&#160;:&#160;<a class="el" href="structTSW__Type.html#ac4a6a673fbad00c202a6033db0d478e1">TSW_Type</a></li>
<li>S2MM_DMA_CR&#160;:&#160;<a class="el" href="structTSW__Type.html#abb698da78f1288eb63aa08835bc04292">TSW_Type</a></li>
<li>S2MM_DMA_FILL&#160;:&#160;<a class="el" href="structTSW__Type.html#ac9dfbf03cdeb3180faeaff178298e4bb">TSW_Type</a></li>
<li>S2MM_DMA_SR&#160;:&#160;<a class="el" href="structTSW__Type.html#a460237d9591844012b8c3a16384b638a">TSW_Type</a></li>
<li>S2MM_LENGTH&#160;:&#160;<a class="el" href="structTSW__Type.html#a7b1d2c3e9d6059374fde3694cfd5ea89">TSW_Type</a></li>
<li>S2MM_RESP&#160;:&#160;<a class="el" href="structTSW__Type.html#a1a1357d5e8726aa369bc9b188e165766">TSW_Type</a></li>
<li>S_PRESC&#160;:&#160;<a class="el" href="structCAN__Type.html#a37b668491ed0e48370d421c05a9ba979">CAN_Type</a></li>
<li>saddle_type&#160;:&#160;<a class="el" href="structqeo__wave__mode__t.html#a008cd687594b2f67b5f3bffd8da8c0ca">qeo_wave_mode_t</a></li>
<li>SADDR&#160;:&#160;<a class="el" href="structFEMC__Type.html#aaf1c1292cea7e63cef5633901652edf4">FEMC_Type</a></li>
<li>saf&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a604dadce0d14888165ed0b37eddfc0d2">enet_rx_desc_t</a></li>
<li>saic&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#a63dd0f03e8a2ab861741960cdd621534">enet_tx_control_config_t</a>, <a class="el" href="structenet__tx__desc__t.html#ad0e7a9f49d8f17cd33aa474b95187eb4">enet_tx_desc_t</a></li>
<li>samplcurpar&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a5e8134c2d138ff9d8f4f0dc3034616d2">bldc_contrl_foc_par</a></li>
<li>SAMPLE_CFG&#160;:&#160;<a class="el" href="structADC12__Type.html#aefc946886469b0d6503ae7d379345340">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a1523a32fcce732cc01642d5f172c0828">ADC16_Type</a></li>
<li>sample_cycle&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#a93bdf010681c016033d3fa2279f0831a">adc12_channel_config_t</a>, <a class="el" href="structadc16__channel__config__t.html#a0f7f2142e768a4aea8a340897be1fa3a">adc16_channel_config_t</a></li>
<li>sample_cycle_shift&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#a8837422aba6303339dd5fe66e932a8ca">adc12_channel_config_t</a>, <a class="el" href="structadc16__channel__config__t.html#ae7a89aa12b0febc435fd10b2c9fa4215">adc16_channel_config_t</a></li>
<li>SAMPLE_FALL_I&#160;:&#160;<a class="el" href="structRDC__Type.html#a69fb1b29960efcc1fcfa24d3111ec503">RDC_Type</a></li>
<li>SAMPLE_FALL_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a49ec411fbe5a51d558c307e230347bd6">RDC_Type</a></li>
<li>sample_once&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#aee50773acf28bd9888d68724f53eb26e">sei_sample_config_t</a></li>
<li>sample_precision&#160;:&#160;<a class="el" href="structphysical__board__analog__q__t.html#a831aa159256aefb8c248c3325ef826ff">physical_board_analog_q_t</a>, <a class="el" href="structphysical__board__analog__t.html#aba986f937bc94eee12e143b4c692b342">physical_board_analog_t</a></li>
<li>sample_rate&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#a9b58954799ab71f0a7006032370d860b">i2s_multiline_transfer_config</a>, <a class="el" href="structi2s__transfer__config.html#a08dbe040a559c02fd8231efa524f4ae0">i2s_transfer_config</a>, <a class="el" href="structlobs__ctrl__config__t.html#a856e40d22db78822cfedd69307882b25">lobs_ctrl_config_t</a>, <a class="el" href="structwm8960__audio__format.html#ac7dd65737ee96654594ee48ed03d6068">wm8960_audio_format</a></li>
<li>sample_res&#160;:&#160;<a class="el" href="structphysical__board__analog__q__t.html#a78d4262e9919fb0c7b1aeca8aa713e38">physical_board_analog_q_t</a>, <a class="el" href="structphysical__board__analog__t.html#a192096562144068583f32a658dff5d04">physical_board_analog_t</a></li>
<li>SAMPLE_RISE_I&#160;:&#160;<a class="el" href="structRDC__Type.html#afd8a3f85a87617989e1e50d408fd3f9b">RDC_Type</a></li>
<li>SAMPLE_RISE_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#a55ee678a8fb3fe6b9ecb6dcf27a62817">RDC_Type</a></li>
<li>sample_sig_bit&#160;:&#160;<a class="el" href="structlobs__two__group__mode__config__t.html#af7b58fe863eadf28670b0e76368579fc">lobs_two_group_mode_config_t</a></li>
<li>sample_sig_en&#160;:&#160;<a class="el" href="structlobs__two__group__mode__config__t.html#aa650953cc9a2418587f03f868f49d452">lobs_two_group_mode_config_t</a></li>
<li>sample_ts&#160;:&#160;<a class="el" href="structmcl__control__smc__cfg__t.html#a93dfa3c1164cac5f181f1c2613af691b">mcl_control_smc_cfg_t</a></li>
<li>sample_window&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a6898ecd3e9da077190b2ef800f8c3b4d">sei_sample_config_t</a></li>
<li>sampling&#160;:&#160;<a class="el" href="structhpm__jpeg__decode__job.html#abdb1d5de0c8bacbcb90b0a56c882bb4a">hpm_jpeg_decode_job</a>, <a class="el" href="structhpm__jpeg__sampling__tab.html#a9984b27c84941d4f9b465b88a69f15ae">hpm_jpeg_sampling_tab</a></li>
<li>sampling_mode&#160;:&#160;<a class="el" href="structsdm__channel__common__config__t.html#a812ec43f467d102c8a3eab608dc4fe61">sdm_channel_common_config_t</a></li>
<li>sanitize_start&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#aad1343cd91fb3ac787c4d9e92f78427c">emmc_ext_csd_t</a></li>
<li>SAR&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#adb5228564aab7feb89abde2134b7b0fc">DDRCTL_Type</a></li>
<li>sarc&#160;:&#160;<a class="el" href="structenet__mac__config__t.html#ad5923e59fd6dca99923543e0e0708604">enet_mac_config_t</a></li>
<li>sb_avg_pwr&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a77386da8993374feaafa8f196afe45b1">ATTR_PACKED</a></li>
<li>sb_max_pwr&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a7b0db48f627314d77d84edc6e077e0d4">ATTR_PACKED</a></li>
<li>sb_min_pwr&#160;:&#160;<a class="el" href="structATTR__PACKED.html#aa66b4962fc25e204a8485ae291a21ef4">ATTR_PACKED</a></li>
<li>SBRCTL&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a7b3152e7b4bda382ca5c27f55806e47f">DDRCTL_Type</a></li>
<li>SBRSTAT&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ac6c6c9a50d9d970c9b933f22d0712419">DDRCTL_Type</a></li>
<li>SBRWDATA0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a373dd5368f5563d1a08917663b650d94">DDRCTL_Type</a></li>
<li>SBUSCFG&#160;:&#160;<a class="el" href="structUSB__Type.html#a66e806692d77857ad7a616852f819969">USB_Type</a></li>
<li>SCALE&#160;:&#160;<a class="el" href="structPDMA__Type.html#a51cd9c6b0e5ead02af3f6f0ec9557b90">PDMA_Type</a></li>
<li>scale&#160;:&#160;<a class="el" href="structmcl__filter__iir__df1__matrix__t.html#a8d7effa5e3760fc50aeca08cdff5e1ec">mcl_filter_iir_df1_matrix_t</a>, <a class="el" href="structpdma__blit__option.html#aefe1704444d45fc240d20bc4bc758c89">pdma_blit_option</a></li>
<li>SCAMP&#160;:&#160;<a class="el" href="structSDM__Type.html#a09ccf21357477bf5031fbf2c1dbe37d9">SDM_Type</a></li>
<li>scan_invert&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#aaac75c6509395c10d0ba6816a6f0b157">eui_ctrl_config_t</a></li>
<li>SCCTRL&#160;:&#160;<a class="el" href="structSDM__Type.html#aaeede09d5f8256ad43ba6b263caffcf6">SDM_Type</a></li>
<li>SCG_CTRL&#160;:&#160;<a class="el" href="structPCFG__Type.html#a5ea98a64a70d5168d18e16bd351006d1">PCFG_Type</a></li>
<li>SCHED&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ad873a4937be63cdd6c90511ea3dc912d">DDRCTL_Type</a></li>
<li>SCHED1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a8dc885fcf6686137b7564b0facac497e">DDRCTL_Type</a></li>
<li>SCHTL&#160;:&#160;<a class="el" href="structSDM__Type.html#a57e435ac976f51ae708c3e5f3c74293a">SDM_Type</a></li>
<li>SCHTLZ&#160;:&#160;<a class="el" href="structSDM__Type.html#aebbd74f6529d665957f59556b17f32e0">SDM_Type</a></li>
<li>sclk_freq_in_hz&#160;:&#160;<a class="el" href="structspi__master__timing__config__t.html#a27234dc0ee0c0709adb8e03a256e75ba">spi_master_timing_config_t</a></li>
<li>SCLLT&#160;:&#160;<a class="el" href="structSDM__Type.html#a26a29fb8bd0976952e6cd8e47a66a8ad">SDM_Type</a></li>
<li>scr_structure&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a2c6c67698ac8643936e387ae142f5078">sd_scr_t</a></li>
<li>scr_word&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a21d84078ba6ea705038fc2e5f8085dde">sd_scr_t</a></li>
<li>SCST&#160;:&#160;<a class="el" href="structSDM__Type.html#a67955de071529cea86d0141aa60b0e35">SDM_Type</a></li>
<li>sd_bus_widths&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a1cec4250f2010a6b1c9c2edb935504e2">sd_scr_t</a></li>
<li>sd_card_type&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a4299e7fe829336fb5fba095b62c7b1fc">sd_raw_status_t</a></li>
<li>sd_security&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a80561da05c84d67d2d0c90bc0ff6f5d0">sd_scr_t</a></li>
<li>sd_spec&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a79a9fb55f96a31497aa85150797153af">sd_scr_t</a></li>
<li>sd_spec3&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a7e610b17e07341b85f1b567eedadaf1b">sd_scr_t</a></li>
<li>sd_spec4&#160;:&#160;<a class="el" href="unionsd__scr__t.html#aa37f657fe9f9e8502f16cde9407e06af">sd_scr_t</a></li>
<li>sd_specx&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a443a2cca422f0206c4d3625ddf879687">sd_scr_t</a></li>
<li>sd_version&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a51cee0c22b677864198c8985e07c4d2d">sdio_cccr_t</a></li>
<li>sda_mid_manf&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a73a30add3f358276040e0932d34a980b">sdio_fbr_t</a></li>
<li>SDATA&#160;:&#160;<a class="el" href="structSDM__Type.html#aa3675e412ee3723fd6e62569629ac48a">SDM_Type</a></li>
<li>sdcard_is_present&#160;:&#160;<a class="el" href="structsdcard__spi__interface__t.html#a8350b7712ef97d1bb33767dc160afb7e">sdcard_spi_interface_t</a></li>
<li>SDCTRLE&#160;:&#160;<a class="el" href="structSDM__Type.html#a1bf577f09051b7f99320c7d346aa4fd9">SDM_Type</a></li>
<li>SDCTRLP&#160;:&#160;<a class="el" href="structSDM__Type.html#a7d300935a2fde09c51a50b054b092421">SDM_Type</a></li>
<li>sdectrl0&#160;:&#160;<a class="el" href="structov5640__special__effect__config__t.html#a28d20f1f5d51fa04da807ad3fa4d3aad">ov5640_special_effect_config_t</a></li>
<li>sdectrl3&#160;:&#160;<a class="el" href="structov5640__special__effect__config__t.html#a8a21d001b7ff26ec59805999003cb8bc">ov5640_special_effect_config_t</a></li>
<li>sdectrl4&#160;:&#160;<a class="el" href="structov5640__special__effect__config__t.html#a01efb5d16447d854d419384cc7a981db">ov5640_special_effect_config_t</a></li>
<li>SDF_3D&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a00b588fbdc299f706dfd35073ea30f3d">MIPI_DSI_Type</a></li>
<li>SDF_3D_ACT&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a1e924382b894481c3f655f51b2ce5fdc">MIPI_DSI_Type</a></li>
<li>SDFIFO&#160;:&#160;<a class="el" href="structSDM__Type.html#abbcfaa37928f71d605f493c6186ad331">SDM_Type</a></li>
<li>SDFIFOCTRL&#160;:&#160;<a class="el" href="structSDM__Type.html#a57688d3207b0170934950f66a4f4780b">SDM_Type</a></li>
<li>sdio_interrupt&#160;:&#160;<a class="el" href="structsdxc__xfer__callback__t.html#a231ca439dd3272ae502c74da4eef7bbc">sdxc_xfer_callback_t</a></li>
<li>sdio_irq_handler&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a64f7bf25748d9a8ac839f2f95d5de9d3">sdmmc_host_t</a></li>
<li>sdio_irq_param&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#ab2d81234b8e0ed93b5f475698c31d007">sdmmc_host_t</a></li>
<li>sdio_rev&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a21ffd7dc5fd34aaf81d46b5fb6adec1f">sdio_cccr_t</a></li>
<li>sdio_version&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a00735d38be21255a49078bec016db248">sdio_cccr_t</a></li>
<li>sdma_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a19aee5dd4cc4175261cd1279329434e0">sdxc_capabilities_t</a></li>
<li>SDMASA&#160;:&#160;<a class="el" href="structSDXC__Type.html#af285108fed0cd312e9582424cfa2c054">SDXC_Type</a></li>
<li>sdp_driver_if&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a7f124b943268660ca5737103a751d081">bootloader_api_table_t</a></li>
<li>sdp_ip_deinit&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#ab37daceb5d4266de1eecb80e57027fb4">sdp_driver_interface_t</a></li>
<li>sdp_ip_init&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a4f729e07b5cafc683632f4d775247588">sdp_driver_interface_t</a></li>
<li>sdp_pkt&#160;:&#160;<a class="el" href="structsdp__crypto__ctx__t.html#ae5d12bebbfd2c5644697f58e8d107fbb">sdp_crypto_ctx_t</a>, <a class="el" href="structsdp__dma__ctx__t.html#ab47ab8c708542b3331e180ea5ee4424c">sdp_dma_ctx_t</a>, <a class="el" href="structsdp__hash__ctx__t.html#a2880a289fccbf81b99db891a3515a6a0">sdp_hash_ctx_t</a></li>
<li>SDPCR&#160;:&#160;<a class="el" href="structSDP__Type.html#aa86bcc1aface395ec5840fb9e5216a87">SDP_Type</a></li>
<li>sdr104_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a45e6a7edfbc86c5e1b983cee0cae464f">sdxc_capabilities_t</a></li>
<li>sdr50_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a23c766702bd857a5bb10c97533e34240">sdxc_capabilities_t</a></li>
<li>SDRCTRL0&#160;:&#160;<a class="el" href="structFEMC__Type.html#ad9f11b220fc5549e92bfbb004dd67ea5">FEMC_Type</a></li>
<li>SDRCTRL1&#160;:&#160;<a class="el" href="structFEMC__Type.html#a5250134b52b47657b6da159e8e7a8f64">FEMC_Type</a></li>
<li>SDRCTRL2&#160;:&#160;<a class="el" href="structFEMC__Type.html#a0a6ea51bdec596cc8584cf4d4525c7b0">FEMC_Type</a></li>
<li>SDRCTRL3&#160;:&#160;<a class="el" href="structFEMC__Type.html#a0aa560c21cc78917e37040f352d7bf9a">FEMC_Type</a></li>
<li>SDST&#160;:&#160;<a class="el" href="structSDM__Type.html#a298897d897fc55105bb4cdd8cff269dc">SDM_Type</a></li>
<li>se&#160;:&#160;<a class="el" href="structhpm__jpeg__sos__info.html#ad737f571f6b4215018c56bcde3c71350">hpm_jpeg_sos_info</a></li>
<li>sec&#160;:&#160;<a class="el" href="structenet__ptp__ts__auxi__snapshot__t.html#a56d9310fd1588f4b3b7082a383b29172">enet_ptp_ts_auxi_snapshot_t</a>, <a class="el" href="structenet__ptp__ts__system__t.html#ab6c8968925bad8e5b0eed976f95b4500">enet_ptp_ts_system_t</a>, <a class="el" href="structenet__ptp__ts__target__t.html#ae05a193e7ff49032e68e56d1bf91fa60">enet_ptp_ts_target_t</a>, <a class="el" href="structenet__ptp__ts__update__t.html#a0373acc541832bbd5bf1897fd32e9c8f">enet_ptp_ts_update_t</a></li>
<li>SEC_KEY_CTL&#160;:&#160;<a class="el" href="structKEYM__Type.html#af536a816bf172f309b578b4059a21649">KEYM_Type</a></li>
<li>SEC_SNAP&#160;:&#160;<a class="el" href="structRTC__Type.html#a08d57398ac8dee1595fe9da836abc4d8">RTC_Type</a></li>
<li>SECOND&#160;:&#160;<a class="el" href="structRTC__Type.html#a428ebaadecc62ac4afbb035167f7bb82">RTC_Type</a></li>
<li>section&#160;:&#160;<a class="el" href="structmcl__filter__iir__df1__cfg__t.html#ac80ed0899a9ec325c600ec81d422c662">mcl_filter_iir_df1_cfg_t</a></li>
<li>sector&#160;:&#160;<a class="el" href="structbldc__control__pwm__par.html#afc97b7062c3a7313e401790f6ce7bf1d">bldc_control_pwm_par</a></li>
<li>sector_cnt&#160;:&#160;<a class="el" href="structe2p__config__t.html#a59d204b3c4b5cf5ecd53513850510355">e2p_config_t</a></li>
<li>sector_count&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a52259f0d812c4c16fe89462d52373ea4">emmc_device_attribute_t</a>, <a class="el" href="structemmc__ext__csd__t.html#afe860743464748ba179a06999208049f">emmc_ext_csd_t</a></li>
<li>sector_erase_cmd&#160;:&#160;<a class="el" href="structhpm__serial__nor__info__t.html#aa498d3e6ee6b327e4324fd3e0f75c002">hpm_serial_nor_info_t</a></li>
<li>sector_size&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a9d0c39fccb70d2ecd1e0ad43e6d17710">emmc_csd_t</a>, <a class="el" href="structemmc__device__attribute__t.html#a6f4d140f1ce0b0d3a2f9f50a858f2a33">emmc_device_attribute_t</a>, <a class="el" href="structnor__flash__config__t.html#a923fd3fe3e5631bc9f4ca7c69e4bb520">nor_flash_config_t</a></li>
<li>sector_size_emulation&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a288a5a667b863f1d368fa2e3c3d36a15">emmc_ext_csd_t</a></li>
<li>sector_size_kbytes&#160;:&#160;<a class="el" href="structhpm__serial__nor__info__t.html#a5ed350563b6084089aaef639c4348e1b">hpm_serial_nor_info_t</a>, <a class="el" href="structxpi__device__info__t.html#ad7c8c943f3df41cfa8c11005b31426eb">xpi_device_info_t</a></li>
<li>secure_erase_mult&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a25e4a6ee5cccdcb9ae29c0eeeb25041f">emmc_ext_csd_t</a></li>
<li>secure_erase_timeout_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#ac20da4750c57a770ed11f1a7517b2934">emmc_device_attribute_t</a></li>
<li>secure_feature_info&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a3b652727391bb205cdba2f1373d1218e">emmc_device_attribute_t</a></li>
<li>secure_feature_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a661917579122f5a0973c6366aa30cce5">emmc_ext_csd_t</a></li>
<li>secure_mode&#160;:&#160;<a class="el" href="structsd__status__t.html#aaacbc27573c772ca011004c2af0b64c7">sd_status_t</a></li>
<li>secure_removal_type&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a5e07307947334e315103925d02396115">emmc_ext_csd_t</a></li>
<li>SECURE_STATE&#160;:&#160;<a class="el" href="structBSEC__Type.html#ab8e871051a06c33d57da272f47c08df9">BSEC_Type</a>, <a class="el" href="structPSEC__Type.html#abd1ed90a431ba09a6d92633716867d45">PSEC_Type</a>, <a class="el" href="structSEC__Type.html#ad1d2c7f268f2879aff51a33d7ed16de6">SEC_Type</a></li>
<li>SECURE_STATE_CONFIG&#160;:&#160;<a class="el" href="structBSEC__Type.html#a87646bd42d587503cc7a1641483ce59d">BSEC_Type</a>, <a class="el" href="structPSEC__Type.html#a56dc70e104a5cae2124f465cb52c7d9d">PSEC_Type</a>, <a class="el" href="structSEC__Type.html#a70f849671121a2675f1774c63f144d4d">SEC_Type</a></li>
<li>secure_trim_mult&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a21fae0ae69ab3a70f1e529472130f4db">emmc_ext_csd_t</a></li>
<li>secure_trim_timeout_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#ac231ef454cfffcdbc2bf33e06cb96942">emmc_device_attribute_t</a></li>
<li>secure_wp_info&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a94aa8ca40ea139d17b763d3a615617fa">emmc_ext_csd_t</a></li>
<li>secured_mode&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a823e1b67d1df968012dd92a17191c0e9">sd_raw_status_t</a></li>
<li>seg1_max&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a5966b06c5265b9ca78dafaec2f1aa558">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#a600b2bb5631285c005742211edca20d7">mcan_bit_timing_table_struct</a></li>
<li>seg1_min&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#ad8917e52dbbcc8dbbd28175ca42fe248">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#aaf0feb3b1a83babe857dce89acfdc2ec">mcan_bit_timing_table_struct</a></li>
<li>seg2_max&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a61f008f2e2b959079f212993f49e1c6f">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#a6481473aeda7b30c237e52aab2f77cc5">mcan_bit_timing_table_struct</a></li>
<li>seg2_min&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a1c5027d9d41afc53025a6757187d1549">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#a1316482dc81fdba5dd78ed843452422f">mcan_bit_timing_table_struct</a></li>
<li>seg_count&#160;:&#160;<a class="el" href="structenet__rx__frame__info__t.html#a3f292452b655d532bd51f0f392f6ad32">enet_rx_frame_info_t</a></li>
<li>sel_adder_minus&#160;:&#160;<a class="el" href="unionpla__ff__cfg.html#a852b31df11cc36879f85ed414c8cb57b">pla_ff_cfg</a></li>
<li>sel_cfg_ff_type&#160;:&#160;<a class="el" href="unionpla__ff__cfg.html#a7e3095e6384933a2cfdfa9951c99137f">pla_ff_cfg</a></li>
<li>sel_clk_source&#160;:&#160;<a class="el" href="unionpla__ff__cfg.html#acc3d4d70e1c4b2eba14d5e5e660f806b">pla_ff_cfg</a></li>
<li>sel_sync_ahb&#160;:&#160;<a class="el" href="structadc12__config__t.html#a288bca08993809e06c382091d58faf10">adc12_config_t</a>, <a class="el" href="structadc16__config__t.html#a035c33a82ce193d5ab1a7d3c46ba5adc">adc16_config_t</a></li>
<li>SELECT&#160;:&#160;<a class="el" href="structBKEY__Type.html#a59fed981bd7a76ae1372c960760f5b91">BKEY_Type</a></li>
<li>self_refresh_recover_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a0b276f7f06d78f20ce5a195341a1813e">femc_sdram_config_t</a></li>
<li>sensor_bitwidth&#160;:&#160;<a class="el" href="structcam__config__t.html#a5c9f2c5943d560382eedb7bed94629a8">cam_config_t</a></li>
<li>sensorless&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a66d7f2122a7eb6ac52e586a0db8342b2">mcl_encoder_t</a></li>
<li>SEQ_CFG0&#160;:&#160;<a class="el" href="structADC12__Type.html#af35548af941294e1130d16cd16d9c60b">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#acac88c1a468d8cf010d8da899193aa7e">ADC16_Type</a></li>
<li>SEQ_DMA_ADDR&#160;:&#160;<a class="el" href="structADC12__Type.html#a3a2d709691e7753fd6af0d51ad2587e2">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#ab09fc5e413e74422989150909a428678">ADC16_Type</a></li>
<li>SEQ_DMA_CFG&#160;:&#160;<a class="el" href="structADC12__Type.html#a2b8cd057444cfd1708fb029c634b65b2">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a7ae74aa26dfdc2ce1cf9cad5e0eaa0f5">ADC16_Type</a></li>
<li>SEQ_HIGH_CFG&#160;:&#160;<a class="el" href="structADC16__Type.html#a62f642306ec152a261bcbe3f6b1f1826">ADC16_Type</a></li>
<li>seq_idx&#160;:&#160;<a class="el" href="structxpi__xfer__ctx__t.html#a3d8dfc9be3829aed6403d5077d172481">xpi_xfer_ctx_t</a></li>
<li>seq_int_en&#160;:&#160;<a class="el" href="structadc12__seq__queue__config__t.html#a9cbce2f0ce44b5dc45a6341c68989b7b">adc12_seq_queue_config_t</a>, <a class="el" href="structadc16__seq__queue__config__t.html#a187ec3d905c73db1352c08e925cd1976">adc16_seq_queue_config_t</a></li>
<li>seq_len&#160;:&#160;<a class="el" href="structadc12__seq__config__t.html#ac1d272c65251cfa1c4fe7da828f78473">adc12_seq_config_t</a>, <a class="el" href="structadc16__seq__config__t.html#ae23cb011454e134124a4d5fff007f020">adc16_seq_config_t</a></li>
<li>seq_num&#160;:&#160;<a class="el" href="structadc12__pmt__dma__data__t.html#aa390fe7cc6816decdfae49ba73591c97">adc12_pmt_dma_data_t</a>, <a class="el" href="structadc12__seq__dma__data__t.html#a9536fe3383cc9b90898c817e7d78c1e1">adc12_seq_dma_data_t</a>, <a class="el" href="structadc16__pmt__dma__data__t.html#ab709396c3635a83fab60929576e0530c">adc16_pmt_dma_data_t</a>, <a class="el" href="structadc16__seq__dma__data__t.html#aa202e95f3c99e29d01badc99a8cdb91a">adc16_seq_dma_data_t</a>, <a class="el" href="structxpi__xfer__ctx__t.html#a94e26ba8014e815e40c3fb79b23de200">xpi_xfer_ctx_t</a></li>
<li>SEQ_QUE&#160;:&#160;<a class="el" href="structADC12__Type.html#a1a9048d7d88f478be921151348d0a069">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#ac80616a1342cd74909f9d86648ce6bcd">ADC16_Type</a></li>
<li>SEQ_WR_ADDR&#160;:&#160;<a class="el" href="structADC12__Type.html#a2ee94ec95d26299888e2c6efea3b8ffb">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#aec3a362f3c04d5f7547d2fb847021589">ADC16_Type</a></li>
<li>seqgen&#160;:&#160;<a class="el" href="structtsw__cb__stmid__entry__t.html#ac3c3050d98659928f0bcbbb37335d74e">tsw_cb_stmid_entry_t</a></li>
<li>seqnum&#160;:&#160;<a class="el" href="structtsw__cb__stmid__entry__t.html#a24496da14c0673c71b259b28dceb8abd">tsw_cb_stmid_entry_t</a></li>
<li>serial_num&#160;:&#160;<a class="el" href="structsdio__cis__t.html#a84940663dc2167b0d903bdda6a78de1d">sdio_cis_t</a></li>
<li>serial_root_clk_freq&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a1299e635b91de8810132a5168254f6cc">xpi_device_config_t</a></li>
<li>SET&#160;:&#160;<a class="el" href="structGPIO__Type.html#a2567a627c8388318f1f2992cfa60fbc1">GPIO_Type</a>, <a class="el" href="structSEI__Type.html#acbe51f68fbcceb6c24598e14c37fe497">SEI_Type</a>, <a class="el" href="structSYSCTL__Type.html#a889285d9f6fcbceac4a87af310c6f24c">SYSCTL_Type</a></li>
<li>set_backlight&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a206afc5fa0495e0c1de09ace725d784f">hpm_panel_hw_interface</a></li>
<li>set_configurable_region&#160;:&#160;<a class="el" href="structotp__driver__interface__t.html#a24bc6b5ac07e7174be6df8fd86d03247">otp_driver_interface_t</a></li>
<li>set_cs&#160;:&#160;<a class="el" href="structhpm__nor__host__param__t.html#a4629332ab51d78da3205e62a5a879282">hpm_nor_host_param_t</a>, <a class="el" href="structserial__nor__host__ops__t.html#a9f17b167fc1897c09defd64a455a0f14">serial_nor_host_ops_t</a></li>
<li>set_frequency&#160;:&#160;<a class="el" href="structhpm__nor__host__param__t.html#a949e1854ac8d6cffc67f7d8e2d40473f">hpm_nor_host_param_t</a>, <a class="el" href="structserial__nor__host__ops__t.html#acd81f6e0057ea70448eae0dbefc32ff8">serial_nor_host_ops_t</a></li>
<li>set_reset_pin_level&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a4f8f83b4d087c6782f1cf2319962b4b1">hpm_panel_hw_interface</a></li>
<li>set_rts_high&#160;:&#160;<a class="el" href="structuart__modem__config.html#ad0a89ab19250a7b6eb7d0693e4d5f827">uart_modem_config</a></li>
<li>set_spi_speed&#160;:&#160;<a class="el" href="structsdcard__spi__interface__t.html#a6305b57c1d4e5dc5eb83463bc9f2e225">sdcard_spi_interface_t</a></li>
<li>set_video_router&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a83a21325d2890baee3d8efef8115a060">hpm_panel_hw_interface</a></li>
<li>setkey_dec&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#a8c1ab1efdf2715fd278ca9304cc7b766">sm4_api_interface_t</a></li>
<li>setkey_enc&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#a86ad3dae4c7ee3cc9cb0bf75604a8933">sm4_api_interface_t</a></li>
<li>SETUP&#160;:&#160;<a class="el" href="structI2C__Type.html#ad26cd61ef0be04e242fd946d7a79cffd">I2C_Type</a></li>
<li>setup_request&#160;:&#160;<a class="el" href="structdcd__qhd__t.html#a2076b060b0f70da8661abb9d79b1e40e">dcd_qhd_t</a></li>
<li>sfdp_version&#160;:&#160;<a class="el" href="structhpm__serial__nor__info__t.html#addb7c8c95c8a992bc28578b77aea3a2f">hpm_serial_nor_info_t</a></li>
<li>sh_invert&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#ac8c00a44d87d9675c7532784e4b173eb">eui_ctrl_config_t</a></li>
<li>SHACL&#160;:&#160;<a class="el" href="structTSW__Type.html#a299821cd3b59daca7664c4c3585abaeb">TSW_Type</a></li>
<li>SHADOW&#160;:&#160;<a class="el" href="structOTP__Type.html#a978cd8952c1ae08bed2db53cd7107260">OTP_Type</a></li>
<li>SHADOW_DONE_INT_EN&#160;:&#160;<a class="el" href="structLCDC__Type.html#a0616a7b0150e9eb646397ec08d92ceed">LCDC_Type</a></li>
<li>SHADOW_DONE_ST&#160;:&#160;<a class="el" href="structLCDC__Type.html#af29a3d8d7716790579a6677c6cf00f34">LCDC_Type</a></li>
<li>SHADOW_LOCK&#160;:&#160;<a class="el" href="structOTP__Type.html#acd5f97806d53437bf491319ee17f3ba9">OTP_Type</a></li>
<li>SHADOW_VAL&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a7ebf83189c6e6ea0fe8f8cce89e18c31">PWMV2_Type</a></li>
<li>SHCR&#160;:&#160;<a class="el" href="structPWM__Type.html#a6a4550a3729a0c529532bcbd35f1fdc2">PWM_Type</a></li>
<li>shield_hardware_trig_safety&#160;:&#160;<a class="el" href="structqeo__pwm__mode__t.html#a59551fab592584b5798d5cfd254ef129">qeo_pwm_mode_t</a></li>
<li>SHIFT&#160;:&#160;<a class="el" href="structMTG__Type.html#ae51aaae49fd76612ece65748265121f9">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#aed9224e6a840c3dd33d6f2a587705eb0">MTGV2_Type</a></li>
<li>SHLK&#160;:&#160;<a class="el" href="structPWM__Type.html#a70f354091cc2a1e843bd86d759647462">PWM_Type</a></li>
<li>sid&#160;:&#160;<a class="el" href="structtsw__cb__frer__sid__func__config__t.html#a8db3de0eddc350bcfc18a09f6d58a49a">tsw_cb_frer_sid_func_config_t</a>, <a class="el" href="structtsw__cb__stmid__entry__t.html#a40887de3a5e22d5c77f6f0f0ce090461">tsw_cb_stmid_entry_t</a></li>
<li>SIDFC&#160;:&#160;<a class="el" href="structMCAN__Type.html#a014e0a00a3315cea91208e776421f256">MCAN_Type</a></li>
<li>sig_block_offset&#160;:&#160;<a class="el" href="structboot__header__t.html#adfe3080dc117641b07c7c93b25731ce1">boot_header_t</a></li>
<li>sig_group_num&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#ac4df4da4edf2442edb3b1677eeb64deb">lobs_state_config_t</a>, <a class="el" href="structlobs__two__group__mode__config__t.html#ad57ceeac91c9ed7c4affcbbcc25da22e">lobs_two_group_mode_config_t</a></li>
<li>SIGCOMP0&#160;:&#160;<a class="el" href="structLOBS__Type.html#a90b209495ebbf8e653dc5c91f150fbbc">LOBS_Type</a></li>
<li>SIGCOMP1&#160;:&#160;<a class="el" href="structLOBS__Type.html#a56baa534662fb098da39f8319e91e4ed">LOBS_Type</a></li>
<li>SIGCOMP2&#160;:&#160;<a class="el" href="structLOBS__Type.html#a1876f20fd9dec50ee9260ed1a30012a9">LOBS_Type</a></li>
<li>SIGCOMP3&#160;:&#160;<a class="el" href="structLOBS__Type.html#aa3320d8665932074499ea0823adf354f">LOBS_Type</a></li>
<li>SIGENA&#160;:&#160;<a class="el" href="structLOBS__Type.html#adb766f31c028f3664bfa90a8c02fec9a">LOBS_Type</a></li>
<li>sigma_delta_order&#160;:&#160;<a class="el" href="structpdm__config.html#a3c020f0b57ab2367e9fed4f813c26091">pdm_config</a></li>
<li>SIGMASK&#160;:&#160;<a class="el" href="structLOBS__Type.html#ad31b027d6972061a92f9bae642211f4d">LOBS_Type</a></li>
<li>sign&#160;:&#160;<a class="el" href="structenet__ptp__ts__update__t.html#acaefc1c1ce760e4814ef0471a6f78746">enet_ptp_ts_update_t</a></li>
<li>SIGN_CNT_I&#160;:&#160;<a class="el" href="structRDC__Type.html#a4fe02f4a540b354e3c179597def40c71">RDC_Type</a></li>
<li>SIGN_CNT_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#acdf5a4022304051efb5137c5f2d5c50b">RDC_Type</a></li>
<li>signal&#160;:&#160;<a class="el" href="structpla__aoi__16to8__cfg__unit.html#a5b9848a06627b2097b6ad160c07fbdc8">pla_aoi_16to8_cfg_unit</a>, <a class="el" href="structpla__aoi__8to7__cfg__unit.html#a483f557c250b2246d5bf156960bd54ac">pla_aoi_8to7_cfg_unit</a></li>
<li>signed_flag&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#ab2a887781a8bfc769ee3c589cb477b7d">sei_data_format_config_t</a></li>
<li>SIGSEL&#160;:&#160;<a class="el" href="structLOBS__Type.html#a13f0ec94436a7b2a308b94bc904d3ba8">LOBS_Type</a></li>
<li>SIGSELA1&#160;:&#160;<a class="el" href="structLOBS__Type.html#a7c6c9ac6f7b1ebcd22d9797d1f95f6f8">LOBS_Type</a></li>
<li>SIGSELA2&#160;:&#160;<a class="el" href="structLOBS__Type.html#a8a45021853e10958f49777d9e82d5db8">LOBS_Type</a></li>
<li>sin_x&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a2301830c765e490a2dc7698843dea9a1">mcl_control_method_t</a></li>
<li>SINN_ACC&#160;:&#160;<a class="el" href="structQEIV2__Type.html#aa5d4a2e67d95e716c29780cf3e409440">QEIV2_Type</a></li>
<li>SINP_ACC&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a9f40e79e45311742cae7a79239dddaef">QEIV2_Type</a></li>
<li>sip_flash_power_off&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a135bf83209aac493c2f7efcb4f8fe08c">xpi_nor_driver_interface_t</a></li>
<li>sip_flash_power_on&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a344ba79266e03cdd97280f8242d0a918">xpi_nor_driver_interface_t</a></li>
<li>SIZE&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a86ed5655ecfbde1027f4b2d90abb6d02">DDRCTL_Type</a></li>
<li>size&#160;:&#160;<a class="el" href="structenet__buff__config__t.html#a420d3e69a8c573c4524cd97caa97398d">enet_buff_config_t</a>, <a class="el" href="structfw__info__table__t.html#a1bd7b4e52f55b863d62162eca19b57a6">fw_info_table_t</a>, <a class="el" href="structmt9m114__reg__t.html#aa55cd1fa955fb44d19594f1eb02236f5">mt9m114_reg_t</a>, <a class="el" href="structpanel__memory__node.html#aa19c2cd0f35f9789fb3f15c518cb09bb">panel_memory_node</a></li>
<li>size_h&#160;:&#160;<a class="el" href="structgt9xx__touch__point__t.html#a853b80a09551103e2977a903fe442cf2">gt9xx_touch_point_t</a></li>
<li>size_in_byte&#160;:&#160;<a class="el" href="structdma__channel__config.html#a9c26d92bb6bc973c8da648515ea2a879">dma_channel_config</a>, <a class="el" href="structdma__handshake__config.html#a4cdc1f8688c0e9038e2d1310a22511ef">dma_handshake_config</a>, <a class="el" href="structfemc__sdram__config__t.html#a5f61c2a8163fe0bbb6be523ca648e551">femc_sdram_config_t</a>, <a class="el" href="structfemc__sram__config__t.html#ab093a42a7ba629ac82a214b4e3acf662">femc_sram_config_t</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a868bb43bbed23e7b959793a41a2295c4">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structppi__async__sram__config__t.html#a017e28c6fa3281a5da13fa07082011e8">ppi_async_sram_config_t</a></li>
<li>size_in_kbytes&#160;:&#160;<a class="el" href="structhpm__serial__nor__info__t.html#a2697ade6734cd8da566e469e13b19cdc">hpm_serial_nor_info_t</a>, <a class="el" href="structxpi__device__config__t.html#aac0e640e5578d411924a211fb7922e37">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#a8201cc2e15fdd9204e7b414fbc3e821c">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a62e85d875e03dc4bb753a79c7570a140">xpi_ram_info_t</a></li>
<li>size_l&#160;:&#160;<a class="el" href="structgt9xx__touch__point__t.html#a72f4dd042bbc1923c9aacb35fa1ee9bc">gt9xx_touch_point_t</a></li>
<li>size_of_protected_area&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a1f55e640f4dededda627d32bf4b65a70">sd_raw_status_t</a></li>
<li>sjw_max&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a2f28a3d89e0085b924470e4b20d40958">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#ae0ac8e001129bc5fe13d1e76d5e031bc">mcan_bit_timing_table_struct</a></li>
<li>sjw_min&#160;:&#160;<a class="el" href="structcan__bit__timing__table__t.html#a30df1007d247a5322592da7974f4e34b">can_bit_timing_table_t</a>, <a class="el" href="structmcan__bit__timing__table__struct.html#aea0e7642967ad260185f24355ec35fc5">mcan_bit_timing_table_struct</a></li>
<li>skip_ahb_buf_cfg&#160;:&#160;<a class="el" href="structxpi__ram__config__option__t.html#a34202da1091eeab43b9f192461f7237f">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__ram__config__t.html#aa0f6f5f30c0669207b6c2fdb1ed95b93">xpi_ram_config_t</a></li>
<li>slave_addr&#160;:&#160;<a class="el" href="structhpm__pmbus__cfg__t.html#a16d866dcd8ee95edb60b1891fd7822d0">hpm_pmbus_cfg_t</a></li>
<li>slave_address&#160;:&#160;<a class="el" href="structi2c__initialize__config.html#ac9de7a8c32fb29488241e0cae2f002ad">i2c_initialize_config</a>, <a class="el" href="structsgtl__context__t.html#a244b2ad17172fa39141ae9d342946985">sgtl_context_t</a>, <a class="el" href="structwm8960__control__t.html#ae4442fa2a68ad22e1333407165e949e7">wm8960_control_t</a></li>
<li>slave_conf&#160;:&#160;<a class="el" href="structhpm__pmbus__cfg__t.html#ad408a097ef002798253381be2479f20b">hpm_pmbus_cfg_t</a></li>
<li>slave_config&#160;:&#160;<a class="el" href="structspi__control__config__t.html#a74fadddc760f616fbfad225fbfc4dbc5">spi_control_config_t</a></li>
<li>slave_data_only&#160;:&#160;<a class="el" href="structspi__slave__control__config__t.html#aac4b171e5eadbd515b19a90b5576d0c8">spi_slave_control_config_t</a></li>
<li>slave_hit&#160;:&#160;<a class="el" href="structfemc__axi__q__weight__t.html#a3687a5d50d8fe88a09e13edfea2fdb54">femc_axi_q_weight_t</a></li>
<li>slave_hit_wo_rw&#160;:&#160;<a class="el" href="structfemc__axi__q__weight__t.html#a22ec4fa28af44f91be1d69e6da183d62">femc_axi_q_weight_t</a></li>
<li>sleep_awake_timeout_ns&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#aeaebb8a6f8464ca9b42a289d6be612e6">emmc_device_attribute_t</a></li>
<li>sleep_current_vcc&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac9ec7f8416d5a3a828821157f87e3c7c">emmc_ext_csd_t</a></li>
<li>sleep_current_vcc_ua&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a1332f8d1913b10072a22d7369dc340cb">emmc_device_attribute_t</a></li>
<li>sleep_current_vccq&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a4f1cb8d9c76b58f902727422ba67d68e">emmc_ext_csd_t</a></li>
<li>sleep_current_vccq_ua&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#ad47ba7bd02d46ee0d357d47663e1bc27">emmc_device_attribute_t</a></li>
<li>sleep_notification_timeout&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a3f6dd102987024a48ce9983b117644af">emmc_ext_csd_t</a></li>
<li>sleep_notification_timeout_us&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#ad4dd9f78343f490e1ea5cc2272a380b0">emmc_device_attribute_t</a></li>
<li>sleep_or_awake_timeout&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a7f765d3ed5a1ee7dc9e70005d66d3086">emmc_ext_csd_t</a></li>
<li>SLOT_INTR_STATUS&#160;:&#160;<a class="el" href="structSDXC__Type.html#a97bde70a92ff85cd36650724619bfe24">SDXC_Type</a></li>
<li>slot_type_r&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a3e57657a5e9c45803c7efcafd182f7d6">sdxc_capabilities_t</a></li>
<li>SLVDATACNT&#160;:&#160;<a class="el" href="structSPI__Type.html#a2c46016a6633d0eddad465b1fa5ceddc">SPI_Type</a></li>
<li>SLVDATARCNT&#160;:&#160;<a class="el" href="structSPI__Type.html#adc47b09174771e13c8bc2f3ae9f9224a">SPI_Type</a></li>
<li>SLVDATAWCNT&#160;:&#160;<a class="el" href="structSPI__Type.html#aca08503dd8815ef2d8d4f719c54b84df">SPI_Type</a></li>
<li>SLVST&#160;:&#160;<a class="el" href="structSPI__Type.html#a3cde9c934e3357fcfc67c81360dd09e5">SPI_Type</a></li>
<li>sm3_api_if&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a72576d22b6905b141763f3baa3191113">bootloader_api_table_t</a></li>
<li>sm4_api_if&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#ad6317e697474de6b386b8a5dd4ef49d1">bootloader_api_table_t</a></li>
<li>sm4_ccm_dec_verify&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#aca9ceae4b197bc18b34655fe00bfce0b">sdp_driver_interface_t</a></li>
<li>sm4_ccm_gen_enc&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a62c913e10a4da9a5451e1d5097edc3a2">sdp_driver_interface_t</a></li>
<li>sm4_crypt_cbc&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#ab5edd65ebfa6d46025981a1311b5b7b1">sdp_driver_interface_t</a></li>
<li>sm4_crypt_ctr&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a33ecdc3a9a4ff62b699543afd145c1ed">sdp_driver_interface_t</a></li>
<li>sm4_crypt_ecb&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a2e973e4b946f375aa630b4f19ca955e1">sdp_driver_interface_t</a></li>
<li>sm4_set_key&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a5c20ab6758c84311b1fff59225c2d2c6">sdp_driver_interface_t</a></li>
<li>smac&#160;:&#160;<a class="el" href="structtsw__cb__stmid__entry__t.html#a6a25a8de29740d405b2d476f551d440d">tsw_cb_stmid_entry_t</a></li>
<li>smc_cfg&#160;:&#160;<a class="el" href="structmcl__control__cfg__t.html#a8dc09de9e91d6b80c1a8714a5aa9c5b2">mcl_control_cfg_t</a></li>
<li>smc_f&#160;:&#160;<a class="el" href="structmcl__control__smc__cfg__t.html#a6f9bf4e949a20e0b04f088e44b0df626">mcl_control_smc_cfg_t</a></li>
<li>smc_g&#160;:&#160;<a class="el" href="structmcl__control__smc__cfg__t.html#aaa852984361d1323994962a71e2c04e3">mcl_control_smc_cfg_t</a></li>
<li>smc_init&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#af350ecf86d646b068073ad835634c48b">mcl_control_method_t</a></li>
<li>smc_process&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#af843d8c7defb92ab21e87fff9d2ae248">mcl_control_method_t</a></li>
<li>SMP_ACC&#160;:&#160;<a class="el" href="structSEI__Type.html#adde91a4c411291613cd6bcc5cce4d832">SEI_Type</a></li>
<li>SMP_CFG&#160;:&#160;<a class="el" href="structSEI__Type.html#a0dff5ba97d1cc05c2deac4554b70cbce">SEI_Type</a></li>
<li>SMP_DAT&#160;:&#160;<a class="el" href="structSEI__Type.html#ab8358d172ee064e45c8645182b7ef5a9">SEI_Type</a></li>
<li>SMP_EN&#160;:&#160;<a class="el" href="structSEI__Type.html#a1e2a65472d77231a9840f6312084772e">SEI_Type</a></li>
<li>SMP_POS&#160;:&#160;<a class="el" href="structSEI__Type.html#a454348efcb4c9ba2942aac2903ff4db2">SEI_Type</a></li>
<li>SMP_REV&#160;:&#160;<a class="el" href="structSEI__Type.html#acb1265e4441f9e9d21082bb904a3464a">SEI_Type</a></li>
<li>SMP_SPD&#160;:&#160;<a class="el" href="structSEI__Type.html#a70e554ed3511514b5662fe587b92874f">SEI_Type</a></li>
<li>SMP_STS&#160;:&#160;<a class="el" href="structSEI__Type.html#adf02bb0ec42e4259f6bcba67e2e32c96">SEI_Type</a></li>
<li>SMP_VAL&#160;:&#160;<a class="el" href="structSEI__Type.html#ab15c9baabb9b1d434d7cf856454ea516">SEI_Type</a></li>
<li>soe&#160;:&#160;<a class="el" href="structtsw__dma__config__t.html#a88f9cd561c6149c0c85e0356a8dbf984">tsw_dma_config_t</a></li>
<li>sof0&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a920176c9a3bcc833180066a1ac1b1429">hpm_jpeg_jpeg_info</a></li>
<li>sof0_info&#160;:&#160;<a class="el" href="structhpm__jpeg__decode__job.html#a3750a2a63f17793cac647be7371990fe">hpm_jpeg_decode_job</a>, <a class="el" href="structhpm__jpeg__encode__job.html#a70c4c755e9aa0e754139e45cd1febf7f">hpm_jpeg_encode_job</a></li>
<li>sof_at_ref_clk_falling_edge&#160;:&#160;<a class="el" href="structpdm__config.html#af5d526c08825ff8945f9254bce29bda1">pdm_config</a></li>
<li>SOFT_RST&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a2542f771d06fe02a79aac3d8fab51d76">MIPI_CSI_PHY_Type</a></li>
<li>SOFT_RST_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a3db3dc8a164dbb2acd27677e141f8d1e">TSW_Type</a></li>
<li>SOFTMKEY&#160;:&#160;<a class="el" href="structKEYM__Type.html#abff83f07e6e66f3b39df939a083f8351">KEYM_Type</a></li>
<li>SOFTPKEY&#160;:&#160;<a class="el" href="structKEYM__Type.html#a1a470fcbb395ed15d08145aaf476f921">KEYM_Type</a></li>
<li>software_inject&#160;:&#160;<a class="el" href="unionpla__filter__cfg.html#a4be533d0aa68fcd9131e0bd2d3e221d5">pla_filter_cfg</a></li>
<li>SOFTWARE_RESET&#160;:&#160;<a class="el" href="structPPOR__Type.html#af2045553a6fa98c8f0f0eafbda751ec2">PPOR_Type</a></li>
<li>software_reset&#160;:&#160;<a class="el" href="structxpi__driver__interface__t.html#a74c62da8706989c08b63dfe842d183b7">xpi_driver_interface_t</a></li>
<li>soi&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a1da871c92560ff7d7bfe824db5c3b479">hpm_jpeg_jpeg_info</a></li>
<li>sos&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#aa0dc681730064f0ab0c316187f27230b">hpm_jpeg_jpeg_info</a></li>
<li>sos_info&#160;:&#160;<a class="el" href="structhpm__jpeg__decode__job.html#a20ffeacbadde2eda4df7f670b2b524ee">hpm_jpeg_decode_job</a>, <a class="el" href="structhpm__jpeg__encode__job.html#a53ed23ffee40702e2743852de4f95bbc">hpm_jpeg_encode_job</a></li>
<li>source&#160;:&#160;<a class="el" href="structmtg__time__init__param.html#a91f52c838875254c36798f3e19ab544b">mtg_time_init_param</a></li>
<li>SOURCE_ACT&#160;:&#160;<a class="el" href="structSMIX__Type.html#a505050222d9c2ba7f83fd7c45a765fb5">SMIX_Type</a></li>
<li>SOURCE_CH&#160;:&#160;<a class="el" href="structSMIX__Type.html#ab0eacf15e771c1307a7abfa40933a3d1">SMIX_Type</a></li>
<li>SOURCE_DEACT&#160;:&#160;<a class="el" href="structSMIX__Type.html#ab128a968e65b639ccb1cae44f5cf7379">SMIX_Type</a></li>
<li>SOURCE_EN&#160;:&#160;<a class="el" href="structSMIX__Type.html#aa8d00a15d4d945ec580a6a00844d0e7f">SMIX_Type</a></li>
<li>SOURCE_FADEIN_CTRL&#160;:&#160;<a class="el" href="structSMIX__Type.html#a51f88c1b334c651ae88e390f2e650b57">SMIX_Type</a></li>
<li>source_mask&#160;:&#160;<a class="el" href="structpwm__fault__source__config.html#a5ce4016e0e4bb518041ed7c4527a3c11">pwm_fault_source_config</a></li>
<li>SOURCE_MFADEOUT_CTRL&#160;:&#160;<a class="el" href="structSMIX__Type.html#a8808c7fa83bb750c7833812d48bdaba4">SMIX_Type</a></li>
<li>sp_avg_pwr_3v3&#160;:&#160;<a class="el" href="structATTR__PACKED.html#ae1e12032807354781a6e25bd4b6b4749">ATTR_PACKED</a></li>
<li>sp_max_pwr_3v3&#160;:&#160;<a class="el" href="structATTR__PACKED.html#aa6e21a08cac0715919d132af64f0bed7">ATTR_PACKED</a></li>
<li>SPD&#160;:&#160;<a class="el" href="structQEI__Type.html#a6b2698331622a54a7e8b28ac36d6ede1">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a613823751c14db2f63a98a456089d4af">QEIV2_Type</a></li>
<li>SPD_CNT_DIFF&#160;:&#160;<a class="el" href="structESC__Type.html#a57a418858c72808e8a1d2bc80029a5c2">ESC_Type</a></li>
<li>SPD_CNT_FD&#160;:&#160;<a class="el" href="structESC__Type.html#abfdad5c365b751a67ffbc00a223c6b42">ESC_Type</a></li>
<li>SPD_CNT_START&#160;:&#160;<a class="el" href="structESC__Type.html#aedb660e9ce37cd228e4f416a3500a6f7">ESC_Type</a></li>
<li>spd_data_idx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a0c5ba4e262f4e6c50c5ffe3d33078ab8">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#a523d1799cb2094b73e0c27f33d7cccc3">sei_update_config_t</a></li>
<li>spd_data_use_rx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a73eda96cfe7a336beec6d028103d629a">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#ae44744d4f263b272c11e3e8b7004cd1e">sei_update_config_t</a></li>
<li>SPD_IN&#160;:&#160;<a class="el" href="structSEI__Type.html#a25f74c6ef336ff807e163a90607fc3b7">SEI_Type</a></li>
<li>SPDCMP&#160;:&#160;<a class="el" href="structQEI__Type.html#aa56e8cdd7f44ee26995431675a18ca68">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a10dce7113210538c894bde64caee6037">QEIV2_Type</a></li>
<li>SPDCMP2&#160;:&#160;<a class="el" href="structQEIV2__Type.html#ac0a75eb4c0339c825aa9e065ade63eaa">QEIV2_Type</a></li>
<li>SPDHIS&#160;:&#160;<a class="el" href="structQEI__Type.html#a0bf47d51409172254e80feb15b014389">QEI_Type</a></li>
<li>spec_version&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a95c09330bfdd983a47baddaeaff9b5d1">emmc_csd_t</a></li>
<li>speed&#160;:&#160;<a class="el" href="structdp83848__config__t.html#a6a73e27ceb6e5be9d39fba293bedb9b5">dp83848_config_t</a>, <a class="el" href="structdp83867__config__t.html#a33dc3e030adf10817fd6b035ed6465a5">dp83867_config_t</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#af01ceee9ed3595c9f43fd4191fe3cfbe">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structi2c__initialize__config.html#aa77340c501122294210fed5e9ffbd434">i2c_initialize_config</a>, <a class="el" href="structjl1111__config__t.html#a4acd2bf5a6893e1c6bc8f4a929fe35cb">jl1111_config_t</a>, <a class="el" href="structlan8720__config__t.html#a2e6c1b2b3fc2863cb2a8916012c43755">lan8720_config_t</a>, <a class="el" href="structmcl__encoder__t.html#a8513acffbbee1b172a7ab305d0c93bad">mcl_encoder_t</a>, <a class="el" href="structmcl__filter__pll__output__t.html#ae45a36fbefc19b7d363813f9a2cb5045">mcl_filter_pll_output_t</a>, <a class="el" href="structmcl__loop__t.html#a1cae8c502788b24accc36c21c87154b7">mcl_loop_t</a>, <a class="el" href="structmmc__pos__or__delta__pos__input__t.html#ad1d9e9ceb696f4ef4075d285033ad3f0">mmc_pos_or_delta_pos_input_t</a>, <a class="el" href="structmmc__pos__out__t.html#a2bc8ddbd3cb6f7655cc1368f02ccd9b0">mmc_pos_out_t</a>, <a class="el" href="structpath__plan__t__cure__cfg__t.html#acce001456284fb59263e69c80da68d77">path_plan_t_cure_cfg_t</a>, <a class="el" href="structrtl8201__config__t.html#a22e8502c21aa3ad83ca01f5a33f4e436">rtl8201_config_t</a>, <a class="el" href="structrtl8211__config__t.html#a24dd1d3714e41aa780ddf34ae9a5a2ef">rtl8211_config_t</a>, <a class="el" href="structtamper__ch__config__t.html#adc954ee85810ad62a296c04a28a3760a">tamper_ch_config_t</a></li>
<li>speed_abs_switch_m_t&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#aa7fccc79318d74c8d37880e3be4363fc">mcl_encoer_cfg_t</a></li>
<li>speed_cal_method&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#a78ea4b8313d43543e74c693369cba547">mcl_encoer_cfg_t</a></li>
<li>speed_class&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a3d5a6ac0af7cefaae616f315f16278bc">sd_raw_status_t</a>, <a class="el" href="structsd__status__t.html#a1a3ae1ff0b6e4a91f048b8b43a116780">sd_status_t</a></li>
<li>speed_filter_last&#160;:&#160;<a class="el" href="structmcl__encoder__cal__speed__m__t__function__t.html#a5a80037c557195774621277e1c33c3c1">mcl_encoder_cal_speed_m_t_function_t</a></li>
<li>speed_last&#160;:&#160;<a class="el" href="structmcl__encoder__cal__speed__m__t__function__t.html#a25ab9aaa1c7a6491e615c2c0f5c34317">mcl_encoder_cal_speed_m_t_function_t</a>, <a class="el" href="structmcl__encoder__cal__speed__t__function__t.html#a8cec92f27159fa5362d6043b6dcf575b">mcl_encoder_cal_speed_t_function_t</a></li>
<li>speed_loop_ts&#160;:&#160;<a class="el" href="structphysical__time__q__t.html#ab7992dde979710d268f68e5ccdd2ca23">physical_time_q_t</a>, <a class="el" href="structphysical__time__t.html#a4e112ad3c018680ec4579f98c93d5df1">physical_time_t</a></li>
<li>speed_pid&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#aebfd1670b1135cc3b7ce64646fee2d01">mcl_control_method_t</a></li>
<li>speed_pid_cfg&#160;:&#160;<a class="el" href="structmcl__control__cfg__t.html#a042076c98233dff462e33c15435003a9">mcl_control_cfg_t</a></li>
<li>SPEED_SW&#160;:&#160;<a class="el" href="structCLC__Type.html#a38e67f5c54404fbd3dbcd101504bbfbe">CLC_Type</a></li>
<li>speed_thr&#160;:&#160;<a class="el" href="structmmc__speed__trig__t.html#a0a932a4657756f25e2f7a0e31e11b9bf">mmc_speed_trig_t</a></li>
<li>speed_tick&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#a42a1934d8e4e0dfda1284d583c768074">hpm_mcl_over_zero_cfg</a></li>
<li>SPEED_TRG_CFG&#160;:&#160;<a class="el" href="structMMC__Type.html#acae1f1d94e1c8136dcca5c197bac8254">MMC_Type</a></li>
<li>SPEED_TRG_THR&#160;:&#160;<a class="el" href="structMMC__Type.html#a8a9e82478474565e2231ce65d4713039">MMC_Type</a></li>
<li>speed_trig_int&#160;:&#160;<a class="el" href="structmmc__pred__mode__t.html#a11c7f8ed0decec8ac05b63c770f47347">mmc_pred_mode_t</a></li>
<li>speed_ts&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a893b7d8532bcbe4e747a316dc3c8e6c9">mcl_loop_t</a></li>
<li>speedcalpar&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#ad17ff3cf7602b2b7e9e688d562a7a736">bldc_contrl_foc_par</a></li>
<li>speedlasttheta&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#aae8c0f55fe5b29fe995a39c2ffce7ea0">bldc_contrl_spd_par</a></li>
<li>speedout&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__spd__par.html#a29ce5494a549d751220c9561cbe5c00d">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structhpm__smc__pll__para.html#a7585145f0f30a23c716d0f3843224206">hpm_smc_pll_para</a></li>
<li>speedtheta&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#a09afc8ef54dac5877840823b6336834e">bldc_contrl_spd_par</a></li>
<li>speedthetalastn&#160;:&#160;<a class="el" href="structbldc__contrl__spd__par.html#a48174cf7265634f42352ad4712ef3545">bldc_contrl_spd_par</a></li>
<li>spi_clock_name&#160;:&#160;<a class="el" href="structhpm__spi__cfg__t.html#acf0870f56cac3cce397714032abb5253">hpm_spi_cfg_t</a></li>
<li>spi_ptr&#160;:&#160;<a class="el" href="structhpm__spi__cfg__t.html#a25f60647ca111667b0f32106ea7615bd">hpm_spi_cfg_t</a></li>
<li>spi_slave&#160;:&#160;<a class="el" href="structhpm__i2s__over__spi.html#a2767793f1b816894abe3d64c8dd6efaf">hpm_i2s_over_spi</a></li>
<li>spi_transctrl&#160;:&#160;<a class="el" href="structspi__context__t.html#a2135f987d871715089da5e363986348e">spi_context_t</a></li>
<li>split_ch_data_is_unaligned&#160;:&#160;<a class="el" href="structlvb__config.html#ae23329a7e557dbea917efcdcbe5060da">lvb_config</a></li>
<li>split_ch_is_reverse&#160;:&#160;<a class="el" href="structlvb__config.html#a61bd8d7756ad4a16094db2b1aa6343e0">lvb_config</a></li>
<li>split_hswhbp_width_is_even&#160;:&#160;<a class="el" href="structlvb__config.html#aba593a155f48d5d6a693afa5f17172d1">lvb_config</a></li>
<li>split_mode_en&#160;:&#160;<a class="el" href="structlvb__config.html#ac52489e530096aaedaaeda11771a9d3d">lvb_config</a></li>
<li>SR&#160;:&#160;<a class="el" href="structACMP__Type.html#a655d0dc27b3d83d94ed56f3403c58b2d">ACMP_Type</a>, <a class="el" href="structGPTMR__Type.html#a424bda5f2df5c0c0fc6c15bc2271d237">GPTMR_Type</a>, <a class="el" href="structHALL__Type.html#abc1dea804788b5fad4ed1fad4b894d5a">HALL_Type</a>, <a class="el" href="structMBX__Type.html#abc507f745af98f993450ae04f4e4c282">MBX_Type</a>, <a class="el" href="structPWM__Type.html#afe7c89ff1b8a3e66cdd75170210cf863">PWM_Type</a>, <a class="el" href="structQEI__Type.html#a669c013d71f438a3124aabbf7d35187b">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#aee4cbfd1b7cb539b2afd6f10ff78811c">QEIV2_Type</a></li>
<li>SR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a4588b119747d0a89c63c04a4abb9495a">DDRPHY_Type</a></li>
<li>SR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a3786253a552ad25cb30b3ecb54af1ec5">DDRPHY_Type</a></li>
<li>src&#160;:&#160;<a class="el" href="unionapi__boot__arg__t.html#a70cbabbf1ac92676527a056f377fe3fb">api_boot_arg_t</a>, <a class="el" href="structdma__handshake__config.html#ab768fb1619f65a9faf7da6a5bec1817c">dma_handshake_config</a>, <a class="el" href="structfft__xfer__t.html#aa4b974dce33b66abaaef4be51271faaf">fft_xfer_t</a>, <a class="el" href="structfir__xfer__t.html#a1f963f7a4efb36a73d5179bef919a38c">fir_xfer_t</a></li>
<li>src_addr&#160;:&#160;<a class="el" href="structdma__channel__config.html#a6ea3c68e5abe00f23dfb6619dc7f522e">dma_channel_config</a>, <a class="el" href="structdma__linked__descriptor.html#a5d5d7698c67d2274bfd293fb634b37cd">dma_linked_descriptor</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#ac01d4358e7b04bd3a475761e065faa33">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a6efb054e349c9176f1a45b7bc194e4de">smix_dma_ch_config_t</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a499e4ac711c5634b22bd81bb47085a2e">smix_dma_linked_descriptor_t</a></li>
<li>src_addr_ctrl&#160;:&#160;<a class="el" href="structdma__channel__config.html#a9ac6d6dbb0fbd143fab5f0e587380a19">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a3b847bbfd4476ca8b9b21262c038e40a">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a7869e7dd9b7faae5e3d9b3b1bf431258">smix_dma_ch_config_t</a></li>
<li>src_addr_high&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#a880d2f77f612ef417e9a014e234eff60">dma_linked_descriptor</a></li>
<li>src_alpha&#160;:&#160;<a class="el" href="structdispaly__alphablend__option.html#a79aa25688e11bc814f6e0b08e631f51d">dispaly_alphablend_option</a></li>
<li>src_alpha_op&#160;:&#160;<a class="el" href="structdispaly__alphablend__option.html#a97ac79ae837e7951e85038c7b7c133fc">dispaly_alphablend_option</a></li>
<li>src_burst_size&#160;:&#160;<a class="el" href="structdma__channel__config.html#a8f39273df46e8b495b02fa3f2970b3c6">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#af50f51b9192a50e8bbb8eee37f300a8d">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a8a0f9e51090025173f2820d46534b54a">smix_dma_ch_config_t</a></li>
<li>src_ch_mask&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#ab6a9bd0432c38a16be1174f625484143">smix_mixer_dst_config_t</a></li>
<li>src_clk_freq&#160;:&#160;<a class="el" href="structsei__transceiver__config__t.html#a5daf302d5f2c87195727f06a51d84506">sei_transceiver_config_t</a></li>
<li>src_clk_hz&#160;:&#160;<a class="el" href="structsdxc__host__t.html#abe4a861580249feca7e1fb065eaf94c5">sdxc_host_t</a></li>
<li>src_data_type&#160;:&#160;<a class="el" href="structfft__xfer__t.html#a9b19379228151d11b0e8ebed2b5b8efc">fft_xfer_t</a></li>
<li>src_fixed&#160;:&#160;<a class="el" href="structdma__handshake__config.html#a86c0cd8b083c431905dbac6223fb1f20">dma_handshake_config</a></li>
<li>src_freq_in_hz&#160;:&#160;<a class="el" href="structconsole__config__t.html#aa1e39b23d64d37561a0f51e66efd8cb6">console_config_t</a>, <a class="el" href="structhpm__uart__config.html#aa8c83f1a49d33294fd054ebea2902f70">hpm_uart_config</a>, <a class="el" href="structlin__timing__t.html#ab30ce06c5df03213ac0c7225f4624f7a">lin_timing_t</a></li>
<li>src_frequency&#160;:&#160;<a class="el" href="structptpc__config__t.html#a341cefa03b4fa06e3953033e49162621">ptpc_config_t</a></li>
<li>src_latch_select&#160;:&#160;<a class="el" href="structsei__trigger__output__config__t.html#a335f97db936e7707f7cf13fda69e59ec">sei_trigger_output_config_t</a></li>
<li>src_mode&#160;:&#160;<a class="el" href="structdma__channel__config.html#a72a8a4710ccb94a1a40c40a7d940415d">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#ac303c1f78599127bfd07a5521b043d96">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a02796e3585e83de9d1c542c7263345d0">smix_dma_ch_config_t</a></li>
<li>src_req_sel&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#a682b4229ae0c00d8e8991577ae6cc75a">smix_dma_ch_config_t</a></li>
<li>src_width&#160;:&#160;<a class="el" href="structdma__channel__config.html#aa624d53a8b5cc9e855c680df10a79800">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#abf3c7490a04d741952f14117c0c219ca">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a5678608b1d1ac3da4cbd3293ec64b9fe">smix_dma_ch_config_t</a></li>
<li>SRCADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a4962330f2f02bde1760c204098977baa">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a0c633454c0622c7d35de333155c9afef">DMAV2_Type</a>, <a class="el" href="structSMIX__Type.html#a54468594b0d6e3fad0894dbd89178fc5">SMIX_Type</a></li>
<li>SRCADDRH&#160;:&#160;<a class="el" href="structDMA__Type.html#a700d7f0f25d59ad653f80dbd44ef1c82">DMA_Type</a></li>
<li>SRCTRL0&#160;:&#160;<a class="el" href="structFEMC__Type.html#a2d053c42830e11309897fba9bf3d3e8b">FEMC_Type</a></li>
<li>SRCTRL1&#160;:&#160;<a class="el" href="structFEMC__Type.html#a88edb9427aab6e1ecba258eeae9a3ea7">FEMC_Type</a></li>
<li>SRCTRL2&#160;:&#160;<a class="el" href="structFEMC__Type.html#ab1316eda12eedaeca408ac8d24315492">FEMC_Type</a></li>
<li>SRCTRL3&#160;:&#160;<a class="el" href="structFEMC__Type.html#a16b453aa9abbc3a1b5eecdc7ed7ae163">FEMC_Type</a></li>
<li>srfunc&#160;:&#160;<a class="el" href="structtsw__cb__frer__sid__func__config__t.html#a5763444af177d7e2eb42611dde4e16f9">tsw_cb_frer_sid_func_config_t</a></li>
<li>ss&#160;:&#160;<a class="el" href="structhpm__jpeg__sos__info.html#ab1eb01846b78a9c3ba4928336961ddd4">hpm_jpeg_sos_info</a></li>
<li>SS_STEP&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a43f0598e842d1e2a922f46dc50fbe129">PLLCTLV2_Type</a></li>
<li>SS_STOP&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#abbe9118df75a0145ecb95da3a0e8d37b">PLLCTLV2_Type</a></li>
<li>ssinc&#160;:&#160;<a class="el" href="structenet__ptp__config__t.html#ab1ff972c7fd6f10d61197465457bfc50">enet_ptp_config_t</a></li>
<li>ssp_offset&#160;:&#160;<a class="el" href="structmcan__tdc__config__t.html#a840b20697c1e253a22eb71ed6c23d9b2">mcan_tdc_config_t</a></li>
<li>ST&#160;:&#160;<a class="el" href="structLCDC__Type.html#a9e1b32b683bceabca10ec55b16d23916">LCDC_Type</a>, <a class="el" href="structPDM__Type.html#a87f905d2b520ae3cbbcf8c5d94cc21ed">PDM_Type</a>, <a class="el" href="structSMIX__Type.html#af730af2d00c8258a6107756c2007cd47">SMIX_Type</a>, <a class="el" href="structVAD__Type.html#a9b5e716c4e4425764c133619a1cac3bf">VAD_Type</a>, <a class="el" href="structWDG__Type.html#a392aac4dc40280525c416e0e97613b15">WDG_Type</a></li>
<li>STA&#160;:&#160;<a class="el" href="structCAM__Type.html#a6dbe4096567c4873876d176407280cd9">CAM_Type</a>, <a class="el" href="structI2S__Type.html#a978b5ae0218165fc1b8ed558325c1de8">I2S_Type</a>, <a class="el" href="structMMC__Type.html#ac25f6fbaf6b70c96ff215bd758682229">MMC_Type</a>, <a class="el" href="structPWM__Type.html#a37d5b2d1eae213dd10b51445d07a059a">PWM_Type</a>, <a class="el" href="structRNG__Type.html#a285eb97fc7ebee40231aeab47a3de5ee">RNG_Type</a>, <a class="el" href="structSDP__Type.html#ab7abd1b100b5836e6e1acbce36c72c57">SDP_Type</a></li>
<li>STA_HRPWM&#160;:&#160;<a class="el" href="structPWM__Type.html#a73a5dc0f5a7be2ed0f06fbc03e425c59">PWM_Type</a></li>
<li>start&#160;:&#160;<a class="el" href="structexip__region__param__t.html#abd584b53694f10ece39fffec4977933d">exip_region_param_t</a></li>
<li>START0&#160;:&#160;<a class="el" href="structLCDC__Type.html#ae1dffb4a027bf8428a39661381bfa907">LCDC_Type</a></li>
<li>start_addr&#160;:&#160;<a class="el" href="structadc12__dma__config__t.html#a5419472f1b8e5ed14d6bd989806f4669">adc12_dma_config_t</a>, <a class="el" href="structadc16__dma__config__t.html#abd5b8cdd9c2873e04d4a035454fa966b">adc16_dma_config_t</a>, <a class="el" href="structdac__buffer__t.html#a517807021b5373878b340e65782e4d14">dac_buffer_t</a>, <a class="el" href="structe2p__config__t.html#a48c2c3224092a1da604015c3130d550e">e2p_config_t</a>, <a class="el" href="structlobs__ctrl__config__t.html#a1454e1905140e684ad83ff3537331f82">lobs_ctrl_config_t</a>, <a class="el" href="structmcan__rxbuf__config__t.html#a44f0655beccc1579903802d4a1445da2">mcan_rxbuf_config_t</a>, <a class="el" href="unionmcan__rxfifo__config__struct.html#a0d0ee795e21d63b0a36aa3117e49f59c">mcan_rxfifo_config_struct</a>, <a class="el" href="unionmcan__tx__evt__fifo__config__t.html#ac30484de7311be6b51551c94fb8b0b60">mcan_tx_evt_fifo_config_t</a>, <a class="el" href="unionmcan__txbuf__config__struct.html#aaeb15cb3c24dcd8f226bba5056e7136a">mcan_txbuf_config_struct</a></li>
<li>start_buf&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#af238762cb55d32890b5e0fd7f1e7ba67">plb_lin_clock_t</a></li>
<li>start_col&#160;:&#160;<a class="el" href="structgwc__ch__config.html#ae5d85b177bcb36758fa03b672f25022c">gwc_ch_config</a></li>
<li>start_id&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#a1d2dcb96658ca43e7847e6e063efc77b">mcan_std_id_filter_elem_struct</a></li>
<li>start_line&#160;:&#160;<a class="el" href="structqeo__z__output__mode__t.html#adf700288171466fe21d676ac11d836d0">qeo_z_output_mode_t</a></li>
<li>start_measure&#160;:&#160;<a class="el" href="structmonitor__config.html#a77eed2ae9f86b261b515bf471b1387f1">monitor_config</a></li>
<li>start_point&#160;:&#160;<a class="el" href="structdac__step__config__t.html#ab7d05bfe891d95ea29ec2314652f239b">dac_step_config_t</a></li>
<li>start_row&#160;:&#160;<a class="el" href="structgwc__ch__config.html#a87f1daee2f4fcbec77af64f4cb0b81be">gwc_ch_config</a></li>
<li>start_sample&#160;:&#160;<a class="el" href="structmcl__encoder__callback.html#a0976346978710ff6fb34a8cd238d0e4d">mcl_encoder_callback</a></li>
<li>start_step&#160;:&#160;<a class="el" href="structqeo__z__output__mode__t.html#a88cb1d9ae806467796f36818698d2c3d">qeo_z_output_mode_t</a></li>
<li>START_TIME_CO&#160;:&#160;<a class="el" href="structESC__Type.html#add322e6cfc83adbd8b2cd55ada3724fd">ESC_Type</a></li>
<li>STARTADDR&#160;:&#160;<a class="el" href="structLOBS__Type.html#a88d366bb3e202499e370ed0ab4deffa6">LOBS_Type</a></li>
<li>STAT&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ae126962eafe852e814b54d92d08a12cf">DDRCTL_Type</a>, <a class="el" href="structJPEG__Type.html#a9d6d0f080a5c9879f2e064440e05c0a5">JPEG_Type</a>, <a class="el" href="structPDMA__Type.html#a8416f228a90f2d2f0b9f9156837e415f">PDMA_Type</a></li>
<li>STAT0&#160;:&#160;<a class="el" href="structFEMC__Type.html#a8c0cbaf5d8d34ec16809b59babfda547">FEMC_Type</a></li>
<li>STATE&#160;:&#160;<a class="el" href="structLIN__Type.html#ae1ddb1735dbe62528d314dfc3f74cca1">LIN_Type</a>, <a class="el" href="structLOBS__Type.html#a8da2face43fa6a9d3f6b9c984c8212c9">LOBS_Type</a>, <a class="el" href="structSEI__Type.html#a5656a6842d75bc4838bd8bd9d7331db9">SEI_Type</a></li>
<li>state&#160;:&#160;<a class="el" href="structe2p__header.html#a5789b5630c0e747cd4faf2fc6be2d8cd">e2p_header</a>, <a class="el" href="structhpm__panel.html#a306e0e06a2d08a6e2988832243aac1a8">hpm_panel</a>, <a class="el" href="structsdp__hash__internal__ctx__t.html#ad0aafaff24fd62a90a9ab0d0b157a0e5">sdp_hash_internal_ctx_t</a>, <a class="el" href="structtsw__psfer__gate__control__list__entry__t.html#a2df67879c85cd286e2e1b1787979c449">tsw_psfer_gate_control_list_entry_t</a>, <a class="el" href="structtsw__psfp__gate__static__mode__config__t.html#a3db81866f1a5eef1b2e5e178ee2e2dc8">tsw_psfp_gate_static_mode_config_t</a>, <a class="el" href="structtsw__tas__controllist__entry__t.html#ae45fc316d9edca223d48f10259afa865">tsw_tas_controllist_entry_t</a></li>
<li>state_chg_condition&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#a36b22b9fd93448b93e646cc05d9261a2">lobs_state_config_t</a></li>
<li>STATION_ADDR&#160;:&#160;<a class="el" href="structESC__Type.html#aff51b20992952f8a4bd84e4e5b382fea">ESC_Type</a></li>
<li>STATION_ALS&#160;:&#160;<a class="el" href="structESC__Type.html#a273c72b4d600e658a06d7f5b2d846301">ESC_Type</a></li>
<li>STATUS&#160;:&#160;<a class="el" href="structBMON__Type.html#ad1ea44e5dc6afb31ee49bdcb3564e799">BMON_Type</a>, <a class="el" href="structCLC__Type.html#a23c5d2526262e3be594a1f827b7674cf">CLC_Type</a>, <a class="el" href="structESC__Type.html#ae49d364ba0e58d78d541b6d44b0ac293">ESC_Type</a>, <a class="el" href="structFFA__Type.html#a7500a3029b4869590cbbdb6e13679dc4">FFA_Type</a>, <a class="el" href="structI2C__Type.html#a1e29b19e8f99f295e40c598f2fe63328">I2C_Type</a>, <a class="el" href="structMON__Type.html#ad587e660a63cf0d48c7d2919a20ed1d2">MON_Type</a>, <a class="el" href="structOPAMP__Type.html#a1b8c523c18543f4602d69f9c6e50842a">OPAMP_Type</a>, <a class="el" href="structPCFG__Type.html#a0d62f2a603c345a60540054e4afd381e">PCFG_Type</a>, <a class="el" href="structPLLCTL__Type.html#aa1f7bfd529e6e4e39985c5559518a787">PLLCTL_Type</a>, <a class="el" href="structPMON__Type.html#a2b5dc9d27d040fcd0ee17614ffb05279">PMON_Type</a>, <a class="el" href="structQEO__Type.html#a5ec7165fdb8327d1ac9e8f8a76ba358d">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a0e3c037f7f63310c1bb9a49d2a7e996a">QEOV2_Type</a>, <a class="el" href="structSDM__Type.html#a9a46c26152f389c877bd6b2c2349c61a">SDM_Type</a>, <a class="el" href="structSPI__Type.html#ad79626fe5ae294d6caa65c631c7d31f1">SPI_Type</a>, <a class="el" href="structSYSCTL__Type.html#ad4c504bf25b10797d23377424e389790">SYSCTL_Type</a>, <a class="el" href="structTSNS__Type.html#acd9f650e5ca8afe5e95cc647ab4984e5">TSNS_Type</a></li>
<li>status&#160;:&#160;<a class="el" href="structft5406__touch__data__t.html#a27fff7f6c08088689cd7d424c5922042">ft5406_touch_data_t</a>, <a class="el" href="structgt9xx__touch__data__t.html#a5d2cf8112692a1abd5a231cb26f281d4">gt9xx_touch_data_t</a>, <a class="el" href="structhpm__hfi__pole__detect__para.html#a1c7c30bc3cabf9080ab579b7e490b322">hpm_hfi_pole_detect_para</a>, <a class="el" href="structhpm__jpeg__base__job.html#abf38e93efc100dbf45845bd68a1743e5">hpm_jpeg_base_job</a>, <a class="el" href="structhpm__jpeg__decode__info.html#ac4aa02dec10fa896604899f8c9c63646">hpm_jpeg_decode_info</a>, <a class="el" href="structhpm__jpeg__encode__info.html#adabd99eb47201a087a6b5a78dd979dff">hpm_jpeg_encode_info</a>, <a class="el" href="structmcl__analog__t.html#a9a7975a6fb2352261f50bdb29095c35f">mcl_analog_t</a>, <a class="el" href="structmcl__detect__t.html#acca3ea8f727706ae0aa63b6362ed4da5">mcl_detect_t</a>, <a class="el" href="structmcl__drivers__t.html#a8a7aaffa1aa0acf7d391d2677eba227d">mcl_drivers_t</a>, <a class="el" href="structmcl__encoder__t.html#a8373397bd0328dc01be97d6cbcd3b291">mcl_encoder_t</a>, <a class="el" href="structmcl__loop__t.html#afaefe4b5acfff59b11e73bafccbc0411">mcl_loop_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a5bd3a5f224c460dca27ea022a8531881">sdmmc_r1_status_t</a></li>
<li>STATUS0&#160;:&#160;<a class="el" href="structDAC__Type.html#a59d463f32b2241f5cf84d2318eaa1d3d">DAC_Type</a></li>
<li>status_word&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#ad8056884d6049b2358881019927e48cf">switch_function_status_t</a></li>
<li>status_words&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a32aebd54d302b1f21c650d7f7d95977b">sd_raw_status_t</a></li>
<li>std_filter_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#aed666599f10a12c91415e0de35a4773b">mcan_ram_flexible_config_struct</a></li>
<li>std_filter_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a1a8754285aaa5704c355b70f6cc55ebc">mcan_ram_config_struct</a></li>
<li>std_id&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a8d8ddfbf1f28ce63d052450bf5eec6c2">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#ac3ef0d6b44d5e0bb4bd2fc6e45ff775d">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#a5bebeb624086f102302638d11a659500">mcan_tx_message_struct</a>, <a class="el" href="structsdio__cis__t.html#a469f12dfd873147d26cdd3d866ef97c3">sdio_cis_t</a></li>
<li>std_id_filter_list&#160;:&#160;<a class="el" href="structmcan__all__filters__config__struct.html#a0177293747474d962e88ef1175af4439">mcan_all_filters_config_struct</a></li>
<li>std_io_rev&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a2beeb1dd2da29ee4e78a383e11a0356d">ATTR_PACKED</a>, <a class="el" href="structsdio__cis__t.html#ae093667d0c37cd018011fec231f7608d">sdio_cis_t</a></li>
<li>std_isdio_func_if_code&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a8085e8f4cc4f066e021eee5bc1822416">sdio_fbr_t</a></li>
<li>std_sdio_func_if_code&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a950589200331fb2623162f5f43d6b50e">sdio_fbr_t</a>, <a class="el" href="structsdio__func__t.html#af79bdfff6c6981f90e7c1a5b21021c3c">sdio_func_t</a></li>
<li>std_tab&#160;:&#160;<a class="el" href="structhpm__jpeg__encode__job.html#a1332ae76669c58158f5f23d9b7b087a2">hpm_jpeg_encode_job</a></li>
<li>std_type&#160;:&#160;<a class="el" href="structsdio__cis__t.html#a1577f858247b7268f58749d9d955ac9d">sdio_cis_t</a></li>
<li>STEP_CFG&#160;:&#160;<a class="el" href="structDAC__Type.html#a5ddb378936264a73b3851f9f7a2fde92">DAC_Type</a></li>
<li>STEP_LIMIT_CTRL&#160;:&#160;<a class="el" href="structMTG__Type.html#abd558db9d05729fa7d62dec18f3b5218">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a1b356a70e3edf7a7b10237598c455c3f">MTGV2_Type</a></li>
<li>step_num&#160;:&#160;<a class="el" href="structdac__step__config__t.html#a9124b7ab2b8e34ca9b438d1167b8a8cc">dac_step_config_t</a></li>
<li>step_svpwm&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a6e5a4f493c5f0ed958e68544e7bc2be5">mcl_control_method_t</a></li>
<li>STEPTIME&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a891a9e53109e983409b992d930223bec">PLLCTLV2_Type</a></li>
<li>stop&#160;:&#160;<a class="el" href="structdac__buffer__t.html#ae2cdc3a2882c95afe2c7708286bead92">dac_buffer_t</a></li>
<li>stop_bit_len&#160;:&#160;<a class="el" href="structuart__trig__config__t.html#ab4fffff2d52343d8284278ef927c33e7">uart_trig_config_t</a></li>
<li>stop_en&#160;:&#160;<a class="el" href="structadc12__dma__config__t.html#a9011151118d2befcaf60e5e6f33f5239">adc12_dma_config_t</a>, <a class="el" href="structadc16__dma__config__t.html#a6b4cf0b9c64f605a82333d44465cc4a1">adc16_dma_config_t</a></li>
<li>stop_pos&#160;:&#160;<a class="el" href="structadc12__dma__config__t.html#ae1c5f94635f29bc9159e1c286531dad4">adc12_dma_config_t</a>, <a class="el" href="structadc16__dma__config__t.html#a466a2a740312bef2fea766513b60e0f9">adc16_dma_config_t</a></li>
<li>store_location&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#a3cb768320c6c99c67dafeaf71991c9aa">mcan_std_id_filter_elem_struct</a></li>
<li>str_data&#160;:&#160;<a class="el" href="structlobs__trace__data__t.html#a0f5a304324bf2d6074675fe0254709fc">lobs_trace_data_t</a></li>
<li>stream_id&#160;:&#160;<a class="el" href="structtsw__psfp__filter__config__t.html#a66b91f977157c0dc1d4daf2a735a45c0">tsw_psfp_filter_config_t</a></li>
<li>STREAMCTRL&#160;:&#160;<a class="el" href="structLOBS__Type.html#ad369c302f03cb022025b2e1a1c50aae2">LOBS_Type</a></li>
<li>stride&#160;:&#160;<a class="el" href="structdisplay__buf.html#a267b10b179b7a671be4f13519b802050">display_buf</a>, <a class="el" href="structhpm__jpeg__image.html#a4d678661daa70a3ca3292239f139efb0">hpm_jpeg_image</a>, <a class="el" href="structjpeg__job__config__t.html#a1dcb53b3337be82b3751fd233715dd2c">jpeg_job_config_t</a>, <a class="el" href="structlcdc__layer__config.html#aa3a2cfbb9ba8b62fb6aa6092e3fd9bab">lcdc_layer_config</a></li>
<li>strobe_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a844738f9eda5c01d0a1961a091102afc">emmc_ext_csd_t</a></li>
<li>STS&#160;:&#160;<a class="el" href="structSEI__Type.html#a12a7183a5298359774af6c5f8205b7da">SEI_Type</a></li>
<li>stuff&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a24140fc42cd073ccd4400d9a7f080438">sdio_resp_r5_t</a></li>
<li>SUB_SEC_INCR&#160;:&#160;<a class="el" href="structENET__Type.html#af621eed046f63ce25cf8e4c2d70c455a">ENET_Type</a></li>
<li>SUB_SNAP&#160;:&#160;<a class="el" href="structRTC__Type.html#ad6eb92123ec8603dcf19dc71b58c2eab">RTC_Type</a></li>
<li>SUBSEC&#160;:&#160;<a class="el" href="structRTC__Type.html#aeb2f3d57594032f133f3bde15efa8b1c">RTC_Type</a></li>
<li>super_page_size&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#af8f394db6d5a30638dcec2a0011cb747">emmc_device_attribute_t</a></li>
<li>support_1_1_4_page_program&#160;:&#160;<a class="el" href="structhpm__sfdp__program__para__t.html#aeb57f7528fa6dc0a0962686d71a6c23c">hpm_sfdp_program_para_t</a></li>
<li>support_1_4_4_page_program&#160;:&#160;<a class="el" href="structhpm__sfdp__program__para__t.html#ab3e0defc62301bcd19d0990683f137e2">hpm_sfdp_program_para_t</a></li>
<li>support_2v7_2v8&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a4f7937af157a829510e5d97dfc6d3c45">sd_ocr_t</a></li>
<li>support_2v8_2v9&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#ade3a2fab794c95717be8560bee18a5af">sd_ocr_t</a></li>
<li>support_2v9_3v0&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a2a25357205dc22ffbbb65fdb06263005">sd_ocr_t</a></li>
<li>support_3v0_3v1&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a2de73b3125c6ffd57fd7e3079d178582">sd_ocr_t</a></li>
<li>support_3v1_3v2&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#ab45102492456c9a686081f4d6ede06c8">sd_ocr_t</a></li>
<li>support_3v2_3v3&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#ab679f390e32ea0b3c3db32c229b08d45">sd_ocr_t</a></li>
<li>support_3v3_3v4&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a2bd519350d8a5d16a1c41b12bf3b1af2">sd_ocr_t</a></li>
<li>support_3v4_3v5&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#ab25ebafc4d2f8a81c98496e3a166c9d6">sd_ocr_t</a></li>
<li>support_3v5_3v6&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a4108808363db44decc7675c8724776b4">sd_ocr_t</a></li>
<li>support_4bit_width&#160;:&#160;<a class="el" href="unionsd__flags__t.html#a6e1fd335dac991ea7d2afa15858103f1">sd_flags_t</a></li>
<li>support_8bit&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a1ba0ff90ef11b08811d6dbda6452943f">sdio_cccr_t</a></li>
<li>support_bits_of_functions_in_function_group1&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#a92bf1245af223b652832cc6e8e39dd77">switch_function_status_t</a></li>
<li>support_bits_of_functions_in_function_group2&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#af8dc76c6adbd344c9ee647269abc6a1b">switch_function_status_t</a></li>
<li>support_bits_of_functions_in_function_group3&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#aed71865abae6eca37152771aac01a5da">switch_function_status_t</a></li>
<li>support_bits_of_functions_in_function_group4&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#a546a31e1740cd64a57026facac81477b">switch_function_status_t</a></li>
<li>support_bits_of_functions_in_function_group5&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#a9c7e354a9bb3a99d9559b2bca1244850">switch_function_status_t</a></li>
<li>support_bits_of_functions_in_function_group6&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#a8b485b089eacedbbf66aedaffa2a5f8e">switch_function_status_t</a></li>
<li>support_block_gap_interrupt&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#aa4904b40b63ac7b2372402cf2edafb8e">sdio_cccr_t</a></li>
<li>support_bus_control&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a6b9680301ca3f8e9683657629cbdf382">sdio_cccr_t</a></li>
<li>support_cmd20&#160;:&#160;<a class="el" href="unionsd__scr__t.html#afdcfd32120b328e9e4f7bbba7165af0c">sd_scr_t</a></li>
<li>support_cmd23&#160;:&#160;<a class="el" href="unionsd__scr__t.html#aa3f2907bcde69adbdb3f7646c3268bda">sd_scr_t</a></li>
<li>support_cmd48_or_cmd49&#160;:&#160;<a class="el" href="unionsd__scr__t.html#aec494c9891f48603e19609b50e30a586">sd_scr_t</a></li>
<li>support_cmd52&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a4c8f07c1d932d35bd5f6ba799cb51619">sdio_cccr_t</a></li>
<li>support_cmd58_or_cmd59&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a0f3efb2c09181632551215af5f0f2e90">sd_scr_t</a></li>
<li>support_content_protect_app&#160;:&#160;<a class="el" href="structemmc__csd__t.html#acc5bed63201eac08d170a7b9a344d0c3">emmc_csd_t</a></li>
<li>support_copy&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a80e685124e85e9d2b27f8a42c48847bf">emmc_csd_t</a></li>
<li>support_csa&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a18e2e6723691336f803595e194dfb3ab">sdio_fbr_t</a></li>
<li>support_ddr50&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a9c5cc2ffe589ae88326ac17aa39aa102">sdio_cccr_t</a></li>
<li>support_high_speed_ddr_at_52mhz_1v2&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#ac86a60743b52f98ae27181773b7babd9">emmc_device_type_t</a></li>
<li>support_high_speed_ddr_at_52mhz_1v8_or_3v&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a0a666096322d566de7e9d521ea30f28b">emmc_device_type_t</a></li>
<li>support_high_speed_sdr_at_26mhz&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a9ac2e1224524e43c599052bf59380029">emmc_device_type_t</a></li>
<li>support_high_speed_sdr_at_52mhz&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a65b44ba4bfb798d87244496da0bc43b6">emmc_device_type_t</a></li>
<li>support_highspeed&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#ad9ab9132cd61e095ce878e486e21b9bd">sdio_cccr_t</a></li>
<li>support_hs200_at_200mhz_1v2&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a97938c603d271d669757a99d6a2e0e73">emmc_device_type_t</a></li>
<li>support_hs200_at_200mhz_1v8&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a620f50c0b3e1f76baeddf2f8041d1ea3">emmc_device_type_t</a></li>
<li>support_hs400_at_200mhz_1v2&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a33bedd3b39c5e3917365eca9d6ddde9d">emmc_device_type_t</a></li>
<li>support_hs400_at_200mhz_1v8&#160;:&#160;<a class="el" href="unionemmc__device__type__t.html#a733676d0f6c00f4c10703522abda0272">emmc_device_type_t</a></li>
<li>support_master_pwr_ctrl&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a3793ff741275ace5f556ad1b13223b0c">sdio_cccr_t</a></li>
<li>support_multi_block_transfer&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#ae47df5a3e724b7e01d62520bd2b5fadd">sdio_cccr_t</a></li>
<li>support_permanent_write_protect&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a8b4b0cbf9f52919e29bab37de13ece5e">emmc_csd_t</a></li>
<li>support_pwr_sel&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#aa589f166ce512d5b458e957ca2fc5941">sdio_fbr_t</a></li>
<li>support_read_block_misalignment&#160;:&#160;<a class="el" href="structemmc__csd__t.html#affbcb343dc9b8d21b03b56e206fa4bb2">emmc_csd_t</a></li>
<li>support_read_block_partial&#160;:&#160;<a class="el" href="structemmc__csd__t.html#af330f6576215382eabb03efcaf3da1c5">emmc_csd_t</a></li>
<li>support_read_wait&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a9c33fb794965755bde7e10e0e992a30f">sdio_cccr_t</a></li>
<li>support_sdr104&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#ae3a17c01da1c49a1448793f0b0361c0e">sdio_cccr_t</a></li>
<li>support_sdr50&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a5a7f26dad309071139f583f74c5b01fc">sdio_cccr_t</a></li>
<li>support_set_block_count_cmd&#160;:&#160;<a class="el" href="unionsd__flags__t.html#a76f432824431ab79dd4c39b39c5fe37a">sd_flags_t</a></li>
<li>support_speed_class_control_cmd&#160;:&#160;<a class="el" href="unionsd__flags__t.html#a293c6a35a5c82f2ed29e7dea1f0789d6">sd_flags_t</a></li>
<li>support_temporary_write_protect&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a7494ccc2c6db5a9d87c789d68a232329">emmc_csd_t</a></li>
<li>support_wakeup&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a196a390465b16b52ffe288597452f829">ATTR_PACKED</a>, <a class="el" href="structsdio__cis__t.html#a9414c1ffac515c3cb17110a12bc2bc73">sdio_cis_t</a></li>
<li>support_write_block_misalignment&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a3597869996986924c8d0a9d07612b885">emmc_csd_t</a></li>
<li>support_write_block_partial&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a6255567eefbb44cc7a20c5f2f25d1d12">emmc_csd_t</a></li>
<li>supported_cmd_sets&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ab369d6e4f05cf2a782634646feb733a7">emmc_ext_csd_t</a></li>
<li>supported_modes&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a785e577ee0f4515ac977e4637eaabbba">emmc_ext_csd_t</a></li>
<li>suspend_resume_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a3de71aa44e55bb583ba398a3e703dc0d">sdxc_capabilities_t</a></li>
<li>svpwm&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#aa27f32d0fd5d4e494d03fac5c8ecb1d8">mcl_control_method_t</a></li>
<li>SW&#160;:&#160;<a class="el" href="structSEI__Type.html#ae24edf2a05cf6aaf71e9d6a56ff11b51">SEI_Type</a></li>
<li>SW_CTRL_EGRESS_ECSR_QDROP&#160;:&#160;<a class="el" href="structTSW__Type.html#adb4866fb0ab91ab66dd26b36586f4f16">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG&#160;:&#160;<a class="el" href="structTSW__Type.html#a0154d3e4c65f74078cbed20630cc6a40">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE&#160;:&#160;<a class="el" href="structTSW__Type.html#a272361ceebb6a0edad1d1cdc5e1f6d84">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#ab5175a0e94618533f1a4a79bf2d0b17e">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG&#160;:&#160;<a class="el" href="structTSW__Type.html#ae07073ea6ba99b67381134ca89163f51">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG&#160;:&#160;<a class="el" href="structTSW__Type.html#a19e111fc22f59542e63f4630f59e3f87">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR&#160;:&#160;<a class="el" href="structTSW__Type.html#a5518b44b97373159b36aca3030ce765b">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX&#160;:&#160;<a class="el" href="structTSW__Type.html#af4f9039633602cb21c39c0f4239c5af0">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG&#160;:&#160;<a class="el" href="structTSW__Type.html#ae5164a471c0813d6ba9530991c4de56c">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a0350ae762dfacbd69b31d74d62c7ae24">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK&#160;:&#160;<a class="el" href="structTSW__Type.html#af354413b1bde40dd2e4e2a6985b76d4d">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#a3cb450299e314ce5a6b5e7b70c7bc92c">TSW_Type</a></li>
<li>SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD&#160;:&#160;<a class="el" href="structTSW__Type.html#a18fb7b4298456b85ad40dd89e12f81e8">TSW_Type</a></li>
<li>SW_CTRL_MONITOR_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a14ba567975f1573e7326cab51f281382">TSW_Type</a></li>
<li>SW_CTRL_MONITOR_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#adcf69abbad1ab11389b271e7db8aeae3">TSW_Type</a></li>
<li>SW_CTRL_MONITOR_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#af5d3b8fff939c28a9e5e77c2c865ff04">TSW_Type</a></li>
<li>SW_CTRL_PORT_MAIN_ENNABLE&#160;:&#160;<a class="el" href="structTSW__Type.html#ac7f50218c93aa519ab84b45fb4f0e61c">TSW_Type</a></li>
<li>SW_CTRL_PORT_MAIN_TAGGING&#160;:&#160;<a class="el" href="structTSW__Type.html#a7d18279c3619cce19f7e138e842b1cfe">TSW_Type</a></li>
<li>SW_EVENT&#160;:&#160;<a class="el" href="structMTG__Type.html#a5474556a2ac707f2331ed9a63bab76e6">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a52a952a8289a912f2601082aa8428cbb">MTGV2_Type</a></li>
<li>SW_GLB_RESET&#160;:&#160;<a class="el" href="structMTG__Type.html#a2ca75f5274baec8402c8d0c86afa68c5">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#aedac6c402fa3bbea48103f9e9fa85cba">MTGV2_Type</a></li>
<li>SW_INJECT&#160;:&#160;<a class="el" href="structPLB__Type.html#a6c5f8f2c5bba003452caa5a65e2dcd88">PLB_Type</a></li>
<li>sw_trig_en&#160;:&#160;<a class="el" href="structadc12__seq__config__t.html#ac30d3c684707edbf36074a58057b74b9">adc12_seq_config_t</a>, <a class="el" href="structadc16__seq__config__t.html#a9bb32aece189d39ac4dde58ba89279a9">adc16_seq_config_t</a></li>
<li>sw_version&#160;:&#160;<a class="el" href="structboot__header__t.html#a60a3d6812a5282acbdd3ea83e81e0ea5">boot_header_t</a></li>
<li>swap_byte3_byte1&#160;:&#160;<a class="el" href="structpdma__plane__config.html#a8dd02d4adfc751cc8b919080268fdf03">pdma_plane_config</a></li>
<li>swap_mode&#160;:&#160;<a class="el" href="structhpm__dma__mgr__chn__conf.html#af2999976c782e20f452b7c32c2948e0f">hpm_dma_mgr_chn_conf</a></li>
<li>swap_table&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#ad81dbc43849d0eb978a961bef39644dd">dma_linked_descriptor</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#afe91148ae47752b512fa97c5a7b24947">hpm_dma_mgr_chn_conf</a></li>
<li>SWAPTABLE&#160;:&#160;<a class="el" href="structDMAV2__Type.html#abcd6b6ede9d6584cddedf24086d027c9">DMAV2_Type</a></li>
<li>switch_cmd_timeout_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a949da624ac57c821b589d14101bf41a6">emmc_device_attribute_t</a></li>
<li>switch_error&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#af946f1e5aafae2bc9d725dfbd72be28a">emmc_card_status_t</a></li>
<li>switching_to_1v8_accepted&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a62bc9bcb076bcc8665f6091985e6bc4b">sd_ocr_t</a></li>
<li>sync&#160;:&#160;<a class="el" href="structtrgm__input__filter.html#a943f0746a9e67ba4981816e9de2fd25a">trgm_input_filter</a></li>
<li>SYNC0_CYC_TIME&#160;:&#160;<a class="el" href="structESC__Type.html#a92d991cb0b0885ba983f74f00f263766">ESC_Type</a></li>
<li>SYNC0_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#accbb3ae10d739a740cd48da7134dd8f2">ESC_Type</a></li>
<li>SYNC1_CYC_TIME&#160;:&#160;<a class="el" href="structESC__Type.html#a185002a95d57303e6e0b11ee8bc76ffd">ESC_Type</a></li>
<li>SYNC1_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a55edcbbfc1c090bf9127e9a8a2f83a64">ESC_Type</a></li>
<li>sync_clk_en&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a5684bff84d87ed8d2970649725cb8789">ppi_cs_pin_config_t</a></li>
<li>sync_clk_sel&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#acf2dda6a609d10df473c7ebfc8d92832">ppi_cs_pin_config_t</a></li>
<li>SYNC_DELAY_I&#160;:&#160;<a class="el" href="structRDC__Type.html#abc3eb690efa70ef661c9aabd302ff2e4">RDC_Type</a></li>
<li>sync_delay_i&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#a727bd568f6e1a059b3ee7b68ee1ca386">rdc_acc_cfg</a></li>
<li>SYNC_DELAY_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#af5012c8d457320b3b2760479e6b5993f">RDC_Type</a></li>
<li>sync_delay_q&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#aaef07036c68cdbde547c88435b797ade">rdc_acc_cfg</a></li>
<li>sync_edge_filter_disable&#160;:&#160;<a class="el" href="unionpla__filter__cfg.html#a7bbee063584d4d5f08bcdc19d7b1c743">pla_filter_cfg</a></li>
<li>sync_message&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#a4713f6267c14c01f124fcdac22794b54">mcan_std_id_filter_elem_struct</a></li>
<li>sync_mode&#160;:&#160;<a class="el" href="structdac__config__t.html#ad9608e1f205bfd31592b0273fba69c34">dac_config_t</a></li>
<li>sync_new_pos&#160;:&#160;<a class="el" href="structmmc__track__mode__t.html#a37a1ca59378dc18125e5ab9b1110de00">mmc_track_mode_t</a></li>
<li>SYNC_OUT_CTRL&#160;:&#160;<a class="el" href="structRDC__Type.html#a550106f2202425886868f10ae7c6519b">RDC_Type</a></li>
<li>sync_source&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#a38dee8fe51b2db43883b294308496a4e">sdm_filter_config_t</a></li>
<li>sync_step_position&#160;:&#160;<a class="el" href="structqeo__abz__mode__t.html#ade8a31ad4c915643b0bd6e7496939378">qeo_abz_mode_t</a></li>
<li>synchronous_master_config&#160;:&#160;<a class="el" href="structsei__transceiver__config__t.html#acbcbcee0aa8adb54031914f4084b3021">sei_transceiver_config_t</a></li>
<li>synchronous_slave_config&#160;:&#160;<a class="el" href="structsei__transceiver__config__t.html#a8067dc36c320f1b179a6adef4b20f553">sei_transceiver_config_t</a></li>
<li>synci_edge&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#a0518a55dcbb70691e6fd8c9a372ef6d1">gptmr_channel_config</a></li>
<li>SYNCM&#160;:&#160;<a class="el" href="structESC__Type.html#ace828a45b0afc87191fd76752e0983e3">ESC_Type</a></li>
<li>SYNCM_NUM&#160;:&#160;<a class="el" href="structESC__Type.html#af783490afec00b495a6d945c5b3eb4f6">ESC_Type</a></li>
<li>SYNCO_ACT&#160;:&#160;<a class="el" href="structESC__Type.html#a6825e018160ac2bf09a96280507d577f">ESC_Type</a></li>
<li>sys_addr_64_bit_v3_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#aacc43aea9e833ca5d72d763fdefb01f5">sdxc_capabilities_t</a></li>
<li>sys_addr_64_bit_v4_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a3093c5019c86340a1b6ffc489da8987e">sdxc_capabilities_t</a></li>
<li>SYS_CTRL&#160;:&#160;<a class="el" href="structSDXC__Type.html#af713f34d73cd19145bfcd4725d1c2cd3">SDXC_Type</a></li>
<li>SYS_TIME&#160;:&#160;<a class="el" href="structESC__Type.html#aa6be4afe1bed8faa41f9b1229dc5f4ab">ESC_Type</a></li>
<li>SYS_TIME_DELAY&#160;:&#160;<a class="el" href="structESC__Type.html#a67da12183ead0de7d9eea05557401a0c">ESC_Type</a></li>
<li>SYS_TIME_DIFF&#160;:&#160;<a class="el" href="structESC__Type.html#a2cd9fea7b5f3c4316990f67d7b745ea0">ESC_Type</a></li>
<li>SYS_TIME_DIFF_FD&#160;:&#160;<a class="el" href="structESC__Type.html#a5876405ed171baa61ab39fbac8d68811">ESC_Type</a></li>
<li>SYS_TIME_OFFSET&#160;:&#160;<a class="el" href="structESC__Type.html#a66cab99b2ee7327d80ce4f297e8ad09f">ESC_Type</a></li>
<li>SYSCLK_FREQ&#160;:&#160;<a class="el" href="structMMC__Type.html#a850529d3165cc2ec81685841caa953db">MMC_Type</a></li>
<li>SYSCLK_PERIOD&#160;:&#160;<a class="el" href="structMMC__Type.html#ac9278f4cf66322cba7c979fdc5d2c9ce">MMC_Type</a></li>
<li>SYST_NSEC&#160;:&#160;<a class="el" href="structENET__Type.html#a5001ce437dfdd80277a9c42fba96dcde">ENET_Type</a></li>
<li>SYST_NSEC_UPD&#160;:&#160;<a class="el" href="structENET__Type.html#a950584331448d63ed7037c191b2de48e">ENET_Type</a></li>
<li>SYST_SEC&#160;:&#160;<a class="el" href="structENET__Type.html#a78f429d44fa8b5dde157c6135fccc21d">ENET_Type</a></li>
<li>SYST_SEC_UPD&#160;:&#160;<a class="el" href="structENET__Type.html#a3f8e1f1da0df6c238f57a9d57b131749">ENET_Type</a></li>
<li>SYSTM_H_SEC&#160;:&#160;<a class="el" href="structENET__Type.html#a0415677e7bf0cb7263f3d0c197833c5b">ENET_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:12 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
