// Seed: 1602408362
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    input  wire id_2,
    output tri1 id_3,
    output tri  id_4,
    input  tri  id_5
);
  tri   id_7;
  logic id_8;
  ;
  assign id_7 = -1;
  assign id_4 = id_5;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2,
    output supply0 id_3
);
  logic id_5;
  assign id_1 = id_2;
  initial id_5 <= $unsigned(73);
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
