
SPI_Master_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007964  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08007b04  08007b04  00008b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f80  08007f80  00009070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f80  08007f80  00008f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f88  08007f88  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f88  08007f88  00008f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f8c  08007f8c  00008f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007f90  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f4  20000070  08008000  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004364  08008000  00009364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3dd  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004da3  00000000  00000000  0002647d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  0002b220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013a5  00000000  00000000  0002cb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c6aa  00000000  00000000  0002df3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022a1a  00000000  00000000  0004a5e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ddba  00000000  00000000  0006d001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010adbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007118  00000000  00000000  0010ae00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00111f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007aec 	.word	0x08007aec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08007aec 	.word	0x08007aec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:

/* GetIdleTaskMemory */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	2000012c 	.word	0x2000012c

080005e0 <MX_FREERTOS_Init>:

void MX_FREERTOS_Init(void) {}
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <StartDefaultTask>:

/* ========================================
 * Default Task (Idle)
 * ======================================== */
void StartDefaultTask(void const * argument) {
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
    for(;;) {
        osDelay(1000);
 80005f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005fa:	f003 fd66 	bl	80040ca <osDelay>
 80005fe:	e7fa      	b.n	80005f6 <StartDefaultTask+0x8>

08000600 <Listener>:

/* ========================================
 * Listener Task (Reference Architecture)
 * ======================================== */
void Listener(void const * argument)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    osDelay(100);  // Task 시작 시간 분산 (printf 충돌 방지)
 8000608:	2064      	movs	r0, #100	@ 0x64
 800060a:	f003 fd5e 	bl	80040ca <osDelay>
    Listener_Init();
 800060e:	f000 fe69 	bl	80012e4 <Listener_Init>
    for(;;)
    {
        Listener_Excute();
 8000612:	f000 fe75 	bl	8001300 <Listener_Excute>
        osDelay(10);  // Polling 주기: 10ms (CPU 부하 감소)
 8000616:	200a      	movs	r0, #10
 8000618:	f003 fd57 	bl	80040ca <osDelay>
        Listener_Excute();
 800061c:	bf00      	nop
 800061e:	e7f8      	b.n	8000612 <Listener+0x12>

08000620 <Controller>:

/* ========================================
 * Controller Task (Reference Architecture)
 * ======================================== */
void Controller(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
    osDelay(200);  // Task 시작 시간 분산 (printf 충돌 방지)
 8000628:	20c8      	movs	r0, #200	@ 0xc8
 800062a:	f003 fd4e 	bl	80040ca <osDelay>
    Controller_Init();
 800062e:	f000 fd25 	bl	800107c <Controller_Init>
    for(;;)
    {
        Controller_Excute();
 8000632:	f000 fd2f 	bl	8001094 <Controller_Excute>
        osDelay(1);  // Reference Architecture: 폴링 주기
 8000636:	2001      	movs	r0, #1
 8000638:	f003 fd47 	bl	80040ca <osDelay>
        Controller_Excute();
 800063c:	bf00      	nop
 800063e:	e7f8      	b.n	8000632 <Controller+0x12>

08000640 <Presenter>:

/* ========================================
 * Presenter Task (Reference Architecture)
 * ======================================== */
void Presenter(void const * argument)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
    osDelay(300);  // Task 시작 시간 분산 (printf 충돌 방지)
 8000648:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800064c:	f003 fd3d 	bl	80040ca <osDelay>
    Presenter_Init();
 8000650:	f000 ff52 	bl	80014f8 <Presenter_Init>
    for(;;)
    {
        Presenter_Excute();
 8000654:	f000 ff72 	bl	800153c <Presenter_Excute>
        osDelay(1);  // Reference Architecture: 폴링 주기
 8000658:	2001      	movs	r0, #1
 800065a:	f003 fd36 	bl	80040ca <osDelay>
        Presenter_Excute();
 800065e:	bf00      	nop
 8000660:	e7f8      	b.n	8000654 <Presenter+0x14>
	...

08000664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	@ 0x28
 8000668:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	4b2e      	ldr	r3, [pc, #184]	@ (8000738 <MX_GPIO_Init+0xd4>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a2d      	ldr	r2, [pc, #180]	@ (8000738 <MX_GPIO_Init+0xd4>)
 8000684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
 800068a:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <MX_GPIO_Init+0xd4>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <MX_GPIO_Init+0xd4>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a26      	ldr	r2, [pc, #152]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a1f      	ldr	r2, [pc, #124]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006bc:	f043 0304 	orr.w	r3, r3, #4
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0304 	and.w	r3, r3, #4
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	4a18      	ldr	r2, [pc, #96]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006de:	4b16      	ldr	r3, [pc, #88]	@ (8000738 <MX_GPIO_Init+0xd4>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006f0:	4812      	ldr	r0, [pc, #72]	@ (800073c <MX_GPIO_Init+0xd8>)
 80006f2:	f001 fbe9 	bl	8001ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fc:	2301      	movs	r3, #1
 80006fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000704:	2300      	movs	r3, #0
 8000706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	4619      	mov	r1, r3
 800070e:	480b      	ldr	r0, [pc, #44]	@ (800073c <MX_GPIO_Init+0xd8>)
 8000710:	f001 fa56 	bl	8001bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000714:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071a:	2300      	movs	r3, #0
 800071c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071e:	2300      	movs	r3, #0
 8000720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	4804      	ldr	r0, [pc, #16]	@ (800073c <MX_GPIO_Init+0xd8>)
 800072a:	f001 fa49 	bl	8001bc0 <HAL_GPIO_Init>

}
 800072e:	bf00      	nop
 8000730:	3728      	adds	r7, #40	@ 0x28
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40020800 	.word	0x40020800

08000740 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000746:	4a13      	ldr	r2, [pc, #76]	@ (8000794 <MX_I2C1_Init+0x54>)
 8000748:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_I2C1_Init+0x50>)
 800074c:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <MX_I2C1_Init+0x58>)
 800074e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_I2C1_Init+0x50>)
 800075e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000762:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000766:	2200      	movs	r2, #0
 8000768:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_I2C1_Init+0x50>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_I2C1_Init+0x50>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_I2C1_Init+0x50>)
 800077e:	f001 fbbd 	bl	8001efc <HAL_I2C_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000788:	f000 f94e 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000032c 	.word	0x2000032c
 8000794:	40005400 	.word	0x40005400
 8000798:	000186a0 	.word	0x000186a0

0800079c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08a      	sub	sp, #40	@ 0x28
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 0314 	add.w	r3, r7, #20
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a19      	ldr	r2, [pc, #100]	@ (8000820 <HAL_I2C_MspInit+0x84>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d12c      	bne.n	8000818 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
 80007c2:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a17      	ldr	r2, [pc, #92]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	613b      	str	r3, [r7, #16]
 80007d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007e0:	2312      	movs	r3, #18
 80007e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e8:	2303      	movs	r3, #3
 80007ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007ec:	2304      	movs	r3, #4
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	4619      	mov	r1, r3
 80007f6:	480c      	ldr	r0, [pc, #48]	@ (8000828 <HAL_I2C_MspInit+0x8c>)
 80007f8:	f001 f9e2 	bl	8001bc0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 8000802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000804:	4a07      	ldr	r2, [pc, #28]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 8000806:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800080a:	6413      	str	r3, [r2, #64]	@ 0x40
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <HAL_I2C_MspInit+0x88>)
 800080e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000810:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000818:	bf00      	nop
 800081a:	3728      	adds	r7, #40	@ 0x28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40005400 	.word	0x40005400
 8000824:	40023800 	.word	0x40023800
 8000828:	40020400 	.word	0x40020400

0800082c <_write>:
/* USER CODE BEGIN 0 */
/**
  * @brief printf 리다이렉션: usart.c 수정 없이 UART2로 출력
  */
int _write(int file, char *ptr, int len)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	b29a      	uxth	r2, r3
 800083c:	230a      	movs	r3, #10
 800083e:	68b9      	ldr	r1, [r7, #8]
 8000840:	4803      	ldr	r0, [pc, #12]	@ (8000850 <_write+0x24>)
 8000842:	f003 f809 	bl	8003858 <HAL_UART_Transmit>
    return len;
 8000846:	687b      	ldr	r3, [r7, #4]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	2000043c 	.word	0x2000043c

08000854 <main>:
 * (수업 자료 방식: HAL 콜백 우회)
 * ======================================== */
/* USER CODE END 0 */

int main(void)
{
 8000854:	b5b0      	push	{r4, r5, r7, lr}
 8000856:	b09c      	sub	sp, #112	@ 0x70
 8000858:	af00      	add	r7, sp, #0
  HAL_Init();
 800085a:	f001 f87d 	bl	8001958 <HAL_Init>
  SystemClock_Config();
 800085e:	f000 f885 	bl	800096c <SystemClock_Config>

  /* 하드웨어 초기화 */
  MX_GPIO_Init();
 8000862:	f7ff feff 	bl	8000664 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000866:	f7ff ff6b 	bl	8000740 <MX_I2C1_Init>
  MX_SPI1_Init();
 800086a:	f000 f8e3 	bl	8000a34 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800086e:	f000 fb69 	bl	8000f44 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  // UART 테스트 메시지 (시스템 시작 확인)
  printf("\r\n");
 8000872:	4832      	ldr	r0, [pc, #200]	@ (800093c <main+0xe8>)
 8000874:	f006 f8a2 	bl	80069bc <puts>
  printf("========================================\r\n");
 8000878:	4831      	ldr	r0, [pc, #196]	@ (8000940 <main+0xec>)
 800087a:	f006 f89f 	bl	80069bc <puts>
  printf("  STM32 System Initialized\r\n");
 800087e:	4831      	ldr	r0, [pc, #196]	@ (8000944 <main+0xf0>)
 8000880:	f006 f89c 	bl	80069bc <puts>
  printf("  UART2 Working - Baud: 115200\r\n");
 8000884:	4830      	ldr	r0, [pc, #192]	@ (8000948 <main+0xf4>)
 8000886:	f006 f899 	bl	80069bc <puts>
  printf("========================================\r\n");
 800088a:	482d      	ldr	r0, [pc, #180]	@ (8000940 <main+0xec>)
 800088c:	f006 f896 	bl	80069bc <puts>
  printf("\r\n");
 8000890:	482a      	ldr	r0, [pc, #168]	@ (800093c <main+0xe8>)
 8000892:	f006 f893 	bl	80069bc <puts>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* Reference Architecture: Model에서 Queue/Pool 초기화 */
  extern void Model_Tracking_QueueInit(void);
  Model_Tracking_QueueInit();
 8000896:	f000 fd8d 	bl	80013b4 <Model_Tracking_QueueInit>
  /* USER CODE END RTOS_QUEUES */

  /* 태스크 생성 */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800089a:	4b2c      	ldr	r3, [pc, #176]	@ (800094c <main+0xf8>)
 800089c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80008a0:	461d      	mov	r5, r3
 80008a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80008ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f003 fbbc 	bl	8004032 <osThreadCreate>
 80008ba:	4603      	mov	r3, r0
 80008bc:	4a24      	ldr	r2, [pc, #144]	@ (8000950 <main+0xfc>)
 80008be:	6013      	str	r3, [r2, #0]

  osThreadDef(Listener_Task, Listener, osPriorityNormal, 0, 128);
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <main+0x100>)
 80008c2:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80008c6:	461d      	mov	r5, r3
 80008c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Listener_TaskHandle = osThreadCreate(osThread(Listener_Task), NULL);
 80008d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 fba9 	bl	8004032 <osThreadCreate>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a1d      	ldr	r2, [pc, #116]	@ (8000958 <main+0x104>)
 80008e4:	6013      	str	r3, [r2, #0]

  osThreadDef(Controller_Task, Controller, osPriorityNormal, 0, 128);
 80008e6:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <main+0x108>)
 80008e8:	f107 041c 	add.w	r4, r7, #28
 80008ec:	461d      	mov	r5, r3
 80008ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Controller_TaskHandle = osThreadCreate(osThread(Controller_Task), NULL);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f003 fb96 	bl	8004032 <osThreadCreate>
 8000906:	4603      	mov	r3, r0
 8000908:	4a15      	ldr	r2, [pc, #84]	@ (8000960 <main+0x10c>)
 800090a:	6013      	str	r3, [r2, #0]

  osThreadDef(Presenter_Task, Presenter, osPriorityNormal, 0, 512);
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <main+0x110>)
 800090e:	463c      	mov	r4, r7
 8000910:	461d      	mov	r5, r3
 8000912:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000914:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000916:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800091a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Presenter_TaskHandle = osThreadCreate(osThread(Presenter_Task), NULL);
 800091e:	463b      	mov	r3, r7
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f003 fb85 	bl	8004032 <osThreadCreate>
 8000928:	4603      	mov	r3, r0
 800092a:	4a0f      	ldr	r2, [pc, #60]	@ (8000968 <main+0x114>)
 800092c:	6013      	str	r3, [r2, #0]

  MX_FREERTOS_Init();
 800092e:	f7ff fe57 	bl	80005e0 <MX_FREERTOS_Init>
  osKernelStart();
 8000932:	f003 fb77 	bl	8004024 <osKernelStart>

  while (1) {}
 8000936:	bf00      	nop
 8000938:	e7fd      	b.n	8000936 <main+0xe2>
 800093a:	bf00      	nop
 800093c:	08007b04 	.word	0x08007b04
 8000940:	08007b08 	.word	0x08007b08
 8000944:	08007b34 	.word	0x08007b34
 8000948:	08007b50 	.word	0x08007b50
 800094c:	08007b7c 	.word	0x08007b7c
 8000950:	20000380 	.word	0x20000380
 8000954:	08007ba8 	.word	0x08007ba8
 8000958:	20000384 	.word	0x20000384
 800095c:	08007bd4 	.word	0x08007bd4
 8000960:	20000388 	.word	0x20000388
 8000964:	08007c00 	.word	0x08007c00
 8000968:	2000038c 	.word	0x2000038c

0800096c <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b094      	sub	sp, #80	@ 0x50
 8000970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000972:	f107 0320 	add.w	r3, r7, #32
 8000976:	2230      	movs	r2, #48	@ 0x30
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f006 f920 	bl	8006bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000980:	f107 030c 	add.w	r3, r7, #12
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000990:	2300      	movs	r3, #0
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	4b22      	ldr	r3, [pc, #136]	@ (8000a20 <SystemClock_Config+0xb4>)
 8000996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000998:	4a21      	ldr	r2, [pc, #132]	@ (8000a20 <SystemClock_Config+0xb4>)
 800099a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800099e:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a20 <SystemClock_Config+0xb4>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ac:	2300      	movs	r3, #0
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a24 <SystemClock_Config+0xb8>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a24 <SystemClock_Config+0xb8>)
 80009b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009ba:	6013      	str	r3, [r2, #0]
 80009bc:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <SystemClock_Config+0xb8>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c8:	2301      	movs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d2:	2302      	movs	r3, #2
 80009d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009dc:	2304      	movs	r3, #4
 80009de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009e0:	2364      	movs	r3, #100	@ 0x64
 80009e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009e4:	2302      	movs	r3, #2
 80009e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009e8:	2304      	movs	r3, #4
 80009ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80009ec:	f107 0320 	add.w	r3, r7, #32
 80009f0:	4618      	mov	r0, r3
 80009f2:	f001 ff21 	bl	8002838 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 80009f6:	230f      	movs	r3, #15
 80009f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009fa:	2302      	movs	r3, #2
 80009fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	2103      	movs	r1, #3
 8000a12:	4618      	mov	r0, r3
 8000a14:	f002 f988 	bl	8002d28 <HAL_RCC_ClockConfig>
}
 8000a18:	bf00      	nop
 8000a1a:	3750      	adds	r7, #80	@ 0x50
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40007000 	.word	0x40007000

08000a28 <Error_Handler>:

void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a2c:	b672      	cpsid	i
}
 8000a2e:	bf00      	nop
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <Error_Handler+0x8>

08000a34 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a3a:	4a18      	ldr	r2, [pc, #96]	@ (8000a9c <MX_SPI1_Init+0x68>)
 8000a3c:	601a      	str	r2, [r3, #0]

  /* STM32 Master, FPGA Slave (폴링에서 확인됨) */
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a44:	605a      	str	r2, [r3, #4]

  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a46:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]

  /* [수정 포인트] 반드시 8BIT로 설정해야 4번 보내서 32비트를 맞출 수 있습니다. */
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a4c:	4b12      	ldr	r3, [pc, #72]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  // hspi1.Init.DataSize = SPI_DATASIZE_16BIT; (삭제 또는 주석)

  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a52:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a58:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a64:	619a      	str	r2, [r3, #24]

  /* [참고] Slave 모드에서는 BaudRatePrescaler가 무시됨 (Master가 클럭 제어) */
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a66:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a68:	2218      	movs	r2, #24
 8000a6a:	61da      	str	r2, [r3, #28]

  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a72:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a78:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a80:	220a      	movs	r2, #10
 8000a82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_SPI1_Init+0x64>)
 8000a86:	f002 fba1 	bl	80031cc <HAL_SPI_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a90:	f7ff ffca 	bl	8000a28 <Error_Handler>
  }
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000390 	.word	0x20000390
 8000a9c:	40013000 	.word	0x40013000

08000aa0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a1d      	ldr	r2, [pc, #116]	@ (8000b34 <HAL_SPI_MspInit+0x94>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d133      	bne.n	8000b2a <HAL_SPI_MspInit+0x8a>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aca:	4a1b      	ldr	r2, [pc, #108]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000acc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ad2:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a14      	ldr	r2, [pc, #80]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <HAL_SPI_MspInit+0x98>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000afa:	23e0      	movs	r3, #224	@ 0xe0
 8000afc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afe:	2302      	movs	r3, #2
 8000b00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b06:	2303      	movs	r3, #3
 8000b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b0a:	2305      	movs	r3, #5
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0e:	f107 0314 	add.w	r3, r7, #20
 8000b12:	4619      	mov	r1, r3
 8000b14:	4809      	ldr	r0, [pc, #36]	@ (8000b3c <HAL_SPI_MspInit+0x9c>)
 8000b16:	f001 f853 	bl	8001bc0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2105      	movs	r1, #5
 8000b1e:	2023      	movs	r0, #35	@ 0x23
 8000b20:	f001 f824 	bl	8001b6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000b24:	2023      	movs	r0, #35	@ 0x23
 8000b26:	f001 f83d 	bl	8001ba4 <HAL_NVIC_EnableIRQ>
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	3728      	adds	r7, #40	@ 0x28
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40013000 	.word	0x40013000
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40020000 	.word	0x40020000

08000b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	4b12      	ldr	r3, [pc, #72]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4e:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b56:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	603b      	str	r3, [r7, #0]
 8000b66:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <HAL_MspInit+0x54>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	210f      	movs	r1, #15
 8000b82:	f06f 0001 	mvn.w	r0, #1
 8000b86:	f000 fff1 	bl	8001b6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800

08000b98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08c      	sub	sp, #48	@ 0x30
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	4b2e      	ldr	r3, [pc, #184]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb0:	4a2d      	ldr	r2, [pc, #180]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000bb2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bb6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bc4:	f107 020c 	add.w	r2, r7, #12
 8000bc8:	f107 0310 	add.w	r3, r7, #16
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f002 faca 	bl	8003168 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000bd4:	f002 fab4 	bl	8003140 <HAL_RCC_GetPCLK2Freq>
 8000bd8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bdc:	4a23      	ldr	r2, [pc, #140]	@ (8000c6c <HAL_InitTick+0xd4>)
 8000bde:	fba2 2303 	umull	r2, r3, r2, r3
 8000be2:	0c9b      	lsrs	r3, r3, #18
 8000be4:	3b01      	subs	r3, #1
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000be8:	4b21      	ldr	r3, [pc, #132]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000bea:	4a22      	ldr	r2, [pc, #136]	@ (8000c74 <HAL_InitTick+0xdc>)
 8000bec:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000bee:	4b20      	ldr	r3, [pc, #128]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000bf0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bf4:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bfa:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c02:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c08:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c0e:	4818      	ldr	r0, [pc, #96]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000c10:	f002 fb65 	bl	80032de <HAL_TIM_Base_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d11b      	bne.n	8000c5a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000c22:	4813      	ldr	r0, [pc, #76]	@ (8000c70 <HAL_InitTick+0xd8>)
 8000c24:	f002 fbaa 	bl	800337c <HAL_TIM_Base_Start_IT>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d111      	bne.n	8000c5a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000c36:	201a      	movs	r0, #26
 8000c38:	f000 ffb4 	bl	8001ba4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b0f      	cmp	r3, #15
 8000c40:	d808      	bhi.n	8000c54 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000c42:	2200      	movs	r2, #0
 8000c44:	6879      	ldr	r1, [r7, #4]
 8000c46:	201a      	movs	r0, #26
 8000c48:	f000 ff90 	bl	8001b6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <HAL_InitTick+0xe0>)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	e002      	b.n	8000c5a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000c5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3730      	adds	r7, #48	@ 0x30
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	431bde83 	.word	0x431bde83
 8000c70:	200003e8 	.word	0x200003e8
 8000c74:	40014800 	.word	0x40014800
 8000c78:	20000008 	.word	0x20000008

08000c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <NMI_Handler+0x4>

08000c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <HardFault_Handler+0x4>

08000c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <MemManage_Handler+0x4>

08000c94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <BusFault_Handler+0x4>

08000c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <UsageFault_Handler+0x4>

08000ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
	...

08000cb4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000cb8:	4802      	ldr	r0, [pc, #8]	@ (8000cc4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000cba:	f002 fbc1 	bl	8003440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200003e8 	.word	0x200003e8

08000cc8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  // g_isr_count는 이 파일에 정의되어 있음 (line 47)

  static uint8_t tx_index = 0;
  static uint8_t rx_index = 0;

  uint32_t sr = SPI1->SR;
 8000cce:	4b36      	ldr	r3, [pc, #216]	@ (8000da8 <SPI1_IRQHandler+0xe0>)
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	607b      	str	r3, [r7, #4]

  // RXNE: 수신 데이터 있음
  if (sr & SPI_SR_RXNE) {
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f003 0301 	and.w	r3, r3, #1
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d010      	beq.n	8000d00 <SPI1_IRQHandler+0x38>
      uint8_t data = (uint8_t)SPI1->DR;  // DR 읽기로 RXNE 플래그 클리어
 8000cde:	4b32      	ldr	r3, [pc, #200]	@ (8000da8 <SPI1_IRQHandler+0xe0>)
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	70fb      	strb	r3, [r7, #3]
      if (rx_index < 4) {
 8000ce4:	4b31      	ldr	r3, [pc, #196]	@ (8000dac <SPI1_IRQHandler+0xe4>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d809      	bhi.n	8000d00 <SPI1_IRQHandler+0x38>
          rx_buff[rx_index++] = data;
 8000cec:	4b2f      	ldr	r3, [pc, #188]	@ (8000dac <SPI1_IRQHandler+0xe4>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	b2d1      	uxtb	r1, r2
 8000cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8000dac <SPI1_IRQHandler+0xe4>)
 8000cf6:	7011      	strb	r1, [r2, #0]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8000db0 <SPI1_IRQHandler+0xe8>)
 8000cfc:	78fb      	ldrb	r3, [r7, #3]
 8000cfe:	5453      	strb	r3, [r2, r1]
      }
  }

  // TXE: 송신 버퍼 비어있음
  if (sr & SPI_SR_TXE) {
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d00e      	beq.n	8000d28 <SPI1_IRQHandler+0x60>
      if (tx_index < 4) {
 8000d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000db4 <SPI1_IRQHandler+0xec>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b03      	cmp	r3, #3
 8000d10:	d80a      	bhi.n	8000d28 <SPI1_IRQHandler+0x60>
          SPI1->DR = tx_buff[tx_index++];  // DR 쓰기로 TXE 플래그 클리어
 8000d12:	4b28      	ldr	r3, [pc, #160]	@ (8000db4 <SPI1_IRQHandler+0xec>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	b2d1      	uxtb	r1, r2
 8000d1a:	4a26      	ldr	r2, [pc, #152]	@ (8000db4 <SPI1_IRQHandler+0xec>)
 8000d1c:	7011      	strb	r1, [r2, #0]
 8000d1e:	461a      	mov	r2, r3
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <SPI1_IRQHandler+0xf0>)
 8000d22:	5c9a      	ldrb	r2, [r3, r2]
 8000d24:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <SPI1_IRQHandler+0xe0>)
 8000d26:	60da      	str	r2, [r3, #12]
      }
  }

  // 4바이트 송수신 완료
  if (tx_index >= 4 && rx_index >= 4) {
 8000d28:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <SPI1_IRQHandler+0xec>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b03      	cmp	r3, #3
 8000d2e:	d936      	bls.n	8000d9e <SPI1_IRQHandler+0xd6>
 8000d30:	4b1e      	ldr	r3, [pc, #120]	@ (8000dac <SPI1_IRQHandler+0xe4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b03      	cmp	r3, #3
 8000d36:	d932      	bls.n	8000d9e <SPI1_IRQHandler+0xd6>
      // BSY 대기 제거 - Full-Duplex에서 마지막 RXNE면 전송 완료

      g_isr_count++;  // ISR 카운터 증가
 8000d38:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <SPI1_IRQHandler+0xf4>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dbc <SPI1_IRQHandler+0xf4>)
 8000d40:	6013      	str	r3, [r2, #0]

      // 1. CS High (전송 완료)
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d48:	481d      	ldr	r0, [pc, #116]	@ (8000dc0 <SPI1_IRQHandler+0xf8>)
 8000d4a:	f001 f8bd 	bl	8001ec8 <HAL_GPIO_WritePin>

      // 2. 데이터 조립
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000d4e:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <SPI1_IRQHandler+0xe8>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	061a      	lsls	r2, r3, #24
 8000d54:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <SPI1_IRQHandler+0xe8>)
 8000d56:	785b      	ldrb	r3, [r3, #1]
 8000d58:	041b      	lsls	r3, r3, #16
 8000d5a:	431a      	orrs	r2, r3
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000d5c:	4b14      	ldr	r3, [pc, #80]	@ (8000db0 <SPI1_IRQHandler+0xe8>)
 8000d5e:	789b      	ldrb	r3, [r3, #2]
 8000d60:	021b      	lsls	r3, r3, #8
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000d62:	4313      	orrs	r3, r2
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000d64:	4a12      	ldr	r2, [pc, #72]	@ (8000db0 <SPI1_IRQHandler+0xe8>)
 8000d66:	78d2      	ldrb	r2, [r2, #3]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	461a      	mov	r2, r3
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000d6c:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <SPI1_IRQHandler+0xfc>)
 8000d6e:	601a      	str	r2, [r3, #0]

      // 3. Event 발행 (FreeRTOS ISR-safe)
      osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8000d70:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <SPI1_IRQHandler+0x100>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2200      	movs	r2, #0
 8000d76:	2101      	movs	r1, #1
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f003 fae3 	bl	8004344 <osMessagePut>

      // 4. 다음 수신 준비 (연속 수신)
      tx_index = 0;
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000db4 <SPI1_IRQHandler+0xec>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
      rx_index = 0;
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <SPI1_IRQHandler+0xe4>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);  // CS Low
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d90:	480b      	ldr	r0, [pc, #44]	@ (8000dc0 <SPI1_IRQHandler+0xf8>)
 8000d92:	f001 f899 	bl	8001ec8 <HAL_GPIO_WritePin>
      SPI1->DR = tx_buff[0];  // 첫 바이트 전송 시작
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <SPI1_IRQHandler+0xf0>)
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <SPI1_IRQHandler+0xe0>)
 8000d9c:	60da      	str	r2, [r3, #12]
  }

  return;  // HAL_SPI_IRQHandler 호출 안 함 (직접 처리)
 8000d9e:	bf00      	nop
  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40013000 	.word	0x40013000
 8000dac:	20000434 	.word	0x20000434
 8000db0:	200004a8 	.word	0x200004a8
 8000db4:	20000435 	.word	0x20000435
 8000db8:	20000004 	.word	0x20000004
 8000dbc:	20000430 	.word	0x20000430
 8000dc0:	40020800 	.word	0x40020800
 8000dc4:	200004a4 	.word	0x200004a4
 8000dc8:	200004ac 	.word	0x200004ac

08000dcc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	e00a      	b.n	8000df4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dde:	f3af 8000 	nop.w
 8000de2:	4601      	mov	r1, r0
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	1c5a      	adds	r2, r3, #1
 8000de8:	60ba      	str	r2, [r7, #8]
 8000dea:	b2ca      	uxtb	r2, r1
 8000dec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	3301      	adds	r3, #1
 8000df2:	617b      	str	r3, [r7, #20]
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	dbf0      	blt.n	8000dde <_read+0x12>
  }

  return len;
 8000dfc:	687b      	ldr	r3, [r7, #4]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3718      	adds	r7, #24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b083      	sub	sp, #12
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	b083      	sub	sp, #12
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e2e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <_isatty>:

int _isatty(int file)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e46:	2301      	movs	r3, #1
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3714      	adds	r7, #20
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
	...

08000e70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e78:	4a14      	ldr	r2, [pc, #80]	@ (8000ecc <_sbrk+0x5c>)
 8000e7a:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <_sbrk+0x60>)
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e84:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <_sbrk+0x64>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d102      	bne.n	8000e92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <_sbrk+0x64>)
 8000e8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ed8 <_sbrk+0x68>)
 8000e90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e92:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <_sbrk+0x64>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d207      	bcs.n	8000eb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ea0:	f005 ff3a 	bl	8006d18 <__errno>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000eae:	e009      	b.n	8000ec4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eb0:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <_sbrk+0x64>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb6:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <_sbrk+0x64>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	4a05      	ldr	r2, [pc, #20]	@ (8000ed4 <_sbrk+0x64>)
 8000ec0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20020000 	.word	0x20020000
 8000ed0:	00000400 	.word	0x00000400
 8000ed4:	20000438 	.word	0x20000438
 8000ed8:	20004368 	.word	0x20004368

08000edc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ee0:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <SystemInit+0x20>)
 8000ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee6:	4a05      	ldr	r2, [pc, #20]	@ (8000efc <SystemInit+0x20>)
 8000ee8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f3c <HAL_TIM_Base_MspInit+0x3c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d10d      	bne.n	8000f2e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <HAL_TIM_Base_MspInit+0x40>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <HAL_TIM_Base_MspInit+0x40>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <HAL_TIM_Base_MspInit+0x40>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f2e:	bf00      	nop
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	40023800 	.word	0x40023800

08000f44 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	@ (8000f94 <MX_USART2_UART_Init+0x50>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f7a:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f7c:	f002 fc1c 	bl	80037b8 <HAL_UART_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f86:	f7ff fd4f 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000043c 	.word	0x2000043c
 8000f94:	40004400 	.word	0x40004400

08000f98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a19      	ldr	r2, [pc, #100]	@ (800101c <HAL_UART_MspInit+0x84>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d12b      	bne.n	8001012 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc2:	4a17      	ldr	r2, [pc, #92]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fca:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a10      	ldr	r2, [pc, #64]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <HAL_UART_MspInit+0x88>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ff2:	230c      	movs	r3, #12
 8000ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffe:	2303      	movs	r3, #3
 8001000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001002:	2307      	movs	r3, #7
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	@ (8001024 <HAL_UART_MspInit+0x8c>)
 800100e:	f000 fdd7 	bl	8001bc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	@ 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40004400 	.word	0x40004400
 8001020:	40023800 	.word	0x40023800
 8001024:	40020000 	.word	0x40020000

08001028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001028:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001060 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800102c:	f7ff ff56 	bl	8000edc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001030:	480c      	ldr	r0, [pc, #48]	@ (8001064 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001032:	490d      	ldr	r1, [pc, #52]	@ (8001068 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001034:	4a0d      	ldr	r2, [pc, #52]	@ (800106c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001038:	e002      	b.n	8001040 <LoopCopyDataInit>

0800103a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800103a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800103c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103e:	3304      	adds	r3, #4

08001040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001044:	d3f9      	bcc.n	800103a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001048:	4c0a      	ldr	r4, [pc, #40]	@ (8001074 <LoopFillZerobss+0x22>)
  movs r3, #0
 800104a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800104c:	e001      	b.n	8001052 <LoopFillZerobss>

0800104e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001050:	3204      	adds	r2, #4

08001052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001054:	d3fb      	bcc.n	800104e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001056:	f005 fe65 	bl	8006d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800105a:	f7ff fbfb 	bl	8000854 <main>
  bx  lr    
 800105e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001060:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001068:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800106c:	08007f90 	.word	0x08007f90
  ldr r2, =_sbss
 8001070:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001074:	20004364 	.word	0x20004364

08001078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC_IRQHandler>
	...

0800107c <Controller_Init>:
#include "Controller.h"

// Tracking 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Controller_Init() {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    // Tracking Controller 초기화
    Controller_Tracking_Init();
 8001080:	f000 f80e 	bl	80010a0 <Controller_Tracking_Init>

    printf("[Controller] Task Started\r\n");
 8001084:	4802      	ldr	r0, [pc, #8]	@ (8001090 <Controller_Init+0x14>)
 8001086:	f005 fc99 	bl	80069bc <puts>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	08007c1c 	.word	0x08007c1c

08001094 <Controller_Excute>:

void Controller_Excute() {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 각도 계산)
    Controller_Tracking_Excute();
 8001098:	f000 f810 	bl	80010bc <Controller_Tracking_Excute>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <Controller_Tracking_Init>:
Model_Tracking_t g_tracking_model;  // 전역 Model 인스턴스

/**
 * @brief Controller 초기화
 */
void Controller_Tracking_Init(void) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
    Model_Tracking_Init(&g_tracking_model);
 80010a4:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <Controller_Tracking_Init+0x14>)
 80010a6:	f000 f9a9 	bl	80013fc <Model_Tracking_Init>
    printf("[Controller] Tracking Controller Initialized\r\n");
 80010aa:	4803      	ldr	r0, [pc, #12]	@ (80010b8 <Controller_Tracking_Init+0x18>)
 80010ac:	f005 fc86 	bl	80069bc <puts>
}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000484 	.word	0x20000484
 80010b8:	08007c38 	.word	0x08007c38

080010bc <Controller_Tracking_Excute>:

/**
 * @brief Controller Tracking Execute (Reference Architecture)
 * @note Event 수신 → 데이터 처리 → 각도 계산 → Data 발행
 */
void Controller_Tracking_Excute(void) {
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b089      	sub	sp, #36	@ 0x24
 80010c0:	af02      	add	r7, sp, #8
    extern volatile uint32_t g_isr_count;  // ISR 호출 횟수

    static uint32_t event_count = 0;  // Event 수신 횟수

    // Event 수신 (non-blocking, timeout=0)
    osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 80010c2:	4b4d      	ldr	r3, [pc, #308]	@ (80011f8 <Controller_Tracking_Excute+0x13c>)
 80010c4:	6819      	ldr	r1, [r3, #0]
 80010c6:	463b      	mov	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 f97a 	bl	80043c4 <osMessageGet>
    if (evt.status != osEventMessage) {
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	2b10      	cmp	r3, #16
 80010d4:	f040 8087 	bne.w	80011e6 <Controller_Tracking_Excute+0x12a>
        return;  // Event 없으면 바로 리턴
    }

    event_count++;
 80010d8:	4b48      	ldr	r3, [pc, #288]	@ (80011fc <Controller_Tracking_Excute+0x140>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	4a47      	ldr	r2, [pc, #284]	@ (80011fc <Controller_Tracking_Excute+0x140>)
 80010e0:	6013      	str	r3, [r2, #0]
    // ========================================
    // [중요] printf 출력 빈도 제한
    // 매번 출력하면 Queue가 가득 차서 멈춤!
    // 10000번에 한 번만 출력 (실시간 제어용)
    // ========================================
    bool should_print = (event_count % 10000 == 0);
 80010e2:	4b46      	ldr	r3, [pc, #280]	@ (80011fc <Controller_Tracking_Excute+0x140>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	4b46      	ldr	r3, [pc, #280]	@ (8001200 <Controller_Tracking_Excute+0x144>)
 80010e8:	fba3 1302 	umull	r1, r3, r3, r2
 80010ec:	0b5b      	lsrs	r3, r3, #13
 80010ee:	f242 7110 	movw	r1, #10000	@ 0x2710
 80010f2:	fb01 f303 	mul.w	r3, r1, r3
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	bf0c      	ite	eq
 80010fc:	2301      	moveq	r3, #1
 80010fe:	2300      	movne	r3, #0
 8001100:	75fb      	strb	r3, [r7, #23]

    if (should_print) {
 8001102:	7dfb      	ldrb	r3, [r7, #23]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d007      	beq.n	8001118 <Controller_Tracking_Excute+0x5c>
        printf("[Controller] Event #%lu (ISR count: %lu)\r\n",
 8001108:	4b3c      	ldr	r3, [pc, #240]	@ (80011fc <Controller_Tracking_Excute+0x140>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a3d      	ldr	r2, [pc, #244]	@ (8001204 <Controller_Tracking_Excute+0x148>)
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	4619      	mov	r1, r3
 8001112:	483d      	ldr	r0, [pc, #244]	@ (8001208 <Controller_Tracking_Excute+0x14c>)
 8001114:	f005 fbea 	bl	80068ec <iprintf>
               event_count, g_isr_count);
    }

    // Event 타입 확인
    uint16_t evtType = evt.value.v;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	82bb      	strh	r3, [r7, #20]
    if (evtType != EVENT_FPGA_DATA_RECEIVED) {
 800111c:	8abb      	ldrh	r3, [r7, #20]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d163      	bne.n	80011ea <Controller_Tracking_Excute+0x12e>
    }

    // ========================================
    // 1. 수신 데이터 처리 (Listener에서 이동한 로직)
    // ========================================
    g_tracking_model.rx_packet.raw = g_rx_packet_tracking.raw;
 8001122:	4b3a      	ldr	r3, [pc, #232]	@ (800120c <Controller_Tracking_Excute+0x150>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a3a      	ldr	r2, [pc, #232]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 8001128:	6093      	str	r3, [r2, #8]

    // Raw bytes 출력 (100번에 한 번만)
    if (should_print) {
 800112a:	7dfb      	ldrb	r3, [r7, #23]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d014      	beq.n	800115a <Controller_Tracking_Excute+0x9e>
        printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
               rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001130:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <Controller_Tracking_Excute+0x158>)
 8001132:	781b      	ldrb	r3, [r3, #0]
        printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001134:	4619      	mov	r1, r3
               rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <Controller_Tracking_Excute+0x158>)
 8001138:	785b      	ldrb	r3, [r3, #1]
        printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 800113a:	4618      	mov	r0, r3
               rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 800113c:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <Controller_Tracking_Excute+0x158>)
 800113e:	789b      	ldrb	r3, [r3, #2]
        printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001140:	461c      	mov	r4, r3
               rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001142:	4b34      	ldr	r3, [pc, #208]	@ (8001214 <Controller_Tracking_Excute+0x158>)
 8001144:	78db      	ldrb	r3, [r3, #3]
        printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001146:	461a      	mov	r2, r3
 8001148:	4b31      	ldr	r3, [pc, #196]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	9200      	str	r2, [sp, #0]
 8001150:	4623      	mov	r3, r4
 8001152:	4602      	mov	r2, r0
 8001154:	4830      	ldr	r0, [pc, #192]	@ (8001218 <Controller_Tracking_Excute+0x15c>)
 8001156:	f005 fbc9 	bl	80068ec <iprintf>
               g_tracking_model.rx_packet.raw);
    }

    // 헤더 검증
    if (!Model_Tracking_ValidateRx(&g_tracking_model)) {
 800115a:	482d      	ldr	r0, [pc, #180]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 800115c:	f000 f9b5 	bl	80014ca <Model_Tracking_ValidateRx>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d109      	bne.n	800117a <Controller_Tracking_Excute+0xbe>
        if (should_print) {
 8001166:	7dfb      	ldrb	r3, [r7, #23]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d040      	beq.n	80011ee <Controller_Tracking_Excute+0x132>
            printf("Header=0x%02X [INVALID!]\r\n", g_tracking_model.rx_packet.fields.header);
 800116c:	4b28      	ldr	r3, [pc, #160]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 800116e:	7a1b      	ldrb	r3, [r3, #8]
 8001170:	4619      	mov	r1, r3
 8001172:	482a      	ldr	r0, [pc, #168]	@ (800121c <Controller_Tracking_Excute+0x160>)
 8001174:	f005 fbba 	bl	80068ec <iprintf>
        }
        return;  // 무효한 데이터는 무시
 8001178:	e039      	b.n	80011ee <Controller_Tracking_Excute+0x132>
    }

    // 유효한 데이터 → XY 좌표 업데이트
    uint16_t x = g_tracking_model.rx_packet.fields.x_pos;
 800117a:	4b25      	ldr	r3, [pc, #148]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f3c3 230b 	ubfx	r3, r3, #8, #12
 8001182:	b29b      	uxth	r3, r3
 8001184:	827b      	strh	r3, [r7, #18]
    uint16_t y = g_tracking_model.rx_packet.fields.y_pos;
 8001186:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 8001188:	895b      	ldrh	r3, [r3, #10]
 800118a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800118e:	b29b      	uxth	r3, r3
 8001190:	823b      	strh	r3, [r7, #16]
    Model_Tracking_UpdateXY(&g_tracking_model, x, y);
 8001192:	8a3a      	ldrh	r2, [r7, #16]
 8001194:	8a7b      	ldrh	r3, [r7, #18]
 8001196:	4619      	mov	r1, r3
 8001198:	481d      	ldr	r0, [pc, #116]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 800119a:	f000 f94f 	bl	800143c <Model_Tracking_UpdateXY>

    if (should_print) {
 800119e:	7dfb      	ldrb	r3, [r7, #23]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d007      	beq.n	80011b4 <Controller_Tracking_Excute+0xf8>
        printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
               g_tracking_model.rx_packet.fields.header, x, y);
 80011a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 80011a6:	7a1b      	ldrb	r3, [r3, #8]
        printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
 80011a8:	4619      	mov	r1, r3
 80011aa:	8a7a      	ldrh	r2, [r7, #18]
 80011ac:	8a3b      	ldrh	r3, [r7, #16]
 80011ae:	481c      	ldr	r0, [pc, #112]	@ (8001220 <Controller_Tracking_Excute+0x164>)
 80011b0:	f005 fb9c 	bl	80068ec <iprintf>
    }

    // ========================================
    // 2. 각도 계산
    // ========================================
    Controller_Tracking_CalculateAngles(&g_tracking_model);
 80011b4:	4816      	ldr	r0, [pc, #88]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 80011b6:	f000 f839 	bl	800122c <Controller_Tracking_CalculateAngles>

    // ========================================
    // 3. Data 발행 (Presenter에게)
    // ========================================
    Model_Tracking_t *pData = osPoolAlloc(poolTrackingData);
 80011ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001224 <Controller_Tracking_Excute+0x168>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f002 fff4 	bl	80041ac <osPoolAlloc>
 80011c4:	60f8      	str	r0, [r7, #12]
    if (pData != NULL) {
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d011      	beq.n	80011f0 <Controller_Tracking_Excute+0x134>
        memcpy(pData, &g_tracking_model, sizeof(Model_Tracking_t));
 80011cc:	221c      	movs	r2, #28
 80011ce:	4910      	ldr	r1, [pc, #64]	@ (8001210 <Controller_Tracking_Excute+0x154>)
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f005 fdce 	bl	8006d72 <memcpy>
        osMessagePut(trackingDataMsgBox, (uint32_t)pData, 0);
 80011d6:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <Controller_Tracking_Excute+0x16c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68f9      	ldr	r1, [r7, #12]
 80011dc:	2200      	movs	r2, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f003 f8b0 	bl	8004344 <osMessagePut>
 80011e4:	e004      	b.n	80011f0 <Controller_Tracking_Excute+0x134>
        return;  // Event 없으면 바로 리턴
 80011e6:	bf00      	nop
 80011e8:	e002      	b.n	80011f0 <Controller_Tracking_Excute+0x134>
        return;
 80011ea:	bf00      	nop
 80011ec:	e000      	b.n	80011f0 <Controller_Tracking_Excute+0x134>
        return;  // 무효한 데이터는 무시
 80011ee:	bf00      	nop
    }
}
 80011f0:	371c      	adds	r7, #28
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd90      	pop	{r4, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200004ac 	.word	0x200004ac
 80011fc:	200004a0 	.word	0x200004a0
 8001200:	d1b71759 	.word	0xd1b71759
 8001204:	20000430 	.word	0x20000430
 8001208:	08007c68 	.word	0x08007c68
 800120c:	200004a4 	.word	0x200004a4
 8001210:	20000484 	.word	0x20000484
 8001214:	200004a8 	.word	0x200004a8
 8001218:	08007c94 	.word	0x08007c94
 800121c:	08007cd4 	.word	0x08007cd4
 8001220:	08007cf0 	.word	0x08007cf0
 8001224:	200004b4 	.word	0x200004b4
 8001228:	200004b0 	.word	0x200004b0

0800122c <Controller_Tracking_CalculateAngles>:
 *  - 화면 중심으로부터 떨어진 거리를 각도로 변환
 *  - Pan (좌우): X 좌표 차이
 *  - Tilt (상하): Y 좌표 차이
 *  - 추후 PID 제어나 칼만 필터 적용 가능
 */
void Controller_Tracking_CalculateAngles(Model_Tracking_t* model) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
    // 현재 타겟 좌표
    int16_t target_x = model->target_x;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	827b      	strh	r3, [r7, #18]
    int16_t target_y = model->target_y;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	885b      	ldrh	r3, [r3, #2]
 800123e:	823b      	strh	r3, [r7, #16]

    // 화면 중심으로부터의 오차 계산
    int16_t error_x = target_x - SCREEN_CENTER_X;
 8001240:	8a7b      	ldrh	r3, [r7, #18]
 8001242:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001246:	b29b      	uxth	r3, r3
 8001248:	81fb      	strh	r3, [r7, #14]
    int16_t error_y = target_y - SCREEN_CENTER_Y;
 800124a:	8a3b      	ldrh	r3, [r7, #16]
 800124c:	3bf0      	subs	r3, #240	@ 0xf0
 800124e:	b29b      	uxth	r3, r3
 8001250:	81bb      	strh	r3, [r7, #12]
    // [TODO] 여기에 실제 각도 계산 로직 구현
    // ========================================
    // 현재는 간단한 비례 제어 (P 제어)
    // 추후 PID 제어, 칼만 필터, 또는 룩업 테이블 사용 가능

    int16_t pan_angle = (int16_t)(error_x * ANGLE_GAIN);
 8001252:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001256:	ee07 3a90 	vmov	s15, r3
 800125a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80012e0 <Controller_Tracking_CalculateAngles+0xb4>
 8001262:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001266:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800126a:	ee17 3a90 	vmov	r3, s15
 800126e:	82fb      	strh	r3, [r7, #22]
    int16_t tilt_angle = (int16_t)(error_y * ANGLE_GAIN);
 8001270:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800127c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80012e0 <Controller_Tracking_CalculateAngles+0xb4>
 8001280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001284:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001288:	ee17 3a90 	vmov	r3, s15
 800128c:	82bb      	strh	r3, [r7, #20]

    // 각도 제한 (-90 ~ +90도)
    if (pan_angle > 90) pan_angle = 90;
 800128e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001292:	2b5a      	cmp	r3, #90	@ 0x5a
 8001294:	dd01      	ble.n	800129a <Controller_Tracking_CalculateAngles+0x6e>
 8001296:	235a      	movs	r3, #90	@ 0x5a
 8001298:	82fb      	strh	r3, [r7, #22]
    if (pan_angle < -90) pan_angle = -90;
 800129a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800129e:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 80012a2:	da02      	bge.n	80012aa <Controller_Tracking_CalculateAngles+0x7e>
 80012a4:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 80012a8:	82fb      	strh	r3, [r7, #22]
    if (tilt_angle > 90) tilt_angle = 90;
 80012aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012ae:	2b5a      	cmp	r3, #90	@ 0x5a
 80012b0:	dd01      	ble.n	80012b6 <Controller_Tracking_CalculateAngles+0x8a>
 80012b2:	235a      	movs	r3, #90	@ 0x5a
 80012b4:	82bb      	strh	r3, [r7, #20]
    if (tilt_angle < -90) tilt_angle = -90;
 80012b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012ba:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 80012be:	da02      	bge.n	80012c6 <Controller_Tracking_CalculateAngles+0x9a>
 80012c0:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 80012c4:	82bb      	strh	r3, [r7, #20]

    // Model에 계산된 각도 저장
    Model_Tracking_UpdateAngles(model, pan_angle, tilt_angle);
 80012c6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80012ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012ce:	4619      	mov	r1, r3
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f000 f8cf 	bl	8001474 <Model_Tracking_UpdateAngles>
}
 80012d6:	bf00      	nop
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	3dcccccd 	.word	0x3dcccccd

080012e4 <Listener_Init>:
 * Listener.c
 */

#include "Listener.h"

void Listener_Init() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
    // Tracking 리스너 초기화 (SPI 인터럽트 모드)
    Listener_Tracking_Init();
 80012e8:	f000 f810 	bl	800130c <Listener_Tracking_Init>

    // 첫 번째 SPI 인터럽트 수신 시작
    Listener_Tracking_StartReceive();
 80012ec:	f000 f820 	bl	8001330 <Listener_Tracking_StartReceive>

    printf("[Listener] Task Started (Interrupt Mode)\r\n");
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <Listener_Init+0x18>)
 80012f2:	f005 fb63 	bl	80069bc <puts>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	08007d18 	.word	0x08007d18

08001300 <Listener_Excute>:

void Listener_Excute() {
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (Queue 대기 및 처리)
    Listener_Tracking_Excute();
 8001304:	f000 f84e 	bl	80013a4 <Listener_Tracking_Excute>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}

0800130c <Listener_Tracking_Init>:
uint8_t rx_buff[4] = {0};                       // 수신 버퍼 (Callback에서 접근)

/**
 * @brief Listener 초기화
 */
void Listener_Tracking_Init(void) {
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
    // CS 핀 초기 상태: High (통신 대기)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001310:	2201      	movs	r2, #1
 8001312:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001316:	4804      	ldr	r0, [pc, #16]	@ (8001328 <Listener_Tracking_Init+0x1c>)
 8001318:	f000 fdd6 	bl	8001ec8 <HAL_GPIO_WritePin>

    printf("[Listener] Tracking Listener Initialized\r\n");
 800131c:	4803      	ldr	r0, [pc, #12]	@ (800132c <Listener_Tracking_Init+0x20>)
 800131e:	f005 fb4d 	bl	80069bc <puts>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40020800 	.word	0x40020800
 800132c:	08007d44 	.word	0x08007d44

08001330 <Listener_Tracking_StartReceive>:
/**
 * @brief SPI 인터럽트 수신 시작 (완전 수동 구현)
 * @note HAL 완전히 우회하여 직접 레지스터 설정
 *       수업 자료 방식: 직접 IRQ Handler 구현
 */
void Listener_Tracking_StartReceive(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
    printf("[StartRX] SPI interrupt mode starting...\r\n");
 8001334:	4816      	ldr	r0, [pc, #88]	@ (8001390 <Listener_Tracking_StartReceive+0x60>)
 8001336:	f005 fb41 	bl	80069bc <puts>
    // ========================================
    // 완전 수동 구현 (HAL 우회)
    // ========================================

    // 1. SPE disable (안전한 설정을 위해)
    SPI1->CR1 &= ~SPI_CR1_SPE;
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a15      	ldr	r2, [pc, #84]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 8001340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001344:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001346:	f3bf 8f4f 	dsb	sy
}
 800134a:	bf00      	nop
    __DSB();

    // 2. CR2 인터럽트 enable (SPE=0 상태에서)
    SPI1->CR2 = SPI_CR2_RXNEIE | SPI_CR2_TXEIE | SPI_CR2_ERRIE;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 800134e:	22e0      	movs	r2, #224	@ 0xe0
 8001350:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001352:	f3bf 8f4f 	dsb	sy
}
 8001356:	bf00      	nop
    __DSB();

    // 3. SPE enable
    SPI1->CR1 |= SPI_CR1_SPE;
 8001358:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a0d      	ldr	r2, [pc, #52]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 800135e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001362:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001364:	f3bf 8f4f 	dsb	sy
}
 8001368:	bf00      	nop
    __DSB();

    // 4. CS Low (FPGA 통신 시작)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001370:	4809      	ldr	r0, [pc, #36]	@ (8001398 <Listener_Tracking_StartReceive+0x68>)
 8001372:	f000 fda9 	bl	8001ec8 <HAL_GPIO_WritePin>

    // 5. 첫 바이트 전송 (TXE 인터럽트 트리거)
    SPI1->DR = tx_buff[0];
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <Listener_Tracking_StartReceive+0x6c>)
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 800137c:	60da      	str	r2, [r3, #12]

    printf("[StartRX] Started! CR2=0x%X\r\n", (unsigned int)SPI1->CR2);
 800137e:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <Listener_Tracking_StartReceive+0x64>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4619      	mov	r1, r3
 8001384:	4806      	ldr	r0, [pc, #24]	@ (80013a0 <Listener_Tracking_StartReceive+0x70>)
 8001386:	f005 fab1 	bl	80068ec <iprintf>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	08007d70 	.word	0x08007d70
 8001394:	40013000 	.word	0x40013000
 8001398:	40020800 	.word	0x40020800
 800139c:	20000004 	.word	0x20000004
 80013a0:	08007d9c 	.word	0x08007d9c

080013a4 <Listener_Tracking_Excute>:
/**
 * @brief Listener Tracking Execute (수업 자료 방식)
 * @note ISR이 모든 처리를 담당 (osMessagePut 직접 호출)
 *       Listener Execute는 필요 없지만 Reference Architecture 유지
 */
void Listener_Tracking_Excute(void) {
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
    // → Listener Execute는 할 일이 없음
    // ========================================

    // Reference Architecture 유지를 위해 함수는 존재하지만
    // 실제 로직은 ISR에서 모두 처리됨
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <Model_Tracking_QueueInit>:
osPoolId poolTrackingData;

/**
 * @brief Queue/Pool 초기화 (freertos.c의 MX_FREERTOS_Init에서 호출)
 */
void Model_Tracking_QueueInit(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
    poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 80013b8:	480a      	ldr	r0, [pc, #40]	@ (80013e4 <Model_Tracking_QueueInit+0x30>)
 80013ba:	f002 fe9a 	bl	80040f2 <osPoolCreate>
 80013be:	4603      	mov	r3, r0
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <Model_Tracking_QueueInit+0x34>)
 80013c2:	6013      	str	r3, [r2, #0]
    trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 80013c4:	2100      	movs	r1, #0
 80013c6:	4809      	ldr	r0, [pc, #36]	@ (80013ec <Model_Tracking_QueueInit+0x38>)
 80013c8:	f002 ff93 	bl	80042f2 <osMessageCreate>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a08      	ldr	r2, [pc, #32]	@ (80013f0 <Model_Tracking_QueueInit+0x3c>)
 80013d0:	6013      	str	r3, [r2, #0]
    trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 80013d2:	2100      	movs	r1, #0
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <Model_Tracking_QueueInit+0x40>)
 80013d6:	f002 ff8c 	bl	80042f2 <osMessageCreate>
 80013da:	4603      	mov	r3, r0
 80013dc:	4a06      	ldr	r2, [pc, #24]	@ (80013f8 <Model_Tracking_QueueInit+0x44>)
 80013de:	6013      	str	r3, [r2, #0]
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	08007f40 	.word	0x08007f40
 80013e8:	200004b4 	.word	0x200004b4
 80013ec:	08007f20 	.word	0x08007f20
 80013f0:	200004ac 	.word	0x200004ac
 80013f4:	08007f30 	.word	0x08007f30
 80013f8:	200004b0 	.word	0x200004b0

080013fc <Model_Tracking_Init>:

/**
 * @brief Model 초기화
 */
void Model_Tracking_Init(Model_Tracking_t* model) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
    memset(model, 0, sizeof(Model_Tracking_t));
 8001404:	221c      	movs	r2, #28
 8001406:	2100      	movs	r1, #0
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f005 fbd9 	bl	8006bc0 <memset>

    // 초기 상태: 화면 중앙 (640x480 기준)
    model->target_x = 320;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001414:	801a      	strh	r2, [r3, #0]
    model->target_y = 240;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	22f0      	movs	r2, #240	@ 0xf0
 800141a:	805a      	strh	r2, [r3, #2]

    // 초기 각도: 정면 (0도)
    model->pan_angle = 0;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = 0;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	80da      	strh	r2, [r3, #6]

    // 타겟 미감지 상태
    model->target_detected = 0;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	761a      	strb	r2, [r3, #24]
    model->laser_active = 0;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	765a      	strb	r2, [r3, #25]
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <Model_Tracking_UpdateXY>:

/**
 * @brief XY 좌표 업데이트 (Listener에서 호출)
 */
void Model_Tracking_UpdateXY(Model_Tracking_t* model, uint16_t x, uint16_t y) {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	807b      	strh	r3, [r7, #2]
 8001448:	4613      	mov	r3, r2
 800144a:	803b      	strh	r3, [r7, #0]
    model->target_x = x;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	801a      	strh	r2, [r3, #0]
    model->target_y = y;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	883a      	ldrh	r2, [r7, #0]
 8001456:	805a      	strh	r2, [r3, #2]
    model->target_detected = 1;  // 타겟 감지됨
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	761a      	strb	r2, [r3, #24]
    model->rx_count++;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	611a      	str	r2, [r3, #16]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <Model_Tracking_UpdateAngles>:

/**
 * @brief 서보모터 각도 업데이트 (Controller에서 호출)
 */
void Model_Tracking_UpdateAngles(Model_Tracking_t* model, int16_t pan, int16_t tilt) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
 8001480:	4613      	mov	r3, r2
 8001482:	803b      	strh	r3, [r7, #0]
    model->pan_angle = pan;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = tilt;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	883a      	ldrh	r2, [r7, #0]
 800148e:	80da      	strh	r2, [r3, #6]

    // 송신 패킷 구성 (추후 FPGA로 전송용)
    model->tx_packet.fields.header = 0xAA;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	22aa      	movs	r2, #170	@ 0xaa
 8001494:	731a      	strb	r2, [r3, #12]
    model->tx_packet.fields.pan_angle = pan;
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	b21b      	sxth	r3, r3
 800149c:	111b      	asrs	r3, r3, #4
 800149e:	b219      	sxth	r1, r3
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	68d3      	ldr	r3, [r2, #12]
 80014a4:	f361 2313 	bfi	r3, r1, #8, #12
 80014a8:	60d3      	str	r3, [r2, #12]
    model->tx_packet.fields.tilt_angle = tilt;
 80014aa:	883b      	ldrh	r3, [r7, #0]
 80014ac:	011b      	lsls	r3, r3, #4
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	111b      	asrs	r3, r3, #4
 80014b2:	b219      	sxth	r1, r3
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	89d3      	ldrh	r3, [r2, #14]
 80014b8:	f361 130f 	bfi	r3, r1, #4, #12
 80014bc:	81d3      	strh	r3, [r2, #14]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <Model_Tracking_ValidateRx>:

/**
 * @brief 수신 데이터 검증 (헤더 체크)
 */
uint8_t Model_Tracking_ValidateRx(Model_Tracking_t* model) {
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
    if (model->rx_packet.fields.header == 0x55) {
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	7a1b      	ldrb	r3, [r3, #8]
 80014d6:	2b55      	cmp	r3, #85	@ 0x55
 80014d8:	d101      	bne.n	80014de <Model_Tracking_ValidateRx+0x14>
        return 1;  // 유효함
 80014da:	2301      	movs	r3, #1
 80014dc:	e005      	b.n	80014ea <Model_Tracking_ValidateRx+0x20>
    } else {
        model->rx_error_count++;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	1c5a      	adds	r2, r3, #1
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	615a      	str	r2, [r3, #20]
        return 0;  // 무효함
 80014e8:	2300      	movs	r3, #0
    }
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
	...

080014f8 <Presenter_Init>:
#include "Presenter.h"

// 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Presenter_Init() {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
    // Model 초기화
    Model_Tracking_Init(&g_tracking_model);
 80014fc:	480b      	ldr	r0, [pc, #44]	@ (800152c <Presenter_Init+0x34>)
 80014fe:	f7ff ff7d 	bl	80013fc <Model_Tracking_Init>

    // Tracking Presenter 초기화 (LCD 포함)
    Presenter_Tracking_Init();
 8001502:	f000 f821 	bl	8001548 <Presenter_Tracking_Init>

    osDelay(500);
 8001506:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800150a:	f002 fdde 	bl	80040ca <osDelay>

    printf("\r\n");
 800150e:	4808      	ldr	r0, [pc, #32]	@ (8001530 <Presenter_Init+0x38>)
 8001510:	f005 fa54 	bl	80069bc <puts>
    printf("================================================\r\n");
 8001514:	4807      	ldr	r0, [pc, #28]	@ (8001534 <Presenter_Init+0x3c>)
 8001516:	f005 fa51 	bl	80069bc <puts>
    printf("  Drone Tracking System - Interrupt Mode\r\n");
 800151a:	4807      	ldr	r0, [pc, #28]	@ (8001538 <Presenter_Init+0x40>)
 800151c:	f005 fa4e 	bl	80069bc <puts>
    printf("================================================\r\n");
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <Presenter_Init+0x3c>)
 8001522:	f005 fa4b 	bl	80069bc <puts>
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000484 	.word	0x20000484
 8001530:	08007dbc 	.word	0x08007dbc
 8001534:	08007dc0 	.word	0x08007dc0
 8001538:	08007df4 	.word	0x08007df4

0800153c <Presenter_Excute>:

void Presenter_Excute() {
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 출력)
    Presenter_Tracking_Excute();
 8001540:	f000 f81e 	bl	8001580 <Presenter_Tracking_Excute>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}

08001548 <Presenter_Tracking_Init>:
#include <stdio.h>

/**
 * @brief Presenter 초기화
 */
void Presenter_Tracking_Init(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
    // LCD 초기화
    LCD_Init(&hi2c1);
 800154c:	4808      	ldr	r0, [pc, #32]	@ (8001570 <Presenter_Tracking_Init+0x28>)
 800154e:	f000 f979 	bl	8001844 <LCD_Init>
    LCD_WriteStringXY(0, 0, "Tracking Ready  ");
 8001552:	4a08      	ldr	r2, [pc, #32]	@ (8001574 <Presenter_Tracking_Init+0x2c>)
 8001554:	2100      	movs	r1, #0
 8001556:	2000      	movs	r0, #0
 8001558:	f000 f9e9 	bl	800192e <LCD_WriteStringXY>
    LCD_WriteStringXY(1, 0, "Waiting Data... ");
 800155c:	4a06      	ldr	r2, [pc, #24]	@ (8001578 <Presenter_Tracking_Init+0x30>)
 800155e:	2100      	movs	r1, #0
 8001560:	2001      	movs	r0, #1
 8001562:	f000 f9e4 	bl	800192e <LCD_WriteStringXY>

    printf("[Presenter] Tracking Presenter Initialized\r\n");
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <Presenter_Tracking_Init+0x34>)
 8001568:	f005 fa28 	bl	80069bc <puts>
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2000032c 	.word	0x2000032c
 8001574:	08007e20 	.word	0x08007e20
 8001578:	08007e34 	.word	0x08007e34
 800157c:	08007e48 	.word	0x08007e48

08001580 <Presenter_Tracking_Excute>:

/**
 * @brief Presenter Tracking Execute (Reference Architecture)
 * @note Data 수신 → 서보 업데이트 → LCD 업데이트 → Pool 해제
 */
void Presenter_Tracking_Excute(void) {
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b088      	sub	sp, #32
 8001584:	af04      	add	r7, sp, #16
    extern osMessageQId trackingDataMsgBox;
    extern osPoolId poolTrackingData;

    // Data 수신 (non-blocking, timeout=0)
    osEvent evt = osMessageGet(trackingDataMsgBox, 0);
 8001586:	4b1e      	ldr	r3, [pc, #120]	@ (8001600 <Presenter_Tracking_Excute+0x80>)
 8001588:	6819      	ldr	r1, [r3, #0]
 800158a:	463b      	mov	r3, r7
 800158c:	2200      	movs	r2, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f002 ff18 	bl	80043c4 <osMessageGet>
    if (evt.status != osEventMessage) {
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d12c      	bne.n	80015f4 <Presenter_Tracking_Excute+0x74>
        return;  // Data 없으면 바로 리턴
    }

    // Pool에서 할당된 Data 포인터 받기
    Model_Tracking_t *pData = (Model_Tracking_t *)evt.value.p;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	60fb      	str	r3, [r7, #12]
    if (pData == NULL) {
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d029      	beq.n	80015f8 <Presenter_Tracking_Excute+0x78>
    }

    // ========================================
    // 1. 서보모터 각도 업데이트
    // ========================================
    Presenter_Tracking_UpdateServo(pData);
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f000 f831 	bl	800160c <Presenter_Tracking_UpdateServo>

    // ========================================
    // 2. LCD 화면 업데이트
    // ========================================
    Presenter_Tracking_UpdateLCD(pData);
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f000 f844 	bl	8001638 <Presenter_Tracking_UpdateLCD>

    // ========================================
    // 3. UART 디버깅 출력
    // ========================================
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
           pData->target_x,
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	881b      	ldrh	r3, [r3, #0]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80015b4:	4618      	mov	r0, r3
           pData->target_y,
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	885b      	ldrh	r3, [r3, #2]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80015ba:	461c      	mov	r4, r3
           pData->pan_angle,
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80015c2:	461d      	mov	r5, r3
           pData->tilt_angle,
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80015ca:	4619      	mov	r1, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	6952      	ldr	r2, [r2, #20]
 80015d4:	9202      	str	r2, [sp, #8]
 80015d6:	9301      	str	r3, [sp, #4]
 80015d8:	9100      	str	r1, [sp, #0]
 80015da:	462b      	mov	r3, r5
 80015dc:	4622      	mov	r2, r4
 80015de:	4601      	mov	r1, r0
 80015e0:	4808      	ldr	r0, [pc, #32]	@ (8001604 <Presenter_Tracking_Excute+0x84>)
 80015e2:	f005 f983 	bl	80068ec <iprintf>
           pData->rx_error_count);

    // ========================================
    // 4. Memory Pool 해제 (Reference Architecture)
    // ========================================
    osPoolFree(poolTrackingData, pData);
 80015e6:	4b08      	ldr	r3, [pc, #32]	@ (8001608 <Presenter_Tracking_Excute+0x88>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68f9      	ldr	r1, [r7, #12]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f002 fe3f 	bl	8004270 <osPoolFree>
 80015f2:	e002      	b.n	80015fa <Presenter_Tracking_Excute+0x7a>
        return;  // Data 없으면 바로 리턴
 80015f4:	bf00      	nop
 80015f6:	e000      	b.n	80015fa <Presenter_Tracking_Excute+0x7a>
        return;
 80015f8:	bf00      	nop
}
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001600:	200004b0 	.word	0x200004b0
 8001604:	08007e74 	.word	0x08007e74
 8001608:	200004b4 	.word	0x200004b4

0800160c <Presenter_Tracking_UpdateServo>:
 *
 * @note [TODO] 서보모터 드라이버 연동
 *  - 현재는 UART 출력만 수행
 *  - 추후 Subo_Motor.c의 함수 호출로 교체
 */
void Presenter_Tracking_UpdateServo(Model_Tracking_t* model) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    // Servo_SetAngle(SERVO_PAN, model->pan_angle);
    // Servo_SetAngle(SERVO_TILT, model->tilt_angle);

    // 현재는 디버깅 출력만
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
           model->pan_angle, model->tilt_angle);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 800161a:	4619      	mov	r1, r3
           model->pan_angle, model->tilt_angle);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 8001622:	461a      	mov	r2, r3
 8001624:	4803      	ldr	r0, [pc, #12]	@ (8001634 <Presenter_Tracking_UpdateServo+0x28>)
 8001626:	f005 f961 	bl	80068ec <iprintf>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	08007eb0 	.word	0x08007eb0

08001638 <Presenter_Tracking_UpdateLCD>:

/**
 * @brief LCD에 현재 상태 출력
 * @param model: Tracking Model 포인터
 */
void Presenter_Tracking_UpdateLCD(Model_Tracking_t* model) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    char buff[17];

    // 1줄: 좌표 정보
    sprintf(buff, "X:%04u Y:%04u   ", model->target_x, model->target_y);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	885b      	ldrh	r3, [r3, #2]
 800164a:	f107 000c 	add.w	r0, r7, #12
 800164e:	4910      	ldr	r1, [pc, #64]	@ (8001690 <Presenter_Tracking_UpdateLCD+0x58>)
 8001650:	f005 f9bc 	bl	80069cc <siprintf>
    LCD_WriteStringXY(0, 0, buff);
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	461a      	mov	r2, r3
 800165a:	2100      	movs	r1, #0
 800165c:	2000      	movs	r0, #0
 800165e:	f000 f966 	bl	800192e <LCD_WriteStringXY>

    // 2줄: 각도 정보
    sprintf(buff, "P:%+04d T:%+04d  ", model->pan_angle, model->tilt_angle);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001668:	461a      	mov	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001670:	f107 000c 	add.w	r0, r7, #12
 8001674:	4907      	ldr	r1, [pc, #28]	@ (8001694 <Presenter_Tracking_UpdateLCD+0x5c>)
 8001676:	f005 f9a9 	bl	80069cc <siprintf>
    LCD_WriteStringXY(1, 0, buff);
 800167a:	f107 030c 	add.w	r3, r7, #12
 800167e:	461a      	mov	r2, r3
 8001680:	2100      	movs	r1, #0
 8001682:	2001      	movs	r0, #1
 8001684:	f000 f953 	bl	800192e <LCD_WriteStringXY>
}
 8001688:	bf00      	nop
 800168a:	3720      	adds	r7, #32
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	08007ed8 	.word	0x08007ed8
 8001694:	08007eec 	.word	0x08007eec

08001698 <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <LCD_CmdMode+0x1c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <LCD_CmdMode+0x1c>)
 80016a8:	701a      	strb	r2, [r3, #0]
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	200004b8 	.word	0x200004b8

080016b8 <LCD_DataMode>:

void LCD_DataMode()
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <LCD_DataMode+0x1c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <LCD_DataMode+0x1c>)
 80016c8:	701a      	strb	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	200004b8 	.word	0x200004b8

080016d8 <LCD_WriteMode>:

void LCD_WriteMode()
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <LCD_WriteMode+0x1c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	f023 0302 	bic.w	r3, r3, #2
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4b03      	ldr	r3, [pc, #12]	@ (80016f4 <LCD_WriteMode+0x1c>)
 80016e8:	701a      	strb	r2, [r3, #0]
}
 80016ea:	bf00      	nop
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	200004b8 	.word	0x200004b8

080016f8 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 8001702:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <LCD_SendData+0x28>)
 8001704:	6818      	ldr	r0, [r3, #0]
 8001706:	1dfa      	adds	r2, r7, #7
 8001708:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	214e      	movs	r1, #78	@ 0x4e
 8001712:	f000 fd37 	bl	8002184 <HAL_I2C_Master_Transmit>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200004bc 	.word	0x200004bc

08001724 <LCD_E_High>:

void LCD_E_High()
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8001728:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <LCD_E_High+0x20>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	b2da      	uxtb	r2, r3
 8001732:	4b04      	ldr	r3, [pc, #16]	@ (8001744 <LCD_E_High+0x20>)
 8001734:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8001736:	4b03      	ldr	r3, [pc, #12]	@ (8001744 <LCD_E_High+0x20>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ffdc 	bl	80016f8 <LCD_SendData>
	//HAL_Delay(1);
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200004b8 	.word	0x200004b8

08001748 <LCD_E_Low>:

void LCD_E_Low()
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <LCD_E_Low+0x20>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	f023 0304 	bic.w	r3, r3, #4
 8001754:	b2da      	uxtb	r2, r3
 8001756:	4b04      	ldr	r3, [pc, #16]	@ (8001768 <LCD_E_Low+0x20>)
 8001758:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800175a:	4b03      	ldr	r3, [pc, #12]	@ (8001768 <LCD_E_Low+0x20>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff ffca 	bl	80016f8 <LCD_SendData>
	//HAL_Delay(1);
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200004b8 	.word	0x200004b8

0800176c <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 8001776:	f7ff ffd5 	bl	8001724 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 800177a:	4b0d      	ldr	r3, [pc, #52]	@ (80017b0 <LCD_WriteNibble+0x44>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25b      	sxtb	r3, r3
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	b25a      	sxtb	r2, r3
 8001786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178a:	f023 030f 	bic.w	r3, r3, #15
 800178e:	b25b      	sxtb	r3, r3
 8001790:	4313      	orrs	r3, r2
 8001792:	b25b      	sxtb	r3, r3
 8001794:	b2da      	uxtb	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <LCD_WriteNibble+0x44>)
 8001798:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800179a:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <LCD_WriteNibble+0x44>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ffaa 	bl	80016f8 <LCD_SendData>
	LCD_E_Low();
 80017a4:	f7ff ffd0 	bl	8001748 <LCD_E_Low>
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200004b8 	.word	0x200004b8

080017b4 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ffd3 	bl	800176c <LCD_WriteNibble>
	data <<= 4;
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ffcc 	bl	800176c <LCD_WriteNibble>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 80017e6:	f7ff ff57 	bl	8001698 <LCD_CmdMode>
	LCD_WriteMode();
 80017ea:	f7ff ff75 	bl	80016d8 <LCD_WriteMode>
	LCD_WriteByte(data);
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ffdf 	bl	80017b4 <LCD_WriteByte>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 8001808:	f7ff ff56 	bl	80016b8 <LCD_DataMode>
	LCD_WriteMode();
 800180c:	f7ff ff64 	bl	80016d8 <LCD_WriteMode>
	LCD_WriteByte(data);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ffce 	bl	80017b4 <LCD_WriteByte>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <LCD_BackLightOn+0x20>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	f043 0308 	orr.w	r3, r3, #8
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <LCD_BackLightOn+0x20>)
 8001830:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 8001832:	4b03      	ldr	r3, [pc, #12]	@ (8001840 <LCD_BackLightOn+0x20>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ffbc 	bl	80017b4 <LCD_WriteByte>
}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	200004b8 	.word	0x200004b8

08001844 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 800184c:	4a18      	ldr	r2, [pc, #96]	@ (80018b0 <LCD_Init+0x6c>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 8001852:	2028      	movs	r0, #40	@ 0x28
 8001854:	f000 f8ae 	bl	80019b4 <HAL_Delay>
	LCD_CmdMode();
 8001858:	f7ff ff1e 	bl	8001698 <LCD_CmdMode>
	LCD_WriteMode();
 800185c:	f7ff ff3c 	bl	80016d8 <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 8001860:	2030      	movs	r0, #48	@ 0x30
 8001862:	f7ff ff83 	bl	800176c <LCD_WriteNibble>
	HAL_Delay(5);
 8001866:	2005      	movs	r0, #5
 8001868:	f000 f8a4 	bl	80019b4 <HAL_Delay>
	LCD_WriteNibble(0x30);
 800186c:	2030      	movs	r0, #48	@ 0x30
 800186e:	f7ff ff7d 	bl	800176c <LCD_WriteNibble>
	HAL_Delay(1);
 8001872:	2001      	movs	r0, #1
 8001874:	f000 f89e 	bl	80019b4 <HAL_Delay>
	LCD_WriteNibble(0x30);
 8001878:	2030      	movs	r0, #48	@ 0x30
 800187a:	f7ff ff77 	bl	800176c <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 800187e:	2020      	movs	r0, #32
 8001880:	f7ff ff74 	bl	800176c <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 8001884:	2028      	movs	r0, #40	@ 0x28
 8001886:	f7ff ff95 	bl	80017b4 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 800188a:	2008      	movs	r0, #8
 800188c:	f7ff ff92 	bl	80017b4 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff ff8f 	bl	80017b4 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 8001896:	2006      	movs	r0, #6
 8001898:	f7ff ff8c 	bl	80017b4 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 800189c:	200c      	movs	r0, #12
 800189e:	f7ff ff89 	bl	80017b4 <LCD_WriteByte>
	LCD_BackLightOn();
 80018a2:	f7ff ffbd 	bl	8001820 <LCD_BackLightOn>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200004bc 	.word	0x200004bc

080018b4 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	460a      	mov	r2, r1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	4613      	mov	r3, r2
 80018c2:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 80018c4:	79bb      	ldrb	r3, [r7, #6]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	019b      	lsls	r3, r3, #6
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	79bb      	ldrb	r3, [r7, #6]
 80018dc:	4413      	add	r3, r2
 80018de:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	3b80      	subs	r3, #128	@ 0x80
 80018e4:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 80018e6:	7bbb      	ldrb	r3, [r7, #14]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff77 	bl	80017dc <LCD_WriteCmdData>
}
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b084      	sub	sp, #16
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	e009      	b.n	8001918 <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff76 	bl	80017fe <LCD_WriteCharData>
	for (int i=0; str[i]; i++) {
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3301      	adds	r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1ef      	bne.n	8001904 <LCD_WriteString+0xe>
	}
}
 8001924:	bf00      	nop
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	603a      	str	r2, [r7, #0]
 8001938:	71fb      	strb	r3, [r7, #7]
 800193a:	460b      	mov	r3, r1
 800193c:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800193e:	79ba      	ldrb	r2, [r7, #6]
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	4611      	mov	r1, r2
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ffb5 	bl	80018b4 <LCD_gotoXY>
	LCD_WriteString(str);
 800194a:	6838      	ldr	r0, [r7, #0]
 800194c:	f7ff ffd3 	bl	80018f6 <LCD_WriteString>
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_Init+0x40>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <HAL_Init+0x40>)
 8001962:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001966:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001968:	4b0b      	ldr	r3, [pc, #44]	@ (8001998 <HAL_Init+0x40>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <HAL_Init+0x40>)
 800196e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001972:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_Init+0x40>)
 800197a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800197e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 f8e8 	bl	8001b56 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001986:	200f      	movs	r0, #15
 8001988:	f7ff f906 	bl	8000b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800198c:	f7ff f8d8 	bl	8000b40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023c00 	.word	0x40023c00

0800199c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTick;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <HAL_GetTick+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	200004c0 	.word	0x200004c0

080019b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019bc:	f7ff ffee 	bl	800199c <HAL_GetTick>
 80019c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019cc:	d005      	beq.n	80019da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ce:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <HAL_Delay+0x44>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	461a      	mov	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4413      	add	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019da:	bf00      	nop
 80019dc:	f7ff ffde 	bl	800199c <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d8f7      	bhi.n	80019dc <HAL_Delay+0x28>
  {
  }
}
 80019ec:	bf00      	nop
 80019ee:	bf00      	nop
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000000c 	.word	0x2000000c

080019fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <__NVIC_SetPriorityGrouping+0x44>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a18:	4013      	ands	r3, r2
 8001a1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a2e:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <__NVIC_SetPriorityGrouping+0x44>)
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	60d3      	str	r3, [r2, #12]
}
 8001a34:	bf00      	nop
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a48:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <__NVIC_GetPriorityGrouping+0x18>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	0a1b      	lsrs	r3, r3, #8
 8001a4e:	f003 0307 	and.w	r3, r3, #7
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	db0b      	blt.n	8001a8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f003 021f 	and.w	r2, r3, #31
 8001a78:	4907      	ldr	r1, [pc, #28]	@ (8001a98 <__NVIC_EnableIRQ+0x38>)
 8001a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7e:	095b      	lsrs	r3, r3, #5
 8001a80:	2001      	movs	r0, #1
 8001a82:	fa00 f202 	lsl.w	r2, r0, r2
 8001a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000e100 	.word	0xe000e100

08001a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	6039      	str	r1, [r7, #0]
 8001aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db0a      	blt.n	8001ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	490c      	ldr	r1, [pc, #48]	@ (8001ae8 <__NVIC_SetPriority+0x4c>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	0112      	lsls	r2, r2, #4
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	440b      	add	r3, r1
 8001ac0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac4:	e00a      	b.n	8001adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4908      	ldr	r1, [pc, #32]	@ (8001aec <__NVIC_SetPriority+0x50>)
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	0112      	lsls	r2, r2, #4
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	440b      	add	r3, r1
 8001ada:	761a      	strb	r2, [r3, #24]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000e100 	.word	0xe000e100
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	@ 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f1c3 0307 	rsb	r3, r3, #7
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	bf28      	it	cs
 8001b0e:	2304      	movcs	r3, #4
 8001b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3304      	adds	r3, #4
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	d902      	bls.n	8001b20 <NVIC_EncodePriority+0x30>
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3b03      	subs	r3, #3
 8001b1e:	e000      	b.n	8001b22 <NVIC_EncodePriority+0x32>
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	f04f 32ff 	mov.w	r2, #4294967295
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	401a      	ands	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b42:	43d9      	mvns	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b48:	4313      	orrs	r3, r2
         );
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	@ 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ff4c 	bl	80019fc <__NVIC_SetPriorityGrouping>
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
 8001b78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b7e:	f7ff ff61 	bl	8001a44 <__NVIC_GetPriorityGrouping>
 8001b82:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	6978      	ldr	r0, [r7, #20]
 8001b8a:	f7ff ffb1 	bl	8001af0 <NVIC_EncodePriority>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b94:	4611      	mov	r1, r2
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff80 	bl	8001a9c <__NVIC_SetPriority>
}
 8001b9c:	bf00      	nop
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff ff54 	bl	8001a60 <__NVIC_EnableIRQ>
}
 8001bb8:	bf00      	nop
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	@ 0x24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
 8001bda:	e159      	b.n	8001e90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bdc:	2201      	movs	r2, #1
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	697a      	ldr	r2, [r7, #20]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	f040 8148 	bne.w	8001e8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d005      	beq.n	8001c12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d130      	bne.n	8001c74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43db      	mvns	r3, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4013      	ands	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c48:	2201      	movs	r2, #1
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 0201 	and.w	r2, r3, #1
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	2b03      	cmp	r3, #3
 8001c7e:	d017      	beq.n	8001cb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d123      	bne.n	8001d04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	08da      	lsrs	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3208      	adds	r2, #8
 8001cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	220f      	movs	r2, #15
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	08da      	lsrs	r2, r3, #3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3208      	adds	r2, #8
 8001cfe:	69b9      	ldr	r1, [r7, #24]
 8001d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	2203      	movs	r2, #3
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0203 	and.w	r2, r3, #3
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80a2 	beq.w	8001e8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b57      	ldr	r3, [pc, #348]	@ (8001ea8 <HAL_GPIO_Init+0x2e8>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a56      	ldr	r2, [pc, #344]	@ (8001ea8 <HAL_GPIO_Init+0x2e8>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b54      	ldr	r3, [pc, #336]	@ (8001ea8 <HAL_GPIO_Init+0x2e8>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d62:	4a52      	ldr	r2, [pc, #328]	@ (8001eac <HAL_GPIO_Init+0x2ec>)
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	089b      	lsrs	r3, r3, #2
 8001d68:	3302      	adds	r3, #2
 8001d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	220f      	movs	r2, #15
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a49      	ldr	r2, [pc, #292]	@ (8001eb0 <HAL_GPIO_Init+0x2f0>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d019      	beq.n	8001dc2 <HAL_GPIO_Init+0x202>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a48      	ldr	r2, [pc, #288]	@ (8001eb4 <HAL_GPIO_Init+0x2f4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d013      	beq.n	8001dbe <HAL_GPIO_Init+0x1fe>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a47      	ldr	r2, [pc, #284]	@ (8001eb8 <HAL_GPIO_Init+0x2f8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00d      	beq.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a46      	ldr	r2, [pc, #280]	@ (8001ebc <HAL_GPIO_Init+0x2fc>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <HAL_GPIO_Init+0x1f6>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a45      	ldr	r2, [pc, #276]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_GPIO_Init+0x1f2>
 8001dae:	2304      	movs	r3, #4
 8001db0:	e008      	b.n	8001dc4 <HAL_GPIO_Init+0x204>
 8001db2:	2307      	movs	r3, #7
 8001db4:	e006      	b.n	8001dc4 <HAL_GPIO_Init+0x204>
 8001db6:	2303      	movs	r3, #3
 8001db8:	e004      	b.n	8001dc4 <HAL_GPIO_Init+0x204>
 8001dba:	2302      	movs	r3, #2
 8001dbc:	e002      	b.n	8001dc4 <HAL_GPIO_Init+0x204>
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e000      	b.n	8001dc4 <HAL_GPIO_Init+0x204>
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	69fa      	ldr	r2, [r7, #28]
 8001dc6:	f002 0203 	and.w	r2, r2, #3
 8001dca:	0092      	lsls	r2, r2, #2
 8001dcc:	4093      	lsls	r3, r2
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dd4:	4935      	ldr	r1, [pc, #212]	@ (8001eac <HAL_GPIO_Init+0x2ec>)
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	089b      	lsrs	r3, r3, #2
 8001dda:	3302      	adds	r3, #2
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001de2:	4b38      	ldr	r3, [pc, #224]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	43db      	mvns	r3, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4013      	ands	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e06:	4a2f      	ldr	r2, [pc, #188]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	43db      	mvns	r3, r3
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d003      	beq.n	8001e30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e30:	4a24      	ldr	r2, [pc, #144]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e36:	4b23      	ldr	r3, [pc, #140]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4013      	ands	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e60:	4b18      	ldr	r3, [pc, #96]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e84:	4a0f      	ldr	r2, [pc, #60]	@ (8001ec4 <HAL_GPIO_Init+0x304>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	61fb      	str	r3, [r7, #28]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	2b0f      	cmp	r3, #15
 8001e94:	f67f aea2 	bls.w	8001bdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	3724      	adds	r7, #36	@ 0x24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40013800 	.word	0x40013800
 8001eb0:	40020000 	.word	0x40020000
 8001eb4:	40020400 	.word	0x40020400
 8001eb8:	40020800 	.word	0x40020800
 8001ebc:	40020c00 	.word	0x40020c00
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40013c00 	.word	0x40013c00

08001ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	807b      	strh	r3, [r7, #2]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed8:	787b      	ldrb	r3, [r7, #1]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ede:	887a      	ldrh	r2, [r7, #2]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ee4:	e003      	b.n	8001eee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ee6:	887b      	ldrh	r3, [r7, #2]
 8001ee8:	041a      	lsls	r2, r3, #16
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	619a      	str	r2, [r3, #24]
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e12b      	b.n	8002166 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d106      	bne.n	8001f28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7fe fc3a 	bl	800079c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2224      	movs	r2, #36	@ 0x24
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 0201 	bic.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f60:	f001 f8da 	bl	8003118 <HAL_RCC_GetPCLK1Freq>
 8001f64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	4a81      	ldr	r2, [pc, #516]	@ (8002170 <HAL_I2C_Init+0x274>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d807      	bhi.n	8001f80 <HAL_I2C_Init+0x84>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4a80      	ldr	r2, [pc, #512]	@ (8002174 <HAL_I2C_Init+0x278>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	bf94      	ite	ls
 8001f78:	2301      	movls	r3, #1
 8001f7a:	2300      	movhi	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	e006      	b.n	8001f8e <HAL_I2C_Init+0x92>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4a7d      	ldr	r2, [pc, #500]	@ (8002178 <HAL_I2C_Init+0x27c>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	bf94      	ite	ls
 8001f88:	2301      	movls	r3, #1
 8001f8a:	2300      	movhi	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e0e7      	b.n	8002166 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4a78      	ldr	r2, [pc, #480]	@ (800217c <HAL_I2C_Init+0x280>)
 8001f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9e:	0c9b      	lsrs	r3, r3, #18
 8001fa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6a1b      	ldr	r3, [r3, #32]
 8001fbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4a6a      	ldr	r2, [pc, #424]	@ (8002170 <HAL_I2C_Init+0x274>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d802      	bhi.n	8001fd0 <HAL_I2C_Init+0xd4>
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	e009      	b.n	8001fe4 <HAL_I2C_Init+0xe8>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	4a69      	ldr	r2, [pc, #420]	@ (8002180 <HAL_I2C_Init+0x284>)
 8001fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe0:	099b      	lsrs	r3, r3, #6
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001ff6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	495c      	ldr	r1, [pc, #368]	@ (8002170 <HAL_I2C_Init+0x274>)
 8002000:	428b      	cmp	r3, r1
 8002002:	d819      	bhi.n	8002038 <HAL_I2C_Init+0x13c>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1e59      	subs	r1, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002012:	1c59      	adds	r1, r3, #1
 8002014:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002018:	400b      	ands	r3, r1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00a      	beq.n	8002034 <HAL_I2C_Init+0x138>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1e59      	subs	r1, r3, #1
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	fbb1 f3f3 	udiv	r3, r1, r3
 800202c:	3301      	adds	r3, #1
 800202e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002032:	e051      	b.n	80020d8 <HAL_I2C_Init+0x1dc>
 8002034:	2304      	movs	r3, #4
 8002036:	e04f      	b.n	80020d8 <HAL_I2C_Init+0x1dc>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d111      	bne.n	8002064 <HAL_I2C_Init+0x168>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	1e58      	subs	r0, r3, #1
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6859      	ldr	r1, [r3, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	440b      	add	r3, r1
 800204e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002052:	3301      	adds	r3, #1
 8002054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002058:	2b00      	cmp	r3, #0
 800205a:	bf0c      	ite	eq
 800205c:	2301      	moveq	r3, #1
 800205e:	2300      	movne	r3, #0
 8002060:	b2db      	uxtb	r3, r3
 8002062:	e012      	b.n	800208a <HAL_I2C_Init+0x18e>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	1e58      	subs	r0, r3, #1
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6859      	ldr	r1, [r3, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	0099      	lsls	r1, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	fbb0 f3f3 	udiv	r3, r0, r3
 800207a:	3301      	adds	r3, #1
 800207c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002080:	2b00      	cmp	r3, #0
 8002082:	bf0c      	ite	eq
 8002084:	2301      	moveq	r3, #1
 8002086:	2300      	movne	r3, #0
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_I2C_Init+0x196>
 800208e:	2301      	movs	r3, #1
 8002090:	e022      	b.n	80020d8 <HAL_I2C_Init+0x1dc>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10e      	bne.n	80020b8 <HAL_I2C_Init+0x1bc>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1e58      	subs	r0, r3, #1
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6859      	ldr	r1, [r3, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	440b      	add	r3, r1
 80020a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ac:	3301      	adds	r3, #1
 80020ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020b6:	e00f      	b.n	80020d8 <HAL_I2C_Init+0x1dc>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	1e58      	subs	r0, r3, #1
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6859      	ldr	r1, [r3, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	0099      	lsls	r1, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ce:	3301      	adds	r3, #1
 80020d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	6809      	ldr	r1, [r1, #0]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69da      	ldr	r2, [r3, #28]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002106:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6911      	ldr	r1, [r2, #16]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68d2      	ldr	r2, [r2, #12]
 8002112:	4311      	orrs	r1, r2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	430b      	orrs	r3, r1
 800211a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695a      	ldr	r2, [r3, #20]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2220      	movs	r2, #32
 8002152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	000186a0 	.word	0x000186a0
 8002174:	001e847f 	.word	0x001e847f
 8002178:	003d08ff 	.word	0x003d08ff
 800217c:	431bde83 	.word	0x431bde83
 8002180:	10624dd3 	.word	0x10624dd3

08002184 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af02      	add	r7, sp, #8
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	461a      	mov	r2, r3
 8002190:	460b      	mov	r3, r1
 8002192:	817b      	strh	r3, [r7, #10]
 8002194:	4613      	mov	r3, r2
 8002196:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002198:	f7ff fc00 	bl	800199c <HAL_GetTick>
 800219c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	f040 80e0 	bne.w	800236c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	2319      	movs	r3, #25
 80021b2:	2201      	movs	r2, #1
 80021b4:	4970      	ldr	r1, [pc, #448]	@ (8002378 <HAL_I2C_Master_Transmit+0x1f4>)
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 f964 	bl	8002484 <I2C_WaitOnFlagUntilTimeout>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021c2:	2302      	movs	r3, #2
 80021c4:	e0d3      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_I2C_Master_Transmit+0x50>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e0cc      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d007      	beq.n	80021fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 0201 	orr.w	r2, r2, #1
 80021f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002208:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2221      	movs	r2, #33	@ 0x21
 800220e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2210      	movs	r2, #16
 8002216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2200      	movs	r2, #0
 800221e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	893a      	ldrh	r2, [r7, #8]
 800222a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002230:	b29a      	uxth	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4a50      	ldr	r2, [pc, #320]	@ (800237c <HAL_I2C_Master_Transmit+0x1f8>)
 800223a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800223c:	8979      	ldrh	r1, [r7, #10]
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	6a3a      	ldr	r2, [r7, #32]
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f000 f89c 	bl	8002380 <I2C_MasterRequestWrite>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e08d      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002268:	e066      	b.n	8002338 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	6a39      	ldr	r1, [r7, #32]
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 fa22 	bl	80026b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00d      	beq.n	8002296 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	2b04      	cmp	r3, #4
 8002280:	d107      	bne.n	8002292 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002290:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e06b      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229a:	781a      	ldrb	r2, [r3, #0]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	3b01      	subs	r3, #1
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b04      	cmp	r3, #4
 80022d2:	d11b      	bne.n	800230c <HAL_I2C_Master_Transmit+0x188>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d017      	beq.n	800230c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e0:	781a      	ldrb	r2, [r3, #0]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	1c5a      	adds	r2, r3, #1
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	6a39      	ldr	r1, [r7, #32]
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fa19 	bl	8002748 <I2C_WaitOnBTFFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00d      	beq.n	8002338 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	2b04      	cmp	r3, #4
 8002322:	d107      	bne.n	8002334 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002332:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e01a      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800233c:	2b00      	cmp	r3, #0
 800233e:	d194      	bne.n	800226a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800234e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2220      	movs	r2, #32
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002368:	2300      	movs	r3, #0
 800236a:	e000      	b.n	800236e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800236c:	2302      	movs	r3, #2
  }
}
 800236e:	4618      	mov	r0, r3
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	00100002 	.word	0x00100002
 800237c:	ffff0000 	.word	0xffff0000

08002380 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b088      	sub	sp, #32
 8002384:	af02      	add	r7, sp, #8
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	460b      	mov	r3, r1
 800238e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002394:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d006      	beq.n	80023aa <I2C_MasterRequestWrite+0x2a>
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d003      	beq.n	80023aa <I2C_MasterRequestWrite+0x2a>
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023a8:	d108      	bne.n	80023bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	e00b      	b.n	80023d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c0:	2b12      	cmp	r3, #18
 80023c2:	d107      	bne.n	80023d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 f84f 	bl	8002484 <I2C_WaitOnFlagUntilTimeout>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00d      	beq.n	8002408 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023fa:	d103      	bne.n	8002404 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002402:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e035      	b.n	8002474 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002410:	d108      	bne.n	8002424 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002412:	897b      	ldrh	r3, [r7, #10]
 8002414:	b2db      	uxtb	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002420:	611a      	str	r2, [r3, #16]
 8002422:	e01b      	b.n	800245c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002424:	897b      	ldrh	r3, [r7, #10]
 8002426:	11db      	asrs	r3, r3, #7
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f003 0306 	and.w	r3, r3, #6
 800242e:	b2db      	uxtb	r3, r3
 8002430:	f063 030f 	orn	r3, r3, #15
 8002434:	b2da      	uxtb	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	490e      	ldr	r1, [pc, #56]	@ (800247c <I2C_MasterRequestWrite+0xfc>)
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 f898 	bl	8002578 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e010      	b.n	8002474 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002452:	897b      	ldrh	r3, [r7, #10]
 8002454:	b2da      	uxtb	r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	4907      	ldr	r1, [pc, #28]	@ (8002480 <I2C_MasterRequestWrite+0x100>)
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 f888 	bl	8002578 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	00010008 	.word	0x00010008
 8002480:	00010002 	.word	0x00010002

08002484 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	603b      	str	r3, [r7, #0]
 8002490:	4613      	mov	r3, r2
 8002492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002494:	e048      	b.n	8002528 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249c:	d044      	beq.n	8002528 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249e:	f7ff fa7d 	bl	800199c <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d302      	bcc.n	80024b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d139      	bne.n	8002528 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	0c1b      	lsrs	r3, r3, #16
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d10d      	bne.n	80024da <I2C_WaitOnFlagUntilTimeout+0x56>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695b      	ldr	r3, [r3, #20]
 80024c4:	43da      	mvns	r2, r3
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	4013      	ands	r3, r2
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	bf0c      	ite	eq
 80024d0:	2301      	moveq	r3, #1
 80024d2:	2300      	movne	r3, #0
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	461a      	mov	r2, r3
 80024d8:	e00c      	b.n	80024f4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	43da      	mvns	r2, r3
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	4013      	ands	r3, r2
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	bf0c      	ite	eq
 80024ec:	2301      	moveq	r3, #1
 80024ee:	2300      	movne	r3, #0
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	461a      	mov	r2, r3
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d116      	bne.n	8002528 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002514:	f043 0220 	orr.w	r2, r3, #32
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e023      	b.n	8002570 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	0c1b      	lsrs	r3, r3, #16
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d10d      	bne.n	800254e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	43da      	mvns	r2, r3
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	4013      	ands	r3, r2
 800253e:	b29b      	uxth	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	e00c      	b.n	8002568 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	43da      	mvns	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	4013      	ands	r3, r2
 800255a:	b29b      	uxth	r3, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	461a      	mov	r2, r3
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	429a      	cmp	r2, r3
 800256c:	d093      	beq.n	8002496 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
 8002584:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002586:	e071      	b.n	800266c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002596:	d123      	bne.n	80025e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	f043 0204 	orr.w	r2, r3, #4
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e067      	b.n	80026b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e6:	d041      	beq.n	800266c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e8:	f7ff f9d8 	bl	800199c <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d302      	bcc.n	80025fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d136      	bne.n	800266c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	0c1b      	lsrs	r3, r3, #16
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b01      	cmp	r3, #1
 8002606:	d10c      	bne.n	8002622 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	4013      	ands	r3, r2
 8002614:	b29b      	uxth	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	bf14      	ite	ne
 800261a:	2301      	movne	r3, #1
 800261c:	2300      	moveq	r3, #0
 800261e:	b2db      	uxtb	r3, r3
 8002620:	e00b      	b.n	800263a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	43da      	mvns	r2, r3
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	4013      	ands	r3, r2
 800262e:	b29b      	uxth	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	bf14      	ite	ne
 8002634:	2301      	movne	r3, #1
 8002636:	2300      	moveq	r3, #0
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d016      	beq.n	800266c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f043 0220 	orr.w	r2, r3, #32
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e021      	b.n	80026b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	0c1b      	lsrs	r3, r3, #16
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b01      	cmp	r3, #1
 8002674:	d10c      	bne.n	8002690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	43da      	mvns	r2, r3
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	4013      	ands	r3, r2
 8002682:	b29b      	uxth	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf14      	ite	ne
 8002688:	2301      	movne	r3, #1
 800268a:	2300      	moveq	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	e00b      	b.n	80026a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	43da      	mvns	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4013      	ands	r3, r2
 800269c:	b29b      	uxth	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	bf14      	ite	ne
 80026a2:	2301      	movne	r3, #1
 80026a4:	2300      	moveq	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f47f af6d 	bne.w	8002588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026c4:	e034      	b.n	8002730 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f886 	bl	80027d8 <I2C_IsAcknowledgeFailed>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e034      	b.n	8002740 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d028      	beq.n	8002730 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026de:	f7ff f95d 	bl	800199c <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d302      	bcc.n	80026f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d11d      	bne.n	8002730 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026fe:	2b80      	cmp	r3, #128	@ 0x80
 8002700:	d016      	beq.n	8002730 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2220      	movs	r2, #32
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271c:	f043 0220 	orr.w	r2, r3, #32
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e007      	b.n	8002740 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273a:	2b80      	cmp	r3, #128	@ 0x80
 800273c:	d1c3      	bne.n	80026c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002754:	e034      	b.n	80027c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 f83e 	bl	80027d8 <I2C_IsAcknowledgeFailed>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e034      	b.n	80027d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276c:	d028      	beq.n	80027c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276e:	f7ff f915 	bl	800199c <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	d302      	bcc.n	8002784 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d11d      	bne.n	80027c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	2b04      	cmp	r3, #4
 8002790:	d016      	beq.n	80027c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	f043 0220 	orr.w	r2, r3, #32
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e007      	b.n	80027d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d1c3      	bne.n	8002756 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027ee:	d11b      	bne.n	8002828 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002814:	f043 0204 	orr.w	r2, r3, #4
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e000      	b.n	800282a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
	...

08002838 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e267      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d075      	beq.n	8002942 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002856:	4b88      	ldr	r3, [pc, #544]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	2b04      	cmp	r3, #4
 8002860:	d00c      	beq.n	800287c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002862:	4b85      	ldr	r3, [pc, #532]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800286a:	2b08      	cmp	r3, #8
 800286c:	d112      	bne.n	8002894 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800286e:	4b82      	ldr	r3, [pc, #520]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002876:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800287a:	d10b      	bne.n	8002894 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800287c:	4b7e      	ldr	r3, [pc, #504]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d05b      	beq.n	8002940 <HAL_RCC_OscConfig+0x108>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d157      	bne.n	8002940 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e242      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800289c:	d106      	bne.n	80028ac <HAL_RCC_OscConfig+0x74>
 800289e:	4b76      	ldr	r3, [pc, #472]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a75      	ldr	r2, [pc, #468]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e01d      	b.n	80028e8 <HAL_RCC_OscConfig+0xb0>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028b4:	d10c      	bne.n	80028d0 <HAL_RCC_OscConfig+0x98>
 80028b6:	4b70      	ldr	r3, [pc, #448]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a6f      	ldr	r2, [pc, #444]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	e00b      	b.n	80028e8 <HAL_RCC_OscConfig+0xb0>
 80028d0:	4b69      	ldr	r3, [pc, #420]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a68      	ldr	r2, [pc, #416]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b66      	ldr	r3, [pc, #408]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a65      	ldr	r2, [pc, #404]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80028e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d013      	beq.n	8002918 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f0:	f7ff f854 	bl	800199c <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7ff f850 	bl	800199c <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	@ 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e207      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290a:	4b5b      	ldr	r3, [pc, #364]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0xc0>
 8002916:	e014      	b.n	8002942 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002918:	f7ff f840 	bl	800199c <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7ff f83c 	bl	800199c <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	@ 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e1f3      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002932:	4b51      	ldr	r3, [pc, #324]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0xe8>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d063      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800294e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 030c 	and.w	r3, r3, #12
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00b      	beq.n	8002972 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800295a:	4b47      	ldr	r3, [pc, #284]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002962:	2b08      	cmp	r3, #8
 8002964:	d11c      	bne.n	80029a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002966:	4b44      	ldr	r3, [pc, #272]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d116      	bne.n	80029a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002972:	4b41      	ldr	r3, [pc, #260]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d005      	beq.n	800298a <HAL_RCC_OscConfig+0x152>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d001      	beq.n	800298a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e1c7      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	4937      	ldr	r1, [pc, #220]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800299e:	e03a      	b.n	8002a16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d020      	beq.n	80029ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a8:	4b34      	ldr	r3, [pc, #208]	@ (8002a7c <HAL_RCC_OscConfig+0x244>)
 80029aa:	2201      	movs	r2, #1
 80029ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fe fff5 	bl	800199c <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b6:	f7fe fff1 	bl	800199c <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e1a8      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0f0      	beq.n	80029b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d4:	4b28      	ldr	r3, [pc, #160]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4925      	ldr	r1, [pc, #148]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	600b      	str	r3, [r1, #0]
 80029e8:	e015      	b.n	8002a16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ea:	4b24      	ldr	r3, [pc, #144]	@ (8002a7c <HAL_RCC_OscConfig+0x244>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f0:	f7fe ffd4 	bl	800199c <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029f8:	f7fe ffd0 	bl	800199c <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e187      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d036      	beq.n	8002a90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d016      	beq.n	8002a58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a2a:	4b15      	ldr	r3, [pc, #84]	@ (8002a80 <HAL_RCC_OscConfig+0x248>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7fe ffb4 	bl	800199c <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a38:	f7fe ffb0 	bl	800199c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e167      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0x200>
 8002a56:	e01b      	b.n	8002a90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a58:	4b09      	ldr	r3, [pc, #36]	@ (8002a80 <HAL_RCC_OscConfig+0x248>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a5e:	f7fe ff9d 	bl	800199c <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a64:	e00e      	b.n	8002a84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a66:	f7fe ff99 	bl	800199c <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d907      	bls.n	8002a84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e150      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	42470000 	.word	0x42470000
 8002a80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a84:	4b88      	ldr	r3, [pc, #544]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1ea      	bne.n	8002a66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 8097 	beq.w	8002bcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa2:	4b81      	ldr	r3, [pc, #516]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10f      	bne.n	8002ace <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	4b7d      	ldr	r3, [pc, #500]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	4a7c      	ldr	r2, [pc, #496]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002abe:	4b7a      	ldr	r3, [pc, #488]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	60bb      	str	r3, [r7, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aca:	2301      	movs	r3, #1
 8002acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ace:	4b77      	ldr	r3, [pc, #476]	@ (8002cac <HAL_RCC_OscConfig+0x474>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d118      	bne.n	8002b0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ada:	4b74      	ldr	r3, [pc, #464]	@ (8002cac <HAL_RCC_OscConfig+0x474>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a73      	ldr	r2, [pc, #460]	@ (8002cac <HAL_RCC_OscConfig+0x474>)
 8002ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae6:	f7fe ff59 	bl	800199c <HAL_GetTick>
 8002aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aec:	e008      	b.n	8002b00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aee:	f7fe ff55 	bl	800199c <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e10c      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b00:	4b6a      	ldr	r3, [pc, #424]	@ (8002cac <HAL_RCC_OscConfig+0x474>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0f0      	beq.n	8002aee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d106      	bne.n	8002b22 <HAL_RCC_OscConfig+0x2ea>
 8002b14:	4b64      	ldr	r3, [pc, #400]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	4a63      	ldr	r2, [pc, #396]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b20:	e01c      	b.n	8002b5c <HAL_RCC_OscConfig+0x324>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b05      	cmp	r3, #5
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x30c>
 8002b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b30:	f043 0304 	orr.w	r3, r3, #4
 8002b34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b36:	4b5c      	ldr	r3, [pc, #368]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b42:	e00b      	b.n	8002b5c <HAL_RCC_OscConfig+0x324>
 8002b44:	4b58      	ldr	r3, [pc, #352]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	4a57      	ldr	r2, [pc, #348]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b4a:	f023 0301 	bic.w	r3, r3, #1
 8002b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b50:	4b55      	ldr	r3, [pc, #340]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b54:	4a54      	ldr	r2, [pc, #336]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b56:	f023 0304 	bic.w	r3, r3, #4
 8002b5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d015      	beq.n	8002b90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b64:	f7fe ff1a 	bl	800199c <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6c:	f7fe ff16 	bl	800199c <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e0cb      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b82:	4b49      	ldr	r3, [pc, #292]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d0ee      	beq.n	8002b6c <HAL_RCC_OscConfig+0x334>
 8002b8e:	e014      	b.n	8002bba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b90:	f7fe ff04 	bl	800199c <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b96:	e00a      	b.n	8002bae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b98:	f7fe ff00 	bl	800199c <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e0b5      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bae:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1ee      	bne.n	8002b98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bba:	7dfb      	ldrb	r3, [r7, #23]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d105      	bne.n	8002bcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc0:	4b39      	ldr	r3, [pc, #228]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	4a38      	ldr	r2, [pc, #224]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002bc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f000 80a1 	beq.w	8002d18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bd6:	4b34      	ldr	r3, [pc, #208]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d05c      	beq.n	8002c9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d141      	bne.n	8002c6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bea:	4b31      	ldr	r3, [pc, #196]	@ (8002cb0 <HAL_RCC_OscConfig+0x478>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf0:	f7fe fed4 	bl	800199c <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf8:	f7fe fed0 	bl	800199c <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e087      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69da      	ldr	r2, [r3, #28]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	019b      	lsls	r3, r3, #6
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	085b      	lsrs	r3, r3, #1
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	041b      	lsls	r3, r3, #16
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c38:	061b      	lsls	r3, r3, #24
 8002c3a:	491b      	ldr	r1, [pc, #108]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c40:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <HAL_RCC_OscConfig+0x478>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c46:	f7fe fea9 	bl	800199c <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4e:	f7fe fea5 	bl	800199c <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e05c      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c60:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0f0      	beq.n	8002c4e <HAL_RCC_OscConfig+0x416>
 8002c6c:	e054      	b.n	8002d18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6e:	4b10      	ldr	r3, [pc, #64]	@ (8002cb0 <HAL_RCC_OscConfig+0x478>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe fe92 	bl	800199c <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe fe8e 	bl	800199c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e045      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_RCC_OscConfig+0x470>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x444>
 8002c9a:	e03d      	b.n	8002d18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d107      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e038      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40007000 	.word	0x40007000
 8002cb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <HAL_RCC_OscConfig+0x4ec>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d028      	beq.n	8002d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d121      	bne.n	8002d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d11a      	bne.n	8002d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d111      	bne.n	8002d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfa:	085b      	lsrs	r3, r3, #1
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d107      	bne.n	8002d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d001      	beq.n	8002d18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40023800 	.word	0x40023800

08002d28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e0cc      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d3c:	4b68      	ldr	r3, [pc, #416]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d90c      	bls.n	8002d64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d4a:	4b65      	ldr	r3, [pc, #404]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d52:	4b63      	ldr	r3, [pc, #396]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d001      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e0b8      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d020      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d7c:	4b59      	ldr	r3, [pc, #356]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4a58      	ldr	r2, [pc, #352]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d005      	beq.n	8002da0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d94:	4b53      	ldr	r3, [pc, #332]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	4a52      	ldr	r2, [pc, #328]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da0:	4b50      	ldr	r3, [pc, #320]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	494d      	ldr	r1, [pc, #308]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d044      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d107      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc6:	4b47      	ldr	r3, [pc, #284]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d119      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e07f      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d003      	beq.n	8002de6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	d107      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e06f      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e067      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e06:	4b37      	ldr	r3, [pc, #220]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f023 0203 	bic.w	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4934      	ldr	r1, [pc, #208]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e18:	f7fe fdc0 	bl	800199c <HAL_GetTick>
 8002e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	e00a      	b.n	8002e36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e20:	f7fe fdbc 	bl	800199c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e04f      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e36:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 020c 	and.w	r2, r3, #12
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d1eb      	bne.n	8002e20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e48:	4b25      	ldr	r3, [pc, #148]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d20c      	bcs.n	8002e70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e56:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0307 	and.w	r3, r3, #7
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d001      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e032      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d008      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	4916      	ldr	r1, [pc, #88]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d009      	beq.n	8002eae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	490e      	ldr	r1, [pc, #56]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002eae:	f000 f821 	bl	8002ef4 <HAL_RCC_GetSysClockFreq>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	091b      	lsrs	r3, r3, #4
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	490a      	ldr	r1, [pc, #40]	@ (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec0:	5ccb      	ldrb	r3, [r1, r3]
 8002ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec6:	4a09      	ldr	r2, [pc, #36]	@ (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002eca:	4b09      	ldr	r3, [pc, #36]	@ (8002ef0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fe62 	bl	8000b98 <HAL_InitTick>

  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40023c00 	.word	0x40023c00
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	08007f08 	.word	0x08007f08
 8002eec:	20000000 	.word	0x20000000
 8002ef0:	20000008 	.word	0x20000008

08002ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ef8:	b094      	sub	sp, #80	@ 0x50
 8002efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f0c:	4b79      	ldr	r3, [pc, #484]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 030c 	and.w	r3, r3, #12
 8002f14:	2b08      	cmp	r3, #8
 8002f16:	d00d      	beq.n	8002f34 <HAL_RCC_GetSysClockFreq+0x40>
 8002f18:	2b08      	cmp	r3, #8
 8002f1a:	f200 80e1 	bhi.w	80030e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d002      	beq.n	8002f28 <HAL_RCC_GetSysClockFreq+0x34>
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d003      	beq.n	8002f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f26:	e0db      	b.n	80030e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f28:	4b73      	ldr	r3, [pc, #460]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f2c:	e0db      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f2e:	4b73      	ldr	r3, [pc, #460]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x208>)
 8002f30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f32:	e0d8      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f34:	4b6f      	ldr	r3, [pc, #444]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d063      	beq.n	8003012 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	099b      	lsrs	r3, r3, #6
 8002f50:	2200      	movs	r2, #0
 8002f52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f5e:	2300      	movs	r3, #0
 8002f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f66:	4622      	mov	r2, r4
 8002f68:	462b      	mov	r3, r5
 8002f6a:	f04f 0000 	mov.w	r0, #0
 8002f6e:	f04f 0100 	mov.w	r1, #0
 8002f72:	0159      	lsls	r1, r3, #5
 8002f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f78:	0150      	lsls	r0, r2, #5
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4621      	mov	r1, r4
 8002f80:	1a51      	subs	r1, r2, r1
 8002f82:	6139      	str	r1, [r7, #16]
 8002f84:	4629      	mov	r1, r5
 8002f86:	eb63 0301 	sbc.w	r3, r3, r1
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	f04f 0200 	mov.w	r2, #0
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f98:	4659      	mov	r1, fp
 8002f9a:	018b      	lsls	r3, r1, #6
 8002f9c:	4651      	mov	r1, sl
 8002f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fa2:	4651      	mov	r1, sl
 8002fa4:	018a      	lsls	r2, r1, #6
 8002fa6:	4651      	mov	r1, sl
 8002fa8:	ebb2 0801 	subs.w	r8, r2, r1
 8002fac:	4659      	mov	r1, fp
 8002fae:	eb63 0901 	sbc.w	r9, r3, r1
 8002fb2:	f04f 0200 	mov.w	r2, #0
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fc6:	4690      	mov	r8, r2
 8002fc8:	4699      	mov	r9, r3
 8002fca:	4623      	mov	r3, r4
 8002fcc:	eb18 0303 	adds.w	r3, r8, r3
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	462b      	mov	r3, r5
 8002fd4:	eb49 0303 	adc.w	r3, r9, r3
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	f04f 0200 	mov.w	r2, #0
 8002fde:	f04f 0300 	mov.w	r3, #0
 8002fe2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fe6:	4629      	mov	r1, r5
 8002fe8:	024b      	lsls	r3, r1, #9
 8002fea:	4621      	mov	r1, r4
 8002fec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	024a      	lsls	r2, r1, #9
 8002ff4:	4610      	mov	r0, r2
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003000:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003004:	f7fd f93c 	bl	8000280 <__aeabi_uldivmod>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4613      	mov	r3, r2
 800300e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003010:	e058      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003012:	4b38      	ldr	r3, [pc, #224]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	099b      	lsrs	r3, r3, #6
 8003018:	2200      	movs	r2, #0
 800301a:	4618      	mov	r0, r3
 800301c:	4611      	mov	r1, r2
 800301e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003022:	623b      	str	r3, [r7, #32]
 8003024:	2300      	movs	r3, #0
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
 8003028:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800302c:	4642      	mov	r2, r8
 800302e:	464b      	mov	r3, r9
 8003030:	f04f 0000 	mov.w	r0, #0
 8003034:	f04f 0100 	mov.w	r1, #0
 8003038:	0159      	lsls	r1, r3, #5
 800303a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800303e:	0150      	lsls	r0, r2, #5
 8003040:	4602      	mov	r2, r0
 8003042:	460b      	mov	r3, r1
 8003044:	4641      	mov	r1, r8
 8003046:	ebb2 0a01 	subs.w	sl, r2, r1
 800304a:	4649      	mov	r1, r9
 800304c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800305c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003060:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003064:	ebb2 040a 	subs.w	r4, r2, sl
 8003068:	eb63 050b 	sbc.w	r5, r3, fp
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	00eb      	lsls	r3, r5, #3
 8003076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800307a:	00e2      	lsls	r2, r4, #3
 800307c:	4614      	mov	r4, r2
 800307e:	461d      	mov	r5, r3
 8003080:	4643      	mov	r3, r8
 8003082:	18e3      	adds	r3, r4, r3
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	464b      	mov	r3, r9
 8003088:	eb45 0303 	adc.w	r3, r5, r3
 800308c:	607b      	str	r3, [r7, #4]
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	f04f 0300 	mov.w	r3, #0
 8003096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800309a:	4629      	mov	r1, r5
 800309c:	028b      	lsls	r3, r1, #10
 800309e:	4621      	mov	r1, r4
 80030a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030a4:	4621      	mov	r1, r4
 80030a6:	028a      	lsls	r2, r1, #10
 80030a8:	4610      	mov	r0, r2
 80030aa:	4619      	mov	r1, r3
 80030ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030ae:	2200      	movs	r2, #0
 80030b0:	61bb      	str	r3, [r7, #24]
 80030b2:	61fa      	str	r2, [r7, #28]
 80030b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030b8:	f7fd f8e2 	bl	8000280 <__aeabi_uldivmod>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4613      	mov	r3, r2
 80030c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80030c4:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	0c1b      	lsrs	r3, r3, #16
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	3301      	adds	r3, #1
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80030d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030de:	e002      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030e0:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80030e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3750      	adds	r7, #80	@ 0x50
 80030ec:	46bd      	mov	sp, r7
 80030ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f2:	bf00      	nop
 80030f4:	40023800 	.word	0x40023800
 80030f8:	00f42400 	.word	0x00f42400
 80030fc:	007a1200 	.word	0x007a1200

08003100 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003104:	4b03      	ldr	r3, [pc, #12]	@ (8003114 <HAL_RCC_GetHCLKFreq+0x14>)
 8003106:	681b      	ldr	r3, [r3, #0]
}
 8003108:	4618      	mov	r0, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	20000000 	.word	0x20000000

08003118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800311c:	f7ff fff0 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8003120:	4602      	mov	r2, r0
 8003122:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	0a9b      	lsrs	r3, r3, #10
 8003128:	f003 0307 	and.w	r3, r3, #7
 800312c:	4903      	ldr	r1, [pc, #12]	@ (800313c <HAL_RCC_GetPCLK1Freq+0x24>)
 800312e:	5ccb      	ldrb	r3, [r1, r3]
 8003130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40023800 	.word	0x40023800
 800313c:	08007f18 	.word	0x08007f18

08003140 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003144:	f7ff ffdc 	bl	8003100 <HAL_RCC_GetHCLKFreq>
 8003148:	4602      	mov	r2, r0
 800314a:	4b05      	ldr	r3, [pc, #20]	@ (8003160 <HAL_RCC_GetPCLK2Freq+0x20>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	0b5b      	lsrs	r3, r3, #13
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	4903      	ldr	r1, [pc, #12]	@ (8003164 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003156:	5ccb      	ldrb	r3, [r1, r3]
 8003158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800315c:	4618      	mov	r0, r3
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40023800 	.word	0x40023800
 8003164:	08007f18 	.word	0x08007f18

08003168 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	220f      	movs	r2, #15
 8003176:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003178:	4b12      	ldr	r3, [pc, #72]	@ (80031c4 <HAL_RCC_GetClockConfig+0x5c>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0203 	and.w	r2, r3, #3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003184:	4b0f      	ldr	r3, [pc, #60]	@ (80031c4 <HAL_RCC_GetClockConfig+0x5c>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003190:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <HAL_RCC_GetClockConfig+0x5c>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_GetClockConfig+0x5c>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	08db      	lsrs	r3, r3, #3
 80031a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80031aa:	4b07      	ldr	r3, [pc, #28]	@ (80031c8 <HAL_RCC_GetClockConfig+0x60>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0207 	and.w	r2, r3, #7
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	601a      	str	r2, [r3, #0]
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40023c00 	.word	0x40023c00

080031cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e07b      	b.n	80032d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d108      	bne.n	80031f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031ee:	d009      	beq.n	8003204 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	61da      	str	r2, [r3, #28]
 80031f6:	e005      	b.n	8003204 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fd fc3e 	bl	8000aa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800323a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800324c:	431a      	orrs	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003256:	431a      	orrs	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003288:	ea42 0103 	orr.w	r1, r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	0c1b      	lsrs	r3, r3, #16
 80032a2:	f003 0104 	and.w	r1, r3, #4
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	f003 0210 	and.w	r2, r3, #16
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	69da      	ldr	r2, [r3, #28]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b082      	sub	sp, #8
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e041      	b.n	8003374 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d106      	bne.n	800330a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f7fd fdfb 	bl	8000f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2202      	movs	r2, #2
 800330e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	3304      	adds	r3, #4
 800331a:	4619      	mov	r1, r3
 800331c:	4610      	mov	r0, r2
 800331e:	f000 f9b1 	bl	8003684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b01      	cmp	r3, #1
 800338e:	d001      	beq.n	8003394 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e044      	b.n	800341e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0201 	orr.w	r2, r2, #1
 80033aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a1e      	ldr	r2, [pc, #120]	@ (800342c <HAL_TIM_Base_Start_IT+0xb0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d018      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x6c>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033be:	d013      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x6c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003430 <HAL_TIM_Base_Start_IT+0xb4>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d00e      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x6c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a19      	ldr	r2, [pc, #100]	@ (8003434 <HAL_TIM_Base_Start_IT+0xb8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d009      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x6c>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a17      	ldr	r2, [pc, #92]	@ (8003438 <HAL_TIM_Base_Start_IT+0xbc>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d004      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x6c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a16      	ldr	r2, [pc, #88]	@ (800343c <HAL_TIM_Base_Start_IT+0xc0>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d111      	bne.n	800340c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b06      	cmp	r3, #6
 80033f8:	d010      	beq.n	800341c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800340a:	e007      	b.n	800341c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40010000 	.word	0x40010000
 8003430:	40000400 	.word	0x40000400
 8003434:	40000800 	.word	0x40000800
 8003438:	40000c00 	.word	0x40000c00
 800343c:	40014000 	.word	0x40014000

08003440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d020      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01b      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f06f 0202 	mvn.w	r2, #2
 8003474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f8dc 	bl	8003648 <HAL_TIM_IC_CaptureCallback>
 8003490:	e005      	b.n	800349e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f8ce 	bl	8003634 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f8df 	bl	800365c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d020      	beq.n	80034f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01b      	beq.n	80034f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f06f 0204 	mvn.w	r2, #4
 80034c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2202      	movs	r2, #2
 80034c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f8b6 	bl	8003648 <HAL_TIM_IC_CaptureCallback>
 80034dc:	e005      	b.n	80034ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f8a8 	bl	8003634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f8b9 	bl	800365c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d020      	beq.n	800353c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01b      	beq.n	800353c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0208 	mvn.w	r2, #8
 800350c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2204      	movs	r2, #4
 8003512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f890 	bl	8003648 <HAL_TIM_IC_CaptureCallback>
 8003528:	e005      	b.n	8003536 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f882 	bl	8003634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f893 	bl	800365c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0310 	and.w	r3, r3, #16
 8003542:	2b00      	cmp	r3, #0
 8003544:	d020      	beq.n	8003588 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01b      	beq.n	8003588 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0210 	mvn.w	r2, #16
 8003558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2208      	movs	r2, #8
 800355e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f86a 	bl	8003648 <HAL_TIM_IC_CaptureCallback>
 8003574:	e005      	b.n	8003582 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f85c 	bl	8003634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f86d 	bl	800365c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00c      	beq.n	80035ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0201 	mvn.w	r2, #1
 80035a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f83a 	bl	8003620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00c      	beq.n	80035d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d007      	beq.n	80035d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f8ea 	bl	80037a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00c      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d007      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f83e 	bl	8003670 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00c      	beq.n	8003618 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f003 0320 	and.w	r3, r3, #32
 8003604:	2b00      	cmp	r3, #0
 8003606:	d007      	beq.n	8003618 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f06f 0220 	mvn.w	r2, #32
 8003610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f8bc 	bl	8003790 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003618:	bf00      	nop
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a37      	ldr	r2, [pc, #220]	@ (8003774 <TIM_Base_SetConfig+0xf0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00f      	beq.n	80036bc <TIM_Base_SetConfig+0x38>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a2:	d00b      	beq.n	80036bc <TIM_Base_SetConfig+0x38>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a34      	ldr	r2, [pc, #208]	@ (8003778 <TIM_Base_SetConfig+0xf4>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d007      	beq.n	80036bc <TIM_Base_SetConfig+0x38>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a33      	ldr	r2, [pc, #204]	@ (800377c <TIM_Base_SetConfig+0xf8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d003      	beq.n	80036bc <TIM_Base_SetConfig+0x38>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a32      	ldr	r2, [pc, #200]	@ (8003780 <TIM_Base_SetConfig+0xfc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d108      	bne.n	80036ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a28      	ldr	r2, [pc, #160]	@ (8003774 <TIM_Base_SetConfig+0xf0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d01b      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036dc:	d017      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a25      	ldr	r2, [pc, #148]	@ (8003778 <TIM_Base_SetConfig+0xf4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d013      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a24      	ldr	r2, [pc, #144]	@ (800377c <TIM_Base_SetConfig+0xf8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00f      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a23      	ldr	r2, [pc, #140]	@ (8003780 <TIM_Base_SetConfig+0xfc>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00b      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a22      	ldr	r2, [pc, #136]	@ (8003784 <TIM_Base_SetConfig+0x100>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d007      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a21      	ldr	r2, [pc, #132]	@ (8003788 <TIM_Base_SetConfig+0x104>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d003      	beq.n	800370e <TIM_Base_SetConfig+0x8a>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a20      	ldr	r2, [pc, #128]	@ (800378c <TIM_Base_SetConfig+0x108>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d108      	bne.n	8003720 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	4313      	orrs	r3, r2
 800371e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	4313      	orrs	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a0c      	ldr	r2, [pc, #48]	@ (8003774 <TIM_Base_SetConfig+0xf0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d103      	bne.n	800374e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f043 0204 	orr.w	r2, r3, #4
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	601a      	str	r2, [r3, #0]
}
 8003766:	bf00      	nop
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40010000 	.word	0x40010000
 8003778:	40000400 	.word	0x40000400
 800377c:	40000800 	.word	0x40000800
 8003780:	40000c00 	.word	0x40000c00
 8003784:	40014000 	.word	0x40014000
 8003788:	40014400 	.word	0x40014400
 800378c:	40014800 	.word	0x40014800

08003790 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e042      	b.n	8003850 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7fd fbda 	bl	8000f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2224      	movs	r2, #36	@ 0x24
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 f973 	bl	8003ae8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	691a      	ldr	r2, [r3, #16]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003810:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	695a      	ldr	r2, [r3, #20]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003820:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68da      	ldr	r2, [r3, #12]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003830:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08a      	sub	sp, #40	@ 0x28
 800385c:	af02      	add	r7, sp, #8
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	4613      	mov	r3, r2
 8003866:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b20      	cmp	r3, #32
 8003876:	d175      	bne.n	8003964 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <HAL_UART_Transmit+0x2c>
 800387e:	88fb      	ldrh	r3, [r7, #6]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e06e      	b.n	8003966 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2221      	movs	r2, #33	@ 0x21
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003896:	f7fe f881 	bl	800199c <HAL_GetTick>
 800389a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	88fa      	ldrh	r2, [r7, #6]
 80038a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	88fa      	ldrh	r2, [r7, #6]
 80038a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038b0:	d108      	bne.n	80038c4 <HAL_UART_Transmit+0x6c>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d104      	bne.n	80038c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	e003      	b.n	80038cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038cc:	e02e      	b.n	800392c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	9300      	str	r3, [sp, #0]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2200      	movs	r2, #0
 80038d6:	2180      	movs	r1, #128	@ 0x80
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f848 	bl	800396e <UART_WaitOnFlagUntilTimeout>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e03a      	b.n	8003966 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10b      	bne.n	800390e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	881b      	ldrh	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003904:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	3302      	adds	r3, #2
 800390a:	61bb      	str	r3, [r7, #24]
 800390c:	e007      	b.n	800391e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	781a      	ldrb	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	3301      	adds	r3, #1
 800391c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003930:	b29b      	uxth	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1cb      	bne.n	80038ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	9300      	str	r3, [sp, #0]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2200      	movs	r2, #0
 800393e:	2140      	movs	r1, #64	@ 0x40
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 f814 	bl	800396e <UART_WaitOnFlagUntilTimeout>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e006      	b.n	8003966 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003960:	2300      	movs	r3, #0
 8003962:	e000      	b.n	8003966 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003964:	2302      	movs	r3, #2
  }
}
 8003966:	4618      	mov	r0, r3
 8003968:	3720      	adds	r7, #32
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b086      	sub	sp, #24
 8003972:	af00      	add	r7, sp, #0
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	4613      	mov	r3, r2
 800397c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397e:	e03b      	b.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003986:	d037      	beq.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003988:	f7fe f808 	bl	800199c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	6a3a      	ldr	r2, [r7, #32]
 8003994:	429a      	cmp	r2, r3
 8003996:	d302      	bcc.n	800399e <UART_WaitOnFlagUntilTimeout+0x30>
 8003998:	6a3b      	ldr	r3, [r7, #32]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e03a      	b.n	8003a18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d023      	beq.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b80      	cmp	r3, #128	@ 0x80
 80039b4:	d020      	beq.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2b40      	cmp	r3, #64	@ 0x40
 80039ba:	d01d      	beq.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0308 	and.w	r3, r3, #8
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d116      	bne.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80039ca:	2300      	movs	r3, #0
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	617b      	str	r3, [r7, #20]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	617b      	str	r3, [r7, #20]
 80039de:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f81d 	bl	8003a20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2208      	movs	r2, #8
 80039ea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e00f      	b.n	8003a18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	4013      	ands	r3, r2
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	bf0c      	ite	eq
 8003a08:	2301      	moveq	r3, #1
 8003a0a:	2300      	movne	r3, #0
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	461a      	mov	r2, r3
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d0b4      	beq.n	8003980 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b095      	sub	sp, #84	@ 0x54
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	330c      	adds	r3, #12
 8003a2e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a32:	e853 3f00 	ldrex	r3, [r3]
 8003a36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	330c      	adds	r3, #12
 8003a46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a48:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a50:	e841 2300 	strex	r3, r2, [r1]
 8003a54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e5      	bne.n	8003a28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	3314      	adds	r3, #20
 8003a62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3314      	adds	r3, #20
 8003a7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e5      	bne.n	8003a5c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d119      	bne.n	8003acc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	e853 3f00 	ldrex	r3, [r3]
 8003aa6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	f023 0310 	bic.w	r3, r3, #16
 8003aae:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	330c      	adds	r3, #12
 8003ab6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ab8:	61ba      	str	r2, [r7, #24]
 8003aba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abc:	6979      	ldr	r1, [r7, #20]
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	e841 2300 	strex	r3, r2, [r1]
 8003ac4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e5      	bne.n	8003a98 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ada:	bf00      	nop
 8003adc:	3754      	adds	r7, #84	@ 0x54
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
	...

08003ae8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aec:	b0c0      	sub	sp, #256	@ 0x100
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b04:	68d9      	ldr	r1, [r3, #12]
 8003b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	ea40 0301 	orr.w	r3, r0, r1
 8003b10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	431a      	orrs	r2, r3
 8003b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b40:	f021 010c 	bic.w	r1, r1, #12
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b4e:	430b      	orrs	r3, r1
 8003b50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b62:	6999      	ldr	r1, [r3, #24]
 8003b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	ea40 0301 	orr.w	r3, r0, r1
 8003b6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	4b8f      	ldr	r3, [pc, #572]	@ (8003db4 <UART_SetConfig+0x2cc>)
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d005      	beq.n	8003b88 <UART_SetConfig+0xa0>
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	4b8d      	ldr	r3, [pc, #564]	@ (8003db8 <UART_SetConfig+0x2d0>)
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d104      	bne.n	8003b92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b88:	f7ff fada 	bl	8003140 <HAL_RCC_GetPCLK2Freq>
 8003b8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b90:	e003      	b.n	8003b9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b92:	f7ff fac1 	bl	8003118 <HAL_RCC_GetPCLK1Freq>
 8003b96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ba4:	f040 810c 	bne.w	8003dc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ba8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bac:	2200      	movs	r2, #0
 8003bae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003bb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003bb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003bba:	4622      	mov	r2, r4
 8003bbc:	462b      	mov	r3, r5
 8003bbe:	1891      	adds	r1, r2, r2
 8003bc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003bc2:	415b      	adcs	r3, r3
 8003bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003bca:	4621      	mov	r1, r4
 8003bcc:	eb12 0801 	adds.w	r8, r2, r1
 8003bd0:	4629      	mov	r1, r5
 8003bd2:	eb43 0901 	adc.w	r9, r3, r1
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003be2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003be6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bea:	4690      	mov	r8, r2
 8003bec:	4699      	mov	r9, r3
 8003bee:	4623      	mov	r3, r4
 8003bf0:	eb18 0303 	adds.w	r3, r8, r3
 8003bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003bf8:	462b      	mov	r3, r5
 8003bfa:	eb49 0303 	adc.w	r3, r9, r3
 8003bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c16:	460b      	mov	r3, r1
 8003c18:	18db      	adds	r3, r3, r3
 8003c1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	eb42 0303 	adc.w	r3, r2, r3
 8003c22:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003c28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003c2c:	f7fc fb28 	bl	8000280 <__aeabi_uldivmod>
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4b61      	ldr	r3, [pc, #388]	@ (8003dbc <UART_SetConfig+0x2d4>)
 8003c36:	fba3 2302 	umull	r2, r3, r3, r2
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	011c      	lsls	r4, r3, #4
 8003c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c42:	2200      	movs	r2, #0
 8003c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c50:	4642      	mov	r2, r8
 8003c52:	464b      	mov	r3, r9
 8003c54:	1891      	adds	r1, r2, r2
 8003c56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c58:	415b      	adcs	r3, r3
 8003c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c60:	4641      	mov	r1, r8
 8003c62:	eb12 0a01 	adds.w	sl, r2, r1
 8003c66:	4649      	mov	r1, r9
 8003c68:	eb43 0b01 	adc.w	fp, r3, r1
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c80:	4692      	mov	sl, r2
 8003c82:	469b      	mov	fp, r3
 8003c84:	4643      	mov	r3, r8
 8003c86:	eb1a 0303 	adds.w	r3, sl, r3
 8003c8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c8e:	464b      	mov	r3, r9
 8003c90:	eb4b 0303 	adc.w	r3, fp, r3
 8003c94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ca4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ca8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003cac:	460b      	mov	r3, r1
 8003cae:	18db      	adds	r3, r3, r3
 8003cb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	eb42 0303 	adc.w	r3, r2, r3
 8003cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003cbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003cc2:	f7fc fadd 	bl	8000280 <__aeabi_uldivmod>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4611      	mov	r1, r2
 8003ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8003dbc <UART_SetConfig+0x2d4>)
 8003cce:	fba3 2301 	umull	r2, r3, r3, r1
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	2264      	movs	r2, #100	@ 0x64
 8003cd6:	fb02 f303 	mul.w	r3, r2, r3
 8003cda:	1acb      	subs	r3, r1, r3
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003ce2:	4b36      	ldr	r3, [pc, #216]	@ (8003dbc <UART_SetConfig+0x2d4>)
 8003ce4:	fba3 2302 	umull	r2, r3, r3, r2
 8003ce8:	095b      	lsrs	r3, r3, #5
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003cf0:	441c      	add	r4, r3
 8003cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d04:	4642      	mov	r2, r8
 8003d06:	464b      	mov	r3, r9
 8003d08:	1891      	adds	r1, r2, r2
 8003d0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d0c:	415b      	adcs	r3, r3
 8003d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d14:	4641      	mov	r1, r8
 8003d16:	1851      	adds	r1, r2, r1
 8003d18:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d1a:	4649      	mov	r1, r9
 8003d1c:	414b      	adcs	r3, r1
 8003d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003d2c:	4659      	mov	r1, fp
 8003d2e:	00cb      	lsls	r3, r1, #3
 8003d30:	4651      	mov	r1, sl
 8003d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d36:	4651      	mov	r1, sl
 8003d38:	00ca      	lsls	r2, r1, #3
 8003d3a:	4610      	mov	r0, r2
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4642      	mov	r2, r8
 8003d42:	189b      	adds	r3, r3, r2
 8003d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d48:	464b      	mov	r3, r9
 8003d4a:	460a      	mov	r2, r1
 8003d4c:	eb42 0303 	adc.w	r3, r2, r3
 8003d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d68:	460b      	mov	r3, r1
 8003d6a:	18db      	adds	r3, r3, r3
 8003d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d6e:	4613      	mov	r3, r2
 8003d70:	eb42 0303 	adc.w	r3, r2, r3
 8003d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d7e:	f7fc fa7f 	bl	8000280 <__aeabi_uldivmod>
 8003d82:	4602      	mov	r2, r0
 8003d84:	460b      	mov	r3, r1
 8003d86:	4b0d      	ldr	r3, [pc, #52]	@ (8003dbc <UART_SetConfig+0x2d4>)
 8003d88:	fba3 1302 	umull	r1, r3, r3, r2
 8003d8c:	095b      	lsrs	r3, r3, #5
 8003d8e:	2164      	movs	r1, #100	@ 0x64
 8003d90:	fb01 f303 	mul.w	r3, r1, r3
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	3332      	adds	r3, #50	@ 0x32
 8003d9a:	4a08      	ldr	r2, [pc, #32]	@ (8003dbc <UART_SetConfig+0x2d4>)
 8003d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003da0:	095b      	lsrs	r3, r3, #5
 8003da2:	f003 0207 	and.w	r2, r3, #7
 8003da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4422      	add	r2, r4
 8003dae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003db0:	e106      	b.n	8003fc0 <UART_SetConfig+0x4d8>
 8003db2:	bf00      	nop
 8003db4:	40011000 	.word	0x40011000
 8003db8:	40011400 	.word	0x40011400
 8003dbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003dca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003dce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003dd2:	4642      	mov	r2, r8
 8003dd4:	464b      	mov	r3, r9
 8003dd6:	1891      	adds	r1, r2, r2
 8003dd8:	6239      	str	r1, [r7, #32]
 8003dda:	415b      	adcs	r3, r3
 8003ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003de2:	4641      	mov	r1, r8
 8003de4:	1854      	adds	r4, r2, r1
 8003de6:	4649      	mov	r1, r9
 8003de8:	eb43 0501 	adc.w	r5, r3, r1
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	00eb      	lsls	r3, r5, #3
 8003df6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dfa:	00e2      	lsls	r2, r4, #3
 8003dfc:	4614      	mov	r4, r2
 8003dfe:	461d      	mov	r5, r3
 8003e00:	4643      	mov	r3, r8
 8003e02:	18e3      	adds	r3, r4, r3
 8003e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e08:	464b      	mov	r3, r9
 8003e0a:	eb45 0303 	adc.w	r3, r5, r3
 8003e0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003e2e:	4629      	mov	r1, r5
 8003e30:	008b      	lsls	r3, r1, #2
 8003e32:	4621      	mov	r1, r4
 8003e34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e38:	4621      	mov	r1, r4
 8003e3a:	008a      	lsls	r2, r1, #2
 8003e3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e40:	f7fc fa1e 	bl	8000280 <__aeabi_uldivmod>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4b60      	ldr	r3, [pc, #384]	@ (8003fcc <UART_SetConfig+0x4e4>)
 8003e4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	011c      	lsls	r4, r3, #4
 8003e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e56:	2200      	movs	r2, #0
 8003e58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e64:	4642      	mov	r2, r8
 8003e66:	464b      	mov	r3, r9
 8003e68:	1891      	adds	r1, r2, r2
 8003e6a:	61b9      	str	r1, [r7, #24]
 8003e6c:	415b      	adcs	r3, r3
 8003e6e:	61fb      	str	r3, [r7, #28]
 8003e70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e74:	4641      	mov	r1, r8
 8003e76:	1851      	adds	r1, r2, r1
 8003e78:	6139      	str	r1, [r7, #16]
 8003e7a:	4649      	mov	r1, r9
 8003e7c:	414b      	adcs	r3, r1
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	f04f 0200 	mov.w	r2, #0
 8003e84:	f04f 0300 	mov.w	r3, #0
 8003e88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e8c:	4659      	mov	r1, fp
 8003e8e:	00cb      	lsls	r3, r1, #3
 8003e90:	4651      	mov	r1, sl
 8003e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e96:	4651      	mov	r1, sl
 8003e98:	00ca      	lsls	r2, r1, #3
 8003e9a:	4610      	mov	r0, r2
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	4642      	mov	r2, r8
 8003ea2:	189b      	adds	r3, r3, r2
 8003ea4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ea8:	464b      	mov	r3, r9
 8003eaa:	460a      	mov	r2, r1
 8003eac:	eb42 0303 	adc.w	r3, r2, r3
 8003eb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ebe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003ecc:	4649      	mov	r1, r9
 8003ece:	008b      	lsls	r3, r1, #2
 8003ed0:	4641      	mov	r1, r8
 8003ed2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ed6:	4641      	mov	r1, r8
 8003ed8:	008a      	lsls	r2, r1, #2
 8003eda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ede:	f7fc f9cf 	bl	8000280 <__aeabi_uldivmod>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	4b38      	ldr	r3, [pc, #224]	@ (8003fcc <UART_SetConfig+0x4e4>)
 8003eea:	fba3 2301 	umull	r2, r3, r3, r1
 8003eee:	095b      	lsrs	r3, r3, #5
 8003ef0:	2264      	movs	r2, #100	@ 0x64
 8003ef2:	fb02 f303 	mul.w	r3, r2, r3
 8003ef6:	1acb      	subs	r3, r1, r3
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	3332      	adds	r3, #50	@ 0x32
 8003efc:	4a33      	ldr	r2, [pc, #204]	@ (8003fcc <UART_SetConfig+0x4e4>)
 8003efe:	fba2 2303 	umull	r2, r3, r2, r3
 8003f02:	095b      	lsrs	r3, r3, #5
 8003f04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f08:	441c      	add	r4, r3
 8003f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f0e:	2200      	movs	r2, #0
 8003f10:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f12:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f18:	4642      	mov	r2, r8
 8003f1a:	464b      	mov	r3, r9
 8003f1c:	1891      	adds	r1, r2, r2
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	415b      	adcs	r3, r3
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f28:	4641      	mov	r1, r8
 8003f2a:	1851      	adds	r1, r2, r1
 8003f2c:	6039      	str	r1, [r7, #0]
 8003f2e:	4649      	mov	r1, r9
 8003f30:	414b      	adcs	r3, r1
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f40:	4659      	mov	r1, fp
 8003f42:	00cb      	lsls	r3, r1, #3
 8003f44:	4651      	mov	r1, sl
 8003f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f4a:	4651      	mov	r1, sl
 8003f4c:	00ca      	lsls	r2, r1, #3
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	4603      	mov	r3, r0
 8003f54:	4642      	mov	r2, r8
 8003f56:	189b      	adds	r3, r3, r2
 8003f58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f5a:	464b      	mov	r3, r9
 8003f5c:	460a      	mov	r2, r1
 8003f5e:	eb42 0303 	adc.w	r3, r2, r3
 8003f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f70:	f04f 0200 	mov.w	r2, #0
 8003f74:	f04f 0300 	mov.w	r3, #0
 8003f78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f7c:	4649      	mov	r1, r9
 8003f7e:	008b      	lsls	r3, r1, #2
 8003f80:	4641      	mov	r1, r8
 8003f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f86:	4641      	mov	r1, r8
 8003f88:	008a      	lsls	r2, r1, #2
 8003f8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f8e:	f7fc f977 	bl	8000280 <__aeabi_uldivmod>
 8003f92:	4602      	mov	r2, r0
 8003f94:	460b      	mov	r3, r1
 8003f96:	4b0d      	ldr	r3, [pc, #52]	@ (8003fcc <UART_SetConfig+0x4e4>)
 8003f98:	fba3 1302 	umull	r1, r3, r3, r2
 8003f9c:	095b      	lsrs	r3, r3, #5
 8003f9e:	2164      	movs	r1, #100	@ 0x64
 8003fa0:	fb01 f303 	mul.w	r3, r1, r3
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	011b      	lsls	r3, r3, #4
 8003fa8:	3332      	adds	r3, #50	@ 0x32
 8003faa:	4a08      	ldr	r2, [pc, #32]	@ (8003fcc <UART_SetConfig+0x4e4>)
 8003fac:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb0:	095b      	lsrs	r3, r3, #5
 8003fb2:	f003 020f 	and.w	r2, r3, #15
 8003fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4422      	add	r2, r4
 8003fbe:	609a      	str	r2, [r3, #8]
}
 8003fc0:	bf00      	nop
 8003fc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fcc:	51eb851f 	.word	0x51eb851f

08003fd0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003fde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fe2:	2b84      	cmp	r3, #132	@ 0x84
 8003fe4:	d005      	beq.n	8003ff2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003fe6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4413      	add	r3, r2
 8003fee:	3303      	adds	r3, #3
 8003ff0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3714      	adds	r7, #20
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004006:	f3ef 8305 	mrs	r3, IPSR
 800400a:	607b      	str	r3, [r7, #4]
  return(result);
 800400c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800400e:	2b00      	cmp	r3, #0
 8004010:	bf14      	ite	ne
 8004012:	2301      	movne	r3, #1
 8004014:	2300      	moveq	r3, #0
 8004016:	b2db      	uxtb	r3, r3
}
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004028:	f001 fa30 	bl	800548c <vTaskStartScheduler>
  
  return osOK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	bd80      	pop	{r7, pc}

08004032 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004032:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004034:	b089      	sub	sp, #36	@ 0x24
 8004036:	af04      	add	r7, sp, #16
 8004038:	6078      	str	r0, [r7, #4]
 800403a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d020      	beq.n	8004086 <osThreadCreate+0x54>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01c      	beq.n	8004086 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685c      	ldr	r4, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691e      	ldr	r6, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff ffb6 	bl	8003fd0 <makeFreeRtosPriority>
 8004064:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800406e:	9202      	str	r2, [sp, #8]
 8004070:	9301      	str	r3, [sp, #4]
 8004072:	9100      	str	r1, [sp, #0]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	4632      	mov	r2, r6
 8004078:	4629      	mov	r1, r5
 800407a:	4620      	mov	r0, r4
 800407c:	f001 f820 	bl	80050c0 <xTaskCreateStatic>
 8004080:	4603      	mov	r3, r0
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e01c      	b.n	80040c0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685c      	ldr	r4, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004092:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff ff98 	bl	8003fd0 <makeFreeRtosPriority>
 80040a0:	4602      	mov	r2, r0
 80040a2:	f107 030c 	add.w	r3, r7, #12
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	9200      	str	r2, [sp, #0]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	4632      	mov	r2, r6
 80040ae:	4629      	mov	r1, r5
 80040b0:	4620      	mov	r0, r4
 80040b2:	f001 f865 	bl	8005180 <xTaskCreate>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d001      	beq.n	80040c0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80040c0:	68fb      	ldr	r3, [r7, #12]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040ca <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b084      	sub	sp, #16
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <osDelay+0x16>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	e000      	b.n	80040e2 <osDelay+0x18>
 80040e0:	2301      	movs	r3, #1
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 f99c 	bl	8005420 <vTaskDelay>
  
  return osOK;
 80040e8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b086      	sub	sp, #24
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	3303      	adds	r3, #3
 8004100:	f023 0303 	bic.w	r3, r3, #3
 8004104:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8004106:	2014      	movs	r0, #20
 8004108:	f002 f940 	bl	800638c <pvPortMalloc>
 800410c:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d046      	beq.n	80041a2 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	2200      	movs	r2, #0
 8004126:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f002 f92d 	bl	800638c <pvPortMalloc>
 8004132:	4602      	mov	r2, r0
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d02b      	beq.n	8004198 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	4618      	mov	r0, r3
 800414c:	f002 f91e 	bl	800638c <pvPortMalloc>
 8004150:	4602      	mov	r2, r0
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d011      	beq.n	8004182 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800415e:	2300      	movs	r3, #0
 8004160:	613b      	str	r3, [r7, #16]
 8004162:	e008      	b.n	8004176 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4413      	add	r3, r2
 800416c:	2200      	movs	r2, #0
 800416e:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	3301      	adds	r3, #1
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	429a      	cmp	r2, r3
 800417e:	d3f1      	bcc.n	8004164 <osPoolCreate+0x72>
 8004180:	e00f      	b.n	80041a2 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4618      	mov	r0, r3
 8004188:	f002 f9ce 	bl	8006528 <vPortFree>
        vPortFree(thePool);
 800418c:	6978      	ldr	r0, [r7, #20]
 800418e:	f002 f9cb 	bl	8006528 <vPortFree>
        thePool = NULL;
 8004192:	2300      	movs	r3, #0
 8004194:	617b      	str	r3, [r7, #20]
 8004196:	e004      	b.n	80041a2 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8004198:	6978      	ldr	r0, [r7, #20]
 800419a:	f002 f9c5 	bl	8006528 <vPortFree>
      thePool = NULL;
 800419e:	2300      	movs	r3, #0
 80041a0:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80041a2:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80041bc:	f7ff ff20 	bl	8004000 <inHandlerMode>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00e      	beq.n	80041e4 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80041c6:	f3ef 8211 	mrs	r2, BASEPRI
 80041ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ce:	f383 8811 	msr	BASEPRI, r3
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	f3bf 8f4f 	dsb	sy
 80041da:	617a      	str	r2, [r7, #20]
 80041dc:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80041de:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80041e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e2:	e001      	b.n	80041e8 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 80041e4:	f001 ffb0 	bl	8006148 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 80041e8:	2300      	movs	r3, #0
 80041ea:	61fb      	str	r3, [r7, #28]
 80041ec:	e029      	b.n	8004242 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	691a      	ldr	r2, [r3, #16]
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	4413      	add	r3, r2
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6892      	ldr	r2, [r2, #8]
 80041fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80041fe:	fb01 f202 	mul.w	r2, r1, r2
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	4413      	add	r3, r2
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d113      	bne.n	800423c <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	4413      	add	r3, r2
 800421c:	2201      	movs	r2, #1
 800421e:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4619      	mov	r1, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	fb02 f303 	mul.w	r3, r2, r3
 8004230:	440b      	add	r3, r1
 8004232:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	611a      	str	r2, [r3, #16]
      break;
 800423a:	e007      	b.n	800424c <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	3301      	adds	r3, #1
 8004240:	61fb      	str	r3, [r7, #28]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	429a      	cmp	r2, r3
 800424a:	d3d0      	bcc.n	80041ee <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800424c:	f7ff fed8 	bl	8004000 <inHandlerMode>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8004256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004258:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004260:	e001      	b.n	8004266 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8004262:	f001 ffa3 	bl	80061ac <vPortExitCritical>
  }
  
  return p;
 8004266:	6a3b      	ldr	r3, [r7, #32]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3728      	adds	r7, #40	@ 0x28
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <osPoolFree+0x14>
    return osErrorParameter;
 8004280:	2380      	movs	r3, #128	@ 0x80
 8004282:	e030      	b.n	80042e6 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <osPoolFree+0x1e>
    return osErrorParameter;
 800428a:	2380      	movs	r3, #128	@ 0x80
 800428c:	e02b      	b.n	80042e6 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	429a      	cmp	r2, r3
 8004296:	d201      	bcs.n	800429c <osPoolFree+0x2c>
    return osErrorParameter;
 8004298:	2380      	movs	r3, #128	@ 0x80
 800429a:	e024      	b.n	80042e6 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6812      	ldr	r2, [r2, #0]
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80042b0:	fb01 f202 	mul.w	r2, r1, r2
 80042b4:	1a9b      	subs	r3, r3, r2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <osPoolFree+0x4e>
    return osErrorParameter;
 80042ba:	2380      	movs	r3, #128	@ 0x80
 80042bc:	e013      	b.n	80042e6 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c8:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d301      	bcc.n	80042d8 <osPoolFree+0x68>
    return osErrorParameter;
 80042d4:	2380      	movs	r3, #128	@ 0x80
 80042d6:	e006      	b.n	80042e6 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	2200      	movs	r2, #0
 80042e2:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80042f2:	b590      	push	{r4, r7, lr}
 80042f4:	b085      	sub	sp, #20
 80042f6:	af02      	add	r7, sp, #8
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d011      	beq.n	8004328 <osMessageCreate+0x36>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00d      	beq.n	8004328 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6818      	ldr	r0, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6859      	ldr	r1, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	2400      	movs	r4, #0
 800431e:	9400      	str	r4, [sp, #0]
 8004320:	f000 f9e2 	bl	80046e8 <xQueueGenericCreateStatic>
 8004324:	4603      	mov	r3, r0
 8004326:	e008      	b.n	800433a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	4619      	mov	r1, r3
 8004334:	f000 fa55 	bl	80047e2 <xQueueGenericCreate>
 8004338:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	bd90      	pop	{r4, r7, pc}
	...

08004344 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <osMessagePut+0x1e>
    ticks = 1;
 800435e:	2301      	movs	r3, #1
 8004360:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004362:	f7ff fe4d 	bl	8004000 <inHandlerMode>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d018      	beq.n	800439e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800436c:	f107 0210 	add.w	r2, r7, #16
 8004370:	f107 0108 	add.w	r1, r7, #8
 8004374:	2300      	movs	r3, #0
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 fb90 	bl	8004a9c <xQueueGenericSendFromISR>
 800437c:	4603      	mov	r3, r0
 800437e:	2b01      	cmp	r3, #1
 8004380:	d001      	beq.n	8004386 <osMessagePut+0x42>
      return osErrorOS;
 8004382:	23ff      	movs	r3, #255	@ 0xff
 8004384:	e018      	b.n	80043b8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d014      	beq.n	80043b6 <osMessagePut+0x72>
 800438c:	4b0c      	ldr	r3, [pc, #48]	@ (80043c0 <osMessagePut+0x7c>)
 800438e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	e00b      	b.n	80043b6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800439e:	f107 0108 	add.w	r1, r7, #8
 80043a2:	2300      	movs	r3, #0
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 fa76 	bl	8004898 <xQueueGenericSend>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d001      	beq.n	80043b6 <osMessagePut+0x72>
      return osErrorOS;
 80043b2:	23ff      	movs	r3, #255	@ 0xff
 80043b4:	e000      	b.n	80043b8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	e000ed04 	.word	0xe000ed04

080043c4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80043c4:	b590      	push	{r4, r7, lr}
 80043c6:	b08b      	sub	sp, #44	@ 0x2c
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10a      	bne.n	80043f4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80043de:	2380      	movs	r3, #128	@ 0x80
 80043e0:	617b      	str	r3, [r7, #20]
    return event;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	461c      	mov	r4, r3
 80043e6:	f107 0314 	add.w	r3, r7, #20
 80043ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80043ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80043f2:	e054      	b.n	800449e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80043f4:	2300      	movs	r3, #0
 80043f6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80043f8:	2300      	movs	r3, #0
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004402:	d103      	bne.n	800440c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004404:	f04f 33ff 	mov.w	r3, #4294967295
 8004408:	627b      	str	r3, [r7, #36]	@ 0x24
 800440a:	e009      	b.n	8004420 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d006      	beq.n	8004420 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <osMessageGet+0x5c>
      ticks = 1;
 800441c:	2301      	movs	r3, #1
 800441e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004420:	f7ff fdee 	bl	8004000 <inHandlerMode>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d01c      	beq.n	8004464 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800442a:	f107 0220 	add.w	r2, r7, #32
 800442e:	f107 0314 	add.w	r3, r7, #20
 8004432:	3304      	adds	r3, #4
 8004434:	4619      	mov	r1, r3
 8004436:	68b8      	ldr	r0, [r7, #8]
 8004438:	f000 fcb0 	bl	8004d9c <xQueueReceiveFromISR>
 800443c:	4603      	mov	r3, r0
 800443e:	2b01      	cmp	r3, #1
 8004440:	d102      	bne.n	8004448 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004442:	2310      	movs	r3, #16
 8004444:	617b      	str	r3, [r7, #20]
 8004446:	e001      	b.n	800444c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004448:	2300      	movs	r3, #0
 800444a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d01d      	beq.n	800448e <osMessageGet+0xca>
 8004452:	4b15      	ldr	r3, [pc, #84]	@ (80044a8 <osMessageGet+0xe4>)
 8004454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	e014      	b.n	800448e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004464:	f107 0314 	add.w	r3, r7, #20
 8004468:	3304      	adds	r3, #4
 800446a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446c:	4619      	mov	r1, r3
 800446e:	68b8      	ldr	r0, [r7, #8]
 8004470:	f000 fbb2 	bl	8004bd8 <xQueueReceive>
 8004474:	4603      	mov	r3, r0
 8004476:	2b01      	cmp	r3, #1
 8004478:	d102      	bne.n	8004480 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800447a:	2310      	movs	r3, #16
 800447c:	617b      	str	r3, [r7, #20]
 800447e:	e006      	b.n	800448e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <osMessageGet+0xc6>
 8004486:	2300      	movs	r3, #0
 8004488:	e000      	b.n	800448c <osMessageGet+0xc8>
 800448a:	2340      	movs	r3, #64	@ 0x40
 800448c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	461c      	mov	r4, r3
 8004492:	f107 0314 	add.w	r3, r7, #20
 8004496:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800449a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	372c      	adds	r7, #44	@ 0x2c
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd90      	pop	{r4, r7, pc}
 80044a6:	bf00      	nop
 80044a8:	e000ed04 	.word	0xe000ed04

080044ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f103 0208 	add.w	r2, r3, #8
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f04f 32ff 	mov.w	r2, #4294967295
 80044c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f103 0208 	add.w	r2, r3, #8
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f103 0208 	add.w	r2, r3, #8
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004506:	b480      	push	{r7}
 8004508:	b085      	sub	sp, #20
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
 800450e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	601a      	str	r2, [r3, #0]
}
 8004542:	bf00      	nop
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800454e:	b480      	push	{r7}
 8004550:	b085      	sub	sp, #20
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004564:	d103      	bne.n	800456e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	e00c      	b.n	8004588 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3308      	adds	r3, #8
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	e002      	b.n	800457c <vListInsert+0x2e>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	429a      	cmp	r2, r3
 8004586:	d2f6      	bcs.n	8004576 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	601a      	str	r2, [r3, #0]
}
 80045b4:	bf00      	nop
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6892      	ldr	r2, [r2, #8]
 80045d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6852      	ldr	r2, [r2, #4]
 80045e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d103      	bne.n	80045f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689a      	ldr	r2, [r3, #8]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	1e5a      	subs	r2, r3, #1
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
}
 8004608:	4618      	mov	r0, r3
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10b      	bne.n	8004640 <xQueueGenericReset+0x2c>
	__asm volatile
 8004628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462c:	f383 8811 	msr	BASEPRI, r3
 8004630:	f3bf 8f6f 	isb	sy
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	60bb      	str	r3, [r7, #8]
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	e7fd      	b.n	800463c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004640:	f001 fd82 	bl	8006148 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464c:	68f9      	ldr	r1, [r7, #12]
 800464e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004650:	fb01 f303 	mul.w	r3, r1, r3
 8004654:	441a      	add	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	3b01      	subs	r3, #1
 8004672:	68f9      	ldr	r1, [r7, #12]
 8004674:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004676:	fb01 f303 	mul.w	r3, r1, r3
 800467a:	441a      	add	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	22ff      	movs	r2, #255	@ 0xff
 8004684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	22ff      	movs	r2, #255	@ 0xff
 800468c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d114      	bne.n	80046c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d01a      	beq.n	80046d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	3310      	adds	r3, #16
 80046a2:	4618      	mov	r0, r3
 80046a4:	f001 f94c 	bl	8005940 <xTaskRemoveFromEventList>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d012      	beq.n	80046d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <xQueueGenericReset+0xd0>)
 80046b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	e009      	b.n	80046d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	3310      	adds	r3, #16
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff fef1 	bl	80044ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	3324      	adds	r3, #36	@ 0x24
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7ff feec 	bl	80044ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80046d4:	f001 fd6a 	bl	80061ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80046d8:	2301      	movs	r3, #1
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	e000ed04 	.word	0xe000ed04

080046e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08e      	sub	sp, #56	@ 0x38
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10b      	bne.n	8004732 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800471a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471e:	f383 8811 	msr	BASEPRI, r3
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	f3bf 8f4f 	dsb	sy
 800472a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800472c:	bf00      	nop
 800472e:	bf00      	nop
 8004730:	e7fd      	b.n	800472e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <xQueueGenericCreateStatic+0x56>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <xQueueGenericCreateStatic+0x5a>
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <xQueueGenericCreateStatic+0x5c>
 8004742:	2300      	movs	r3, #0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10b      	bne.n	8004760 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474c:	f383 8811 	msr	BASEPRI, r3
 8004750:	f3bf 8f6f 	isb	sy
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	623b      	str	r3, [r7, #32]
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d102      	bne.n	800476c <xQueueGenericCreateStatic+0x84>
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <xQueueGenericCreateStatic+0x88>
 800476c:	2301      	movs	r3, #1
 800476e:	e000      	b.n	8004772 <xQueueGenericCreateStatic+0x8a>
 8004770:	2300      	movs	r3, #0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	61fb      	str	r3, [r7, #28]
}
 8004788:	bf00      	nop
 800478a:	bf00      	nop
 800478c:	e7fd      	b.n	800478a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800478e:	2348      	movs	r3, #72	@ 0x48
 8004790:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b48      	cmp	r3, #72	@ 0x48
 8004796:	d00b      	beq.n	80047b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	61bb      	str	r3, [r7, #24]
}
 80047aa:	bf00      	nop
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80047b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80047b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00d      	beq.n	80047d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80047bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80047c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	4613      	mov	r3, r2
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	68b9      	ldr	r1, [r7, #8]
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f840 	bl	8004858 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80047d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80047da:	4618      	mov	r0, r3
 80047dc:	3730      	adds	r7, #48	@ 0x30
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b08a      	sub	sp, #40	@ 0x28
 80047e6:	af02      	add	r7, sp, #8
 80047e8:	60f8      	str	r0, [r7, #12]
 80047ea:	60b9      	str	r1, [r7, #8]
 80047ec:	4613      	mov	r3, r2
 80047ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <xQueueGenericCreate+0x2c>
	__asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	613b      	str	r3, [r7, #16]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	3348      	adds	r3, #72	@ 0x48
 800481c:	4618      	mov	r0, r3
 800481e:	f001 fdb5 	bl	800638c <pvPortMalloc>
 8004822:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d011      	beq.n	800484e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	3348      	adds	r3, #72	@ 0x48
 8004832:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800483c:	79fa      	ldrb	r2, [r7, #7]
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	9300      	str	r3, [sp, #0]
 8004842:	4613      	mov	r3, r2
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	68b9      	ldr	r1, [r7, #8]
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f805 	bl	8004858 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800484e:	69bb      	ldr	r3, [r7, #24]
	}
 8004850:	4618      	mov	r0, r3
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d103      	bne.n	8004874 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e002      	b.n	800487a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004886:	2101      	movs	r1, #1
 8004888:	69b8      	ldr	r0, [r7, #24]
 800488a:	f7ff fec3 	bl	8004614 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800488e:	bf00      	nop
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08e      	sub	sp, #56	@ 0x38
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048a6:	2300      	movs	r3, #0
 80048a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10b      	bne.n	80048cc <xQueueGenericSend+0x34>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048c6:	bf00      	nop
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d103      	bne.n	80048da <xQueueGenericSend+0x42>
 80048d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <xQueueGenericSend+0x46>
 80048da:	2301      	movs	r3, #1
 80048dc:	e000      	b.n	80048e0 <xQueueGenericSend+0x48>
 80048de:	2300      	movs	r3, #0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10b      	bne.n	80048fc <xQueueGenericSend+0x64>
	__asm volatile
 80048e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048f6:	bf00      	nop
 80048f8:	bf00      	nop
 80048fa:	e7fd      	b.n	80048f8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d103      	bne.n	800490a <xQueueGenericSend+0x72>
 8004902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <xQueueGenericSend+0x76>
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <xQueueGenericSend+0x78>
 800490e:	2300      	movs	r3, #0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10b      	bne.n	800492c <xQueueGenericSend+0x94>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	623b      	str	r3, [r7, #32]
}
 8004926:	bf00      	nop
 8004928:	bf00      	nop
 800492a:	e7fd      	b.n	8004928 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800492c:	f001 f9ce 	bl	8005ccc <xTaskGetSchedulerState>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d102      	bne.n	800493c <xQueueGenericSend+0xa4>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <xQueueGenericSend+0xa8>
 800493c:	2301      	movs	r3, #1
 800493e:	e000      	b.n	8004942 <xQueueGenericSend+0xaa>
 8004940:	2300      	movs	r3, #0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10b      	bne.n	800495e <xQueueGenericSend+0xc6>
	__asm volatile
 8004946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800494a:	f383 8811 	msr	BASEPRI, r3
 800494e:	f3bf 8f6f 	isb	sy
 8004952:	f3bf 8f4f 	dsb	sy
 8004956:	61fb      	str	r3, [r7, #28]
}
 8004958:	bf00      	nop
 800495a:	bf00      	nop
 800495c:	e7fd      	b.n	800495a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800495e:	f001 fbf3 	bl	8006148 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800496a:	429a      	cmp	r2, r3
 800496c:	d302      	bcc.n	8004974 <xQueueGenericSend+0xdc>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b02      	cmp	r3, #2
 8004972:	d129      	bne.n	80049c8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	68b9      	ldr	r1, [r7, #8]
 8004978:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800497a:	f000 fa91 	bl	8004ea0 <prvCopyDataToQueue>
 800497e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004984:	2b00      	cmp	r3, #0
 8004986:	d010      	beq.n	80049aa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	3324      	adds	r3, #36	@ 0x24
 800498c:	4618      	mov	r0, r3
 800498e:	f000 ffd7 	bl	8005940 <xTaskRemoveFromEventList>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d013      	beq.n	80049c0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004998:	4b3f      	ldr	r3, [pc, #252]	@ (8004a98 <xQueueGenericSend+0x200>)
 800499a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	e00a      	b.n	80049c0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d007      	beq.n	80049c0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049b0:	4b39      	ldr	r3, [pc, #228]	@ (8004a98 <xQueueGenericSend+0x200>)
 80049b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049c0:	f001 fbf4 	bl	80061ac <vPortExitCritical>
				return pdPASS;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e063      	b.n	8004a90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d103      	bne.n	80049d6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049ce:	f001 fbed 	bl	80061ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049d2:	2300      	movs	r3, #0
 80049d4:	e05c      	b.n	8004a90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d106      	bne.n	80049ea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049dc:	f107 0314 	add.w	r3, r7, #20
 80049e0:	4618      	mov	r0, r3
 80049e2:	f001 f811 	bl	8005a08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049e6:	2301      	movs	r3, #1
 80049e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049ea:	f001 fbdf 	bl	80061ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049ee:	f000 fdb7 	bl	8005560 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049f2:	f001 fba9 	bl	8006148 <vPortEnterCritical>
 80049f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049fc:	b25b      	sxtb	r3, r3
 80049fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a02:	d103      	bne.n	8004a0c <xQueueGenericSend+0x174>
 8004a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a12:	b25b      	sxtb	r3, r3
 8004a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a18:	d103      	bne.n	8004a22 <xQueueGenericSend+0x18a>
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a22:	f001 fbc3 	bl	80061ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a26:	1d3a      	adds	r2, r7, #4
 8004a28:	f107 0314 	add.w	r3, r7, #20
 8004a2c:	4611      	mov	r1, r2
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f001 f800 	bl	8005a34 <xTaskCheckForTimeOut>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d124      	bne.n	8004a84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a3c:	f000 fb28 	bl	8005090 <prvIsQueueFull>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d018      	beq.n	8004a78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a48:	3310      	adds	r3, #16
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 ff50 	bl	80058f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a56:	f000 fab3 	bl	8004fc0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a5a:	f000 fd8f 	bl	800557c <xTaskResumeAll>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f47f af7c 	bne.w	800495e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004a66:	4b0c      	ldr	r3, [pc, #48]	@ (8004a98 <xQueueGenericSend+0x200>)
 8004a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a6c:	601a      	str	r2, [r3, #0]
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	f3bf 8f6f 	isb	sy
 8004a76:	e772      	b.n	800495e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a7a:	f000 faa1 	bl	8004fc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a7e:	f000 fd7d 	bl	800557c <xTaskResumeAll>
 8004a82:	e76c      	b.n	800495e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a86:	f000 fa9b 	bl	8004fc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a8a:	f000 fd77 	bl	800557c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3738      	adds	r7, #56	@ 0x38
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	e000ed04 	.word	0xe000ed04

08004a9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b090      	sub	sp, #64	@ 0x40
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10b      	bne.n	8004acc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab8:	f383 8811 	msr	BASEPRI, r3
 8004abc:	f3bf 8f6f 	isb	sy
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ac6:	bf00      	nop
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d103      	bne.n	8004ada <xQueueGenericSendFromISR+0x3e>
 8004ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <xQueueGenericSendFromISR+0x42>
 8004ada:	2301      	movs	r3, #1
 8004adc:	e000      	b.n	8004ae0 <xQueueGenericSendFromISR+0x44>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae8:	f383 8811 	msr	BASEPRI, r3
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	f3bf 8f4f 	dsb	sy
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004af6:	bf00      	nop
 8004af8:	bf00      	nop
 8004afa:	e7fd      	b.n	8004af8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d103      	bne.n	8004b0a <xQueueGenericSendFromISR+0x6e>
 8004b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <xQueueGenericSendFromISR+0x72>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e000      	b.n	8004b10 <xQueueGenericSendFromISR+0x74>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10b      	bne.n	8004b2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	623b      	str	r3, [r7, #32]
}
 8004b26:	bf00      	nop
 8004b28:	bf00      	nop
 8004b2a:	e7fd      	b.n	8004b28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b2c:	f001 fbec 	bl	8006308 <vPortValidateInterruptPriority>
	__asm volatile
 8004b30:	f3ef 8211 	mrs	r2, BASEPRI
 8004b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b38:	f383 8811 	msr	BASEPRI, r3
 8004b3c:	f3bf 8f6f 	isb	sy
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	61fa      	str	r2, [r7, #28]
 8004b46:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8004b48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d302      	bcc.n	8004b5e <xQueueGenericSendFromISR+0xc2>
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d12f      	bne.n	8004bbe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	68b9      	ldr	r1, [r7, #8]
 8004b72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b74:	f000 f994 	bl	8004ea0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b80:	d112      	bne.n	8004ba8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d016      	beq.n	8004bb8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8c:	3324      	adds	r3, #36	@ 0x24
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fed6 	bl	8005940 <xTaskRemoveFromEventList>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00e      	beq.n	8004bb8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00b      	beq.n	8004bb8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]
 8004ba6:	e007      	b.n	8004bb8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ba8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004bac:	3301      	adds	r3, #1
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	b25a      	sxtb	r2, r3
 8004bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004bbc:	e001      	b.n	8004bc2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc4:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f383 8811 	msr	BASEPRI, r3
}
 8004bcc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3740      	adds	r7, #64	@ 0x40
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b08c      	sub	sp, #48	@ 0x30
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004be4:	2300      	movs	r3, #0
 8004be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10b      	bne.n	8004c0a <xQueueReceive+0x32>
	__asm volatile
 8004bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf6:	f383 8811 	msr	BASEPRI, r3
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	623b      	str	r3, [r7, #32]
}
 8004c04:	bf00      	nop
 8004c06:	bf00      	nop
 8004c08:	e7fd      	b.n	8004c06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d103      	bne.n	8004c18 <xQueueReceive+0x40>
 8004c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <xQueueReceive+0x44>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <xQueueReceive+0x46>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d10b      	bne.n	8004c3a <xQueueReceive+0x62>
	__asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	61fb      	str	r3, [r7, #28]
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c3a:	f001 f847 	bl	8005ccc <xTaskGetSchedulerState>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d102      	bne.n	8004c4a <xQueueReceive+0x72>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <xQueueReceive+0x76>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <xQueueReceive+0x78>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d10b      	bne.n	8004c6c <xQueueReceive+0x94>
	__asm volatile
 8004c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c58:	f383 8811 	msr	BASEPRI, r3
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	61bb      	str	r3, [r7, #24]
}
 8004c66:	bf00      	nop
 8004c68:	bf00      	nop
 8004c6a:	e7fd      	b.n	8004c68 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c6c:	f001 fa6c 	bl	8006148 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01f      	beq.n	8004cbc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c7c:	68b9      	ldr	r1, [r7, #8]
 8004c7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c80:	f000 f978 	bl	8004f74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	1e5a      	subs	r2, r3, #1
 8004c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00f      	beq.n	8004cb4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c96:	3310      	adds	r3, #16
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fe51 	bl	8005940 <xTaskRemoveFromEventList>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d007      	beq.n	8004cb4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ca4:	4b3c      	ldr	r3, [pc, #240]	@ (8004d98 <xQueueReceive+0x1c0>)
 8004ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004cb4:	f001 fa7a 	bl	80061ac <vPortExitCritical>
				return pdPASS;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e069      	b.n	8004d90 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d103      	bne.n	8004cca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cc2:	f001 fa73 	bl	80061ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	e062      	b.n	8004d90 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d106      	bne.n	8004cde <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cd0:	f107 0310 	add.w	r3, r7, #16
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f000 fe97 	bl	8005a08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cde:	f001 fa65 	bl	80061ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ce2:	f000 fc3d 	bl	8005560 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ce6:	f001 fa2f 	bl	8006148 <vPortEnterCritical>
 8004cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cf0:	b25b      	sxtb	r3, r3
 8004cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf6:	d103      	bne.n	8004d00 <xQueueReceive+0x128>
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d06:	b25b      	sxtb	r3, r3
 8004d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0c:	d103      	bne.n	8004d16 <xQueueReceive+0x13e>
 8004d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d16:	f001 fa49 	bl	80061ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d1a:	1d3a      	adds	r2, r7, #4
 8004d1c:	f107 0310 	add.w	r3, r7, #16
 8004d20:	4611      	mov	r1, r2
 8004d22:	4618      	mov	r0, r3
 8004d24:	f000 fe86 	bl	8005a34 <xTaskCheckForTimeOut>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d123      	bne.n	8004d76 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d30:	f000 f998 	bl	8005064 <prvIsQueueEmpty>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d017      	beq.n	8004d6a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d3c:	3324      	adds	r3, #36	@ 0x24
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	4611      	mov	r1, r2
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 fdd6 	bl	80058f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d4a:	f000 f939 	bl	8004fc0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d4e:	f000 fc15 	bl	800557c <xTaskResumeAll>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d189      	bne.n	8004c6c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004d58:	4b0f      	ldr	r3, [pc, #60]	@ (8004d98 <xQueueReceive+0x1c0>)
 8004d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	e780      	b.n	8004c6c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d6c:	f000 f928 	bl	8004fc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d70:	f000 fc04 	bl	800557c <xTaskResumeAll>
 8004d74:	e77a      	b.n	8004c6c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d78:	f000 f922 	bl	8004fc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d7c:	f000 fbfe 	bl	800557c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d82:	f000 f96f 	bl	8005064 <prvIsQueueEmpty>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f43f af6f 	beq.w	8004c6c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3730      	adds	r7, #48	@ 0x30
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	e000ed04 	.word	0xe000ed04

08004d9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08e      	sub	sp, #56	@ 0x38
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10b      	bne.n	8004dca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db6:	f383 8811 	msr	BASEPRI, r3
 8004dba:	f3bf 8f6f 	isb	sy
 8004dbe:	f3bf 8f4f 	dsb	sy
 8004dc2:	623b      	str	r3, [r7, #32]
}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop
 8004dc8:	e7fd      	b.n	8004dc6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d103      	bne.n	8004dd8 <xQueueReceiveFromISR+0x3c>
 8004dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <xQueueReceiveFromISR+0x40>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e000      	b.n	8004dde <xQueueReceiveFromISR+0x42>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10b      	bne.n	8004dfa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	61fb      	str	r3, [r7, #28]
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	e7fd      	b.n	8004df6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004dfa:	f001 fa85 	bl	8006308 <vPortValidateInterruptPriority>
	__asm volatile
 8004dfe:	f3ef 8211 	mrs	r2, BASEPRI
 8004e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e06:	f383 8811 	msr	BASEPRI, r3
 8004e0a:	f3bf 8f6f 	isb	sy
 8004e0e:	f3bf 8f4f 	dsb	sy
 8004e12:	61ba      	str	r2, [r7, #24]
 8004e14:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004e16:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d02f      	beq.n	8004e86 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e30:	68b9      	ldr	r1, [r7, #8]
 8004e32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e34:	f000 f89e 	bl	8004f74 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	1e5a      	subs	r2, r3, #1
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004e40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e48:	d112      	bne.n	8004e70 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d016      	beq.n	8004e80 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e54:	3310      	adds	r3, #16
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fd72 	bl	8005940 <xTaskRemoveFromEventList>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00e      	beq.n	8004e80 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	e007      	b.n	8004e80 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004e70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e74:	3301      	adds	r3, #1
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	b25a      	sxtb	r2, r3
 8004e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004e80:	2301      	movs	r3, #1
 8004e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e84:	e001      	b.n	8004e8a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004e86:	2300      	movs	r3, #0
 8004e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e8c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f383 8811 	msr	BASEPRI, r3
}
 8004e94:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3738      	adds	r7, #56	@ 0x38
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10d      	bne.n	8004eda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d14d      	bne.n	8004f62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 ff1c 	bl	8005d08 <xTaskPriorityDisinherit>
 8004ed0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	609a      	str	r2, [r3, #8]
 8004ed8:	e043      	b.n	8004f62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d119      	bne.n	8004f14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6858      	ldr	r0, [r3, #4]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	461a      	mov	r2, r3
 8004eea:	68b9      	ldr	r1, [r7, #8]
 8004eec:	f001 ff41 	bl	8006d72 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef8:	441a      	add	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d32b      	bcc.n	8004f62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	605a      	str	r2, [r3, #4]
 8004f12:	e026      	b.n	8004f62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	68d8      	ldr	r0, [r3, #12]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	68b9      	ldr	r1, [r7, #8]
 8004f20:	f001 ff27 	bl	8006d72 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2c:	425b      	negs	r3, r3
 8004f2e:	441a      	add	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d207      	bcs.n	8004f50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f48:	425b      	negs	r3, r3
 8004f4a:	441a      	add	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d105      	bne.n	8004f62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004f6a:	697b      	ldr	r3, [r7, #20]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3718      	adds	r7, #24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d018      	beq.n	8004fb8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8e:	441a      	add	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68da      	ldr	r2, [r3, #12]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d303      	bcc.n	8004fa8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68d9      	ldr	r1, [r3, #12]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	6838      	ldr	r0, [r7, #0]
 8004fb4:	f001 fedd 	bl	8006d72 <memcpy>
	}
}
 8004fb8:	bf00      	nop
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004fc8:	f001 f8be 	bl	8006148 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fd2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fd4:	e011      	b.n	8004ffa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d012      	beq.n	8005004 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	3324      	adds	r3, #36	@ 0x24
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fcac 	bl	8005940 <xTaskRemoveFromEventList>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004fee:	f000 fd85 	bl	8005afc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ff2:	7bfb      	ldrb	r3, [r7, #15]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	dce9      	bgt.n	8004fd6 <prvUnlockQueue+0x16>
 8005002:	e000      	b.n	8005006 <prvUnlockQueue+0x46>
					break;
 8005004:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	22ff      	movs	r2, #255	@ 0xff
 800500a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800500e:	f001 f8cd 	bl	80061ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005012:	f001 f899 	bl	8006148 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800501c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800501e:	e011      	b.n	8005044 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d012      	beq.n	800504e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	3310      	adds	r3, #16
 800502c:	4618      	mov	r0, r3
 800502e:	f000 fc87 	bl	8005940 <xTaskRemoveFromEventList>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005038:	f000 fd60 	bl	8005afc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800503c:	7bbb      	ldrb	r3, [r7, #14]
 800503e:	3b01      	subs	r3, #1
 8005040:	b2db      	uxtb	r3, r3
 8005042:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005044:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005048:	2b00      	cmp	r3, #0
 800504a:	dce9      	bgt.n	8005020 <prvUnlockQueue+0x60>
 800504c:	e000      	b.n	8005050 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800504e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	22ff      	movs	r2, #255	@ 0xff
 8005054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005058:	f001 f8a8 	bl	80061ac <vPortExitCritical>
}
 800505c:	bf00      	nop
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800506c:	f001 f86c 	bl	8006148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005074:	2b00      	cmp	r3, #0
 8005076:	d102      	bne.n	800507e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005078:	2301      	movs	r3, #1
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	e001      	b.n	8005082 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005082:	f001 f893 	bl	80061ac <vPortExitCritical>

	return xReturn;
 8005086:	68fb      	ldr	r3, [r7, #12]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005098:	f001 f856 	bl	8006148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d102      	bne.n	80050ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80050a8:	2301      	movs	r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	e001      	b.n	80050b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050b2:	f001 f87b 	bl	80061ac <vPortExitCritical>

	return xReturn;
 80050b6:	68fb      	ldr	r3, [r7, #12]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3710      	adds	r7, #16
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08e      	sub	sp, #56	@ 0x38
 80050c4:	af04      	add	r7, sp, #16
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	623b      	str	r3, [r7, #32]
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <xTaskCreateStatic+0x4a>
	__asm volatile
 80050f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	61fb      	str	r3, [r7, #28]
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	e7fd      	b.n	8005106 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800510a:	23a0      	movs	r3, #160	@ 0xa0
 800510c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	2ba0      	cmp	r3, #160	@ 0xa0
 8005112:	d00b      	beq.n	800512c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	61bb      	str	r3, [r7, #24]
}
 8005126:	bf00      	nop
 8005128:	bf00      	nop
 800512a:	e7fd      	b.n	8005128 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800512c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800512e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01e      	beq.n	8005172 <xTaskCreateStatic+0xb2>
 8005134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005136:	2b00      	cmp	r3, #0
 8005138:	d01b      	beq.n	8005172 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800513a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800513c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800513e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005140:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005142:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	2202      	movs	r2, #2
 8005148:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800514c:	2300      	movs	r3, #0
 800514e:	9303      	str	r3, [sp, #12]
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	9302      	str	r3, [sp, #8]
 8005154:	f107 0314 	add.w	r3, r7, #20
 8005158:	9301      	str	r3, [sp, #4]
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f851 	bl	800520c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800516a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800516c:	f000 f8ee 	bl	800534c <prvAddNewTaskToReadyList>
 8005170:	e001      	b.n	8005176 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005176:	697b      	ldr	r3, [r7, #20]
	}
 8005178:	4618      	mov	r0, r3
 800517a:	3728      	adds	r7, #40	@ 0x28
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08c      	sub	sp, #48	@ 0x30
 8005184:	af04      	add	r7, sp, #16
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	4613      	mov	r3, r2
 800518e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005190:	88fb      	ldrh	r3, [r7, #6]
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4618      	mov	r0, r3
 8005196:	f001 f8f9 	bl	800638c <pvPortMalloc>
 800519a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00e      	beq.n	80051c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051a2:	20a0      	movs	r0, #160	@ 0xa0
 80051a4:	f001 f8f2 	bl	800638c <pvPortMalloc>
 80051a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80051b6:	e005      	b.n	80051c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051b8:	6978      	ldr	r0, [r7, #20]
 80051ba:	f001 f9b5 	bl	8006528 <vPortFree>
 80051be:	e001      	b.n	80051c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051c0:	2300      	movs	r3, #0
 80051c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d017      	beq.n	80051fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051d2:	88fa      	ldrh	r2, [r7, #6]
 80051d4:	2300      	movs	r3, #0
 80051d6:	9303      	str	r3, [sp, #12]
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	9302      	str	r3, [sp, #8]
 80051dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051de:	9301      	str	r3, [sp, #4]
 80051e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f80f 	bl	800520c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051ee:	69f8      	ldr	r0, [r7, #28]
 80051f0:	f000 f8ac 	bl	800534c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051f4:	2301      	movs	r3, #1
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e002      	b.n	8005200 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80051fa:	f04f 33ff 	mov.w	r3, #4294967295
 80051fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005200:	69bb      	ldr	r3, [r7, #24]
	}
 8005202:	4618      	mov	r0, r3
 8005204:	3720      	adds	r7, #32
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005224:	3b01      	subs	r3, #1
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	f023 0307 	bic.w	r3, r3, #7
 8005232:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00b      	beq.n	8005256 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	617b      	str	r3, [r7, #20]
}
 8005250:	bf00      	nop
 8005252:	bf00      	nop
 8005254:	e7fd      	b.n	8005252 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d01f      	beq.n	800529c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800525c:	2300      	movs	r3, #0
 800525e:	61fb      	str	r3, [r7, #28]
 8005260:	e012      	b.n	8005288 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	4413      	add	r3, r2
 8005268:	7819      	ldrb	r1, [r3, #0]
 800526a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	4413      	add	r3, r2
 8005270:	3334      	adds	r3, #52	@ 0x34
 8005272:	460a      	mov	r2, r1
 8005274:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	4413      	add	r3, r2
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	3301      	adds	r3, #1
 8005286:	61fb      	str	r3, [r7, #28]
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	2b0f      	cmp	r3, #15
 800528c:	d9e9      	bls.n	8005262 <prvInitialiseNewTask+0x56>
 800528e:	e000      	b.n	8005292 <prvInitialiseNewTask+0x86>
			{
				break;
 8005290:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800529a:	e003      	b.n	80052a4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d901      	bls.n	80052ae <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052aa:	2306      	movs	r3, #6
 80052ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	2200      	movs	r2, #0
 80052be:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c2:	3304      	adds	r3, #4
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff f911 	bl	80044ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	3318      	adds	r3, #24
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff f90c 	bl	80044ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052dc:	f1c3 0207 	rsb	r2, r3, #7
 80052e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ec:	2200      	movs	r2, #0
 80052ee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	334c      	adds	r3, #76	@ 0x4c
 80052fe:	224c      	movs	r2, #76	@ 0x4c
 8005300:	2100      	movs	r1, #0
 8005302:	4618      	mov	r0, r3
 8005304:	f001 fc5c 	bl	8006bc0 <memset>
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	4a0d      	ldr	r2, [pc, #52]	@ (8005340 <prvInitialiseNewTask+0x134>)
 800530c:	651a      	str	r2, [r3, #80]	@ 0x50
 800530e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005310:	4a0c      	ldr	r2, [pc, #48]	@ (8005344 <prvInitialiseNewTask+0x138>)
 8005312:	655a      	str	r2, [r3, #84]	@ 0x54
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	4a0c      	ldr	r2, [pc, #48]	@ (8005348 <prvInitialiseNewTask+0x13c>)
 8005318:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	68f9      	ldr	r1, [r7, #12]
 800531e:	69b8      	ldr	r0, [r7, #24]
 8005320:	f000 fde0 	bl	8005ee4 <pxPortInitialiseStack>
 8005324:	4602      	mov	r2, r0
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800532a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005334:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005336:	bf00      	nop
 8005338:	3720      	adds	r7, #32
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20004218 	.word	0x20004218
 8005344:	20004280 	.word	0x20004280
 8005348:	200042e8 	.word	0x200042e8

0800534c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005354:	f000 fef8 	bl	8006148 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005358:	4b2a      	ldr	r3, [pc, #168]	@ (8005404 <prvAddNewTaskToReadyList+0xb8>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3301      	adds	r3, #1
 800535e:	4a29      	ldr	r2, [pc, #164]	@ (8005404 <prvAddNewTaskToReadyList+0xb8>)
 8005360:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005362:	4b29      	ldr	r3, [pc, #164]	@ (8005408 <prvAddNewTaskToReadyList+0xbc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800536a:	4a27      	ldr	r2, [pc, #156]	@ (8005408 <prvAddNewTaskToReadyList+0xbc>)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005370:	4b24      	ldr	r3, [pc, #144]	@ (8005404 <prvAddNewTaskToReadyList+0xb8>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d110      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005378:	f000 fbe4 	bl	8005b44 <prvInitialiseTaskLists>
 800537c:	e00d      	b.n	800539a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800537e:	4b23      	ldr	r3, [pc, #140]	@ (800540c <prvAddNewTaskToReadyList+0xc0>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005386:	4b20      	ldr	r3, [pc, #128]	@ (8005408 <prvAddNewTaskToReadyList+0xbc>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005390:	429a      	cmp	r2, r3
 8005392:	d802      	bhi.n	800539a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005394:	4a1c      	ldr	r2, [pc, #112]	@ (8005408 <prvAddNewTaskToReadyList+0xbc>)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800539a:	4b1d      	ldr	r3, [pc, #116]	@ (8005410 <prvAddNewTaskToReadyList+0xc4>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005410 <prvAddNewTaskToReadyList+0xc4>)
 80053a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a8:	2201      	movs	r2, #1
 80053aa:	409a      	lsls	r2, r3
 80053ac:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	4a18      	ldr	r2, [pc, #96]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ba:	4613      	mov	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4a15      	ldr	r2, [pc, #84]	@ (8005418 <prvAddNewTaskToReadyList+0xcc>)
 80053c4:	441a      	add	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f7ff f89a 	bl	8004506 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053d2:	f000 feeb 	bl	80061ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053d6:	4b0d      	ldr	r3, [pc, #52]	@ (800540c <prvAddNewTaskToReadyList+0xc0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00e      	beq.n	80053fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053de:	4b0a      	ldr	r3, [pc, #40]	@ (8005408 <prvAddNewTaskToReadyList+0xbc>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d207      	bcs.n	80053fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053ec:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <prvAddNewTaskToReadyList+0xd0>)
 80053ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053f2:	601a      	str	r2, [r3, #0]
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053fc:	bf00      	nop
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	200005c4 	.word	0x200005c4
 8005408:	200004c4 	.word	0x200004c4
 800540c:	200005d0 	.word	0x200005d0
 8005410:	200005e0 	.word	0x200005e0
 8005414:	200005cc 	.word	0x200005cc
 8005418:	200004c8 	.word	0x200004c8
 800541c:	e000ed04 	.word	0xe000ed04

08005420 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d018      	beq.n	8005464 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005432:	4b14      	ldr	r3, [pc, #80]	@ (8005484 <vTaskDelay+0x64>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <vTaskDelay+0x32>
	__asm volatile
 800543a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	60bb      	str	r3, [r7, #8]
}
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	e7fd      	b.n	800544e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005452:	f000 f885 	bl	8005560 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005456:	2100      	movs	r1, #0
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 fcdd 	bl	8005e18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800545e:	f000 f88d 	bl	800557c <xTaskResumeAll>
 8005462:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d107      	bne.n	800547a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800546a:	4b07      	ldr	r3, [pc, #28]	@ (8005488 <vTaskDelay+0x68>)
 800546c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800547a:	bf00      	nop
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	200005ec 	.word	0x200005ec
 8005488:	e000ed04 	.word	0xe000ed04

0800548c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b08a      	sub	sp, #40	@ 0x28
 8005490:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005492:	2300      	movs	r3, #0
 8005494:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005496:	2300      	movs	r3, #0
 8005498:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800549a:	463a      	mov	r2, r7
 800549c:	1d39      	adds	r1, r7, #4
 800549e:	f107 0308 	add.w	r3, r7, #8
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fb f882 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054a8:	6839      	ldr	r1, [r7, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	9202      	str	r2, [sp, #8]
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	2300      	movs	r3, #0
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	2300      	movs	r3, #0
 80054b8:	460a      	mov	r2, r1
 80054ba:	4921      	ldr	r1, [pc, #132]	@ (8005540 <vTaskStartScheduler+0xb4>)
 80054bc:	4821      	ldr	r0, [pc, #132]	@ (8005544 <vTaskStartScheduler+0xb8>)
 80054be:	f7ff fdff 	bl	80050c0 <xTaskCreateStatic>
 80054c2:	4603      	mov	r3, r0
 80054c4:	4a20      	ldr	r2, [pc, #128]	@ (8005548 <vTaskStartScheduler+0xbc>)
 80054c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054c8:	4b1f      	ldr	r3, [pc, #124]	@ (8005548 <vTaskStartScheduler+0xbc>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054d0:	2301      	movs	r3, #1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	e001      	b.n	80054da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d11b      	bne.n	8005518 <vTaskStartScheduler+0x8c>
	__asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	613b      	str	r3, [r7, #16]
}
 80054f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054f4:	4b15      	ldr	r3, [pc, #84]	@ (800554c <vTaskStartScheduler+0xc0>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	334c      	adds	r3, #76	@ 0x4c
 80054fa:	4a15      	ldr	r2, [pc, #84]	@ (8005550 <vTaskStartScheduler+0xc4>)
 80054fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054fe:	4b15      	ldr	r3, [pc, #84]	@ (8005554 <vTaskStartScheduler+0xc8>)
 8005500:	f04f 32ff 	mov.w	r2, #4294967295
 8005504:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005506:	4b14      	ldr	r3, [pc, #80]	@ (8005558 <vTaskStartScheduler+0xcc>)
 8005508:	2201      	movs	r2, #1
 800550a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800550c:	4b13      	ldr	r3, [pc, #76]	@ (800555c <vTaskStartScheduler+0xd0>)
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005512:	f000 fd75 	bl	8006000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005516:	e00f      	b.n	8005538 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d10b      	bne.n	8005538 <vTaskStartScheduler+0xac>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	60fb      	str	r3, [r7, #12]
}
 8005532:	bf00      	nop
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <vTaskStartScheduler+0xa8>
}
 8005538:	bf00      	nop
 800553a:	3718      	adds	r7, #24
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	08007f00 	.word	0x08007f00
 8005544:	08005b15 	.word	0x08005b15
 8005548:	200005e8 	.word	0x200005e8
 800554c:	200004c4 	.word	0x200004c4
 8005550:	20000020 	.word	0x20000020
 8005554:	200005e4 	.word	0x200005e4
 8005558:	200005d0 	.word	0x200005d0
 800555c:	200005c8 	.word	0x200005c8

08005560 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005560:	b480      	push	{r7}
 8005562:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005564:	4b04      	ldr	r3, [pc, #16]	@ (8005578 <vTaskSuspendAll+0x18>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3301      	adds	r3, #1
 800556a:	4a03      	ldr	r2, [pc, #12]	@ (8005578 <vTaskSuspendAll+0x18>)
 800556c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800556e:	bf00      	nop
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	200005ec 	.word	0x200005ec

0800557c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005582:	2300      	movs	r3, #0
 8005584:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005586:	2300      	movs	r3, #0
 8005588:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800558a:	4b42      	ldr	r3, [pc, #264]	@ (8005694 <xTaskResumeAll+0x118>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10b      	bne.n	80055aa <xTaskResumeAll+0x2e>
	__asm volatile
 8005592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005596:	f383 8811 	msr	BASEPRI, r3
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	603b      	str	r3, [r7, #0]
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	e7fd      	b.n	80055a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055aa:	f000 fdcd 	bl	8006148 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055ae:	4b39      	ldr	r3, [pc, #228]	@ (8005694 <xTaskResumeAll+0x118>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	4a37      	ldr	r2, [pc, #220]	@ (8005694 <xTaskResumeAll+0x118>)
 80055b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055b8:	4b36      	ldr	r3, [pc, #216]	@ (8005694 <xTaskResumeAll+0x118>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d161      	bne.n	8005684 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055c0:	4b35      	ldr	r3, [pc, #212]	@ (8005698 <xTaskResumeAll+0x11c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d05d      	beq.n	8005684 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055c8:	e02e      	b.n	8005628 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055ca:	4b34      	ldr	r3, [pc, #208]	@ (800569c <xTaskResumeAll+0x120>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	3318      	adds	r3, #24
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fe fff2 	bl	80045c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	3304      	adds	r3, #4
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fe ffed 	bl	80045c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ea:	2201      	movs	r2, #1
 80055ec:	409a      	lsls	r2, r3
 80055ee:	4b2c      	ldr	r3, [pc, #176]	@ (80056a0 <xTaskResumeAll+0x124>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	4a2a      	ldr	r2, [pc, #168]	@ (80056a0 <xTaskResumeAll+0x124>)
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4a27      	ldr	r2, [pc, #156]	@ (80056a4 <xTaskResumeAll+0x128>)
 8005606:	441a      	add	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	3304      	adds	r3, #4
 800560c:	4619      	mov	r1, r3
 800560e:	4610      	mov	r0, r2
 8005610:	f7fe ff79 	bl	8004506 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005618:	4b23      	ldr	r3, [pc, #140]	@ (80056a8 <xTaskResumeAll+0x12c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561e:	429a      	cmp	r2, r3
 8005620:	d302      	bcc.n	8005628 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005622:	4b22      	ldr	r3, [pc, #136]	@ (80056ac <xTaskResumeAll+0x130>)
 8005624:	2201      	movs	r2, #1
 8005626:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005628:	4b1c      	ldr	r3, [pc, #112]	@ (800569c <xTaskResumeAll+0x120>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1cc      	bne.n	80055ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005636:	f000 fb29 	bl	8005c8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800563a:	4b1d      	ldr	r3, [pc, #116]	@ (80056b0 <xTaskResumeAll+0x134>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d010      	beq.n	8005668 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005646:	f000 f837 	bl	80056b8 <xTaskIncrementTick>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d002      	beq.n	8005656 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005650:	4b16      	ldr	r3, [pc, #88]	@ (80056ac <xTaskResumeAll+0x130>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	3b01      	subs	r3, #1
 800565a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1f1      	bne.n	8005646 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005662:	4b13      	ldr	r3, [pc, #76]	@ (80056b0 <xTaskResumeAll+0x134>)
 8005664:	2200      	movs	r2, #0
 8005666:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005668:	4b10      	ldr	r3, [pc, #64]	@ (80056ac <xTaskResumeAll+0x130>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d009      	beq.n	8005684 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005670:	2301      	movs	r3, #1
 8005672:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005674:	4b0f      	ldr	r3, [pc, #60]	@ (80056b4 <xTaskResumeAll+0x138>)
 8005676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005684:	f000 fd92 	bl	80061ac <vPortExitCritical>

	return xAlreadyYielded;
 8005688:	68bb      	ldr	r3, [r7, #8]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	200005ec 	.word	0x200005ec
 8005698:	200005c4 	.word	0x200005c4
 800569c:	20000584 	.word	0x20000584
 80056a0:	200005cc 	.word	0x200005cc
 80056a4:	200004c8 	.word	0x200004c8
 80056a8:	200004c4 	.word	0x200004c4
 80056ac:	200005d8 	.word	0x200005d8
 80056b0:	200005d4 	.word	0x200005d4
 80056b4:	e000ed04 	.word	0xe000ed04

080056b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056c2:	4b4f      	ldr	r3, [pc, #316]	@ (8005800 <xTaskIncrementTick+0x148>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f040 808f 	bne.w	80057ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005804 <xTaskIncrementTick+0x14c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3301      	adds	r3, #1
 80056d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056d4:	4a4b      	ldr	r2, [pc, #300]	@ (8005804 <xTaskIncrementTick+0x14c>)
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d121      	bne.n	8005724 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80056e0:	4b49      	ldr	r3, [pc, #292]	@ (8005808 <xTaskIncrementTick+0x150>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00b      	beq.n	8005702 <xTaskIncrementTick+0x4a>
	__asm volatile
 80056ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ee:	f383 8811 	msr	BASEPRI, r3
 80056f2:	f3bf 8f6f 	isb	sy
 80056f6:	f3bf 8f4f 	dsb	sy
 80056fa:	603b      	str	r3, [r7, #0]
}
 80056fc:	bf00      	nop
 80056fe:	bf00      	nop
 8005700:	e7fd      	b.n	80056fe <xTaskIncrementTick+0x46>
 8005702:	4b41      	ldr	r3, [pc, #260]	@ (8005808 <xTaskIncrementTick+0x150>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	4b40      	ldr	r3, [pc, #256]	@ (800580c <xTaskIncrementTick+0x154>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a3e      	ldr	r2, [pc, #248]	@ (8005808 <xTaskIncrementTick+0x150>)
 800570e:	6013      	str	r3, [r2, #0]
 8005710:	4a3e      	ldr	r2, [pc, #248]	@ (800580c <xTaskIncrementTick+0x154>)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	4b3e      	ldr	r3, [pc, #248]	@ (8005810 <xTaskIncrementTick+0x158>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3301      	adds	r3, #1
 800571c:	4a3c      	ldr	r2, [pc, #240]	@ (8005810 <xTaskIncrementTick+0x158>)
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	f000 fab4 	bl	8005c8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005724:	4b3b      	ldr	r3, [pc, #236]	@ (8005814 <xTaskIncrementTick+0x15c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	429a      	cmp	r2, r3
 800572c:	d348      	bcc.n	80057c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800572e:	4b36      	ldr	r3, [pc, #216]	@ (8005808 <xTaskIncrementTick+0x150>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d104      	bne.n	8005742 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005738:	4b36      	ldr	r3, [pc, #216]	@ (8005814 <xTaskIncrementTick+0x15c>)
 800573a:	f04f 32ff 	mov.w	r2, #4294967295
 800573e:	601a      	str	r2, [r3, #0]
					break;
 8005740:	e03e      	b.n	80057c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005742:	4b31      	ldr	r3, [pc, #196]	@ (8005808 <xTaskIncrementTick+0x150>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	429a      	cmp	r2, r3
 8005758:	d203      	bcs.n	8005762 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800575a:	4a2e      	ldr	r2, [pc, #184]	@ (8005814 <xTaskIncrementTick+0x15c>)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005760:	e02e      	b.n	80057c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	3304      	adds	r3, #4
 8005766:	4618      	mov	r0, r3
 8005768:	f7fe ff2a 	bl	80045c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005770:	2b00      	cmp	r3, #0
 8005772:	d004      	beq.n	800577e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	3318      	adds	r3, #24
 8005778:	4618      	mov	r0, r3
 800577a:	f7fe ff21 	bl	80045c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005782:	2201      	movs	r2, #1
 8005784:	409a      	lsls	r2, r3
 8005786:	4b24      	ldr	r3, [pc, #144]	@ (8005818 <xTaskIncrementTick+0x160>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4313      	orrs	r3, r2
 800578c:	4a22      	ldr	r2, [pc, #136]	@ (8005818 <xTaskIncrementTick+0x160>)
 800578e:	6013      	str	r3, [r2, #0]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005794:	4613      	mov	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	4413      	add	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4a1f      	ldr	r2, [pc, #124]	@ (800581c <xTaskIncrementTick+0x164>)
 800579e:	441a      	add	r2, r3
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	3304      	adds	r3, #4
 80057a4:	4619      	mov	r1, r3
 80057a6:	4610      	mov	r0, r2
 80057a8:	f7fe fead 	bl	8004506 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005820 <xTaskIncrementTick+0x168>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d3b9      	bcc.n	800572e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80057ba:	2301      	movs	r3, #1
 80057bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057be:	e7b6      	b.n	800572e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057c0:	4b17      	ldr	r3, [pc, #92]	@ (8005820 <xTaskIncrementTick+0x168>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c6:	4915      	ldr	r1, [pc, #84]	@ (800581c <xTaskIncrementTick+0x164>)
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	440b      	add	r3, r1
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d901      	bls.n	80057dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80057d8:	2301      	movs	r3, #1
 80057da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057dc:	4b11      	ldr	r3, [pc, #68]	@ (8005824 <xTaskIncrementTick+0x16c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d007      	beq.n	80057f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80057e4:	2301      	movs	r3, #1
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	e004      	b.n	80057f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005828 <xTaskIncrementTick+0x170>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3301      	adds	r3, #1
 80057f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005828 <xTaskIncrementTick+0x170>)
 80057f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057f4:	697b      	ldr	r3, [r7, #20]
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3718      	adds	r7, #24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	200005ec 	.word	0x200005ec
 8005804:	200005c8 	.word	0x200005c8
 8005808:	2000057c 	.word	0x2000057c
 800580c:	20000580 	.word	0x20000580
 8005810:	200005dc 	.word	0x200005dc
 8005814:	200005e4 	.word	0x200005e4
 8005818:	200005cc 	.word	0x200005cc
 800581c:	200004c8 	.word	0x200004c8
 8005820:	200004c4 	.word	0x200004c4
 8005824:	200005d8 	.word	0x200005d8
 8005828:	200005d4 	.word	0x200005d4

0800582c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800582c:	b480      	push	{r7}
 800582e:	b087      	sub	sp, #28
 8005830:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005832:	4b2a      	ldr	r3, [pc, #168]	@ (80058dc <vTaskSwitchContext+0xb0>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800583a:	4b29      	ldr	r3, [pc, #164]	@ (80058e0 <vTaskSwitchContext+0xb4>)
 800583c:	2201      	movs	r2, #1
 800583e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005840:	e045      	b.n	80058ce <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005842:	4b27      	ldr	r3, [pc, #156]	@ (80058e0 <vTaskSwitchContext+0xb4>)
 8005844:	2200      	movs	r2, #0
 8005846:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005848:	4b26      	ldr	r3, [pc, #152]	@ (80058e4 <vTaskSwitchContext+0xb8>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	fab3 f383 	clz	r3, r3
 8005854:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005856:	7afb      	ldrb	r3, [r7, #11]
 8005858:	f1c3 031f 	rsb	r3, r3, #31
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	4922      	ldr	r1, [pc, #136]	@ (80058e8 <vTaskSwitchContext+0xbc>)
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	4613      	mov	r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	4413      	add	r3, r2
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	440b      	add	r3, r1
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10b      	bne.n	800588a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005876:	f383 8811 	msr	BASEPRI, r3
 800587a:	f3bf 8f6f 	isb	sy
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	607b      	str	r3, [r7, #4]
}
 8005884:	bf00      	nop
 8005886:	bf00      	nop
 8005888:	e7fd      	b.n	8005886 <vTaskSwitchContext+0x5a>
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4613      	mov	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4a14      	ldr	r2, [pc, #80]	@ (80058e8 <vTaskSwitchContext+0xbc>)
 8005896:	4413      	add	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	605a      	str	r2, [r3, #4]
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	3308      	adds	r3, #8
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d104      	bne.n	80058ba <vTaskSwitchContext+0x8e>
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	4a0a      	ldr	r2, [pc, #40]	@ (80058ec <vTaskSwitchContext+0xc0>)
 80058c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058c4:	4b09      	ldr	r3, [pc, #36]	@ (80058ec <vTaskSwitchContext+0xc0>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	334c      	adds	r3, #76	@ 0x4c
 80058ca:	4a09      	ldr	r2, [pc, #36]	@ (80058f0 <vTaskSwitchContext+0xc4>)
 80058cc:	6013      	str	r3, [r2, #0]
}
 80058ce:	bf00      	nop
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	200005ec 	.word	0x200005ec
 80058e0:	200005d8 	.word	0x200005d8
 80058e4:	200005cc 	.word	0x200005cc
 80058e8:	200004c8 	.word	0x200004c8
 80058ec:	200004c4 	.word	0x200004c4
 80058f0:	20000020 	.word	0x20000020

080058f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10b      	bne.n	800591c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	60fb      	str	r3, [r7, #12]
}
 8005916:	bf00      	nop
 8005918:	bf00      	nop
 800591a:	e7fd      	b.n	8005918 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800591c:	4b07      	ldr	r3, [pc, #28]	@ (800593c <vTaskPlaceOnEventList+0x48>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3318      	adds	r3, #24
 8005922:	4619      	mov	r1, r3
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7fe fe12 	bl	800454e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800592a:	2101      	movs	r1, #1
 800592c:	6838      	ldr	r0, [r7, #0]
 800592e:	f000 fa73 	bl	8005e18 <prvAddCurrentTaskToDelayedList>
}
 8005932:	bf00      	nop
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	200004c4 	.word	0x200004c4

08005940 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	60fb      	str	r3, [r7, #12]
}
 8005968:	bf00      	nop
 800596a:	bf00      	nop
 800596c:	e7fd      	b.n	800596a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	3318      	adds	r3, #24
 8005972:	4618      	mov	r0, r3
 8005974:	f7fe fe24 	bl	80045c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005978:	4b1d      	ldr	r3, [pc, #116]	@ (80059f0 <xTaskRemoveFromEventList+0xb0>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d11c      	bne.n	80059ba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	3304      	adds	r3, #4
 8005984:	4618      	mov	r0, r3
 8005986:	f7fe fe1b 	bl	80045c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	2201      	movs	r2, #1
 8005990:	409a      	lsls	r2, r3
 8005992:	4b18      	ldr	r3, [pc, #96]	@ (80059f4 <xTaskRemoveFromEventList+0xb4>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4313      	orrs	r3, r2
 8005998:	4a16      	ldr	r2, [pc, #88]	@ (80059f4 <xTaskRemoveFromEventList+0xb4>)
 800599a:	6013      	str	r3, [r2, #0]
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a0:	4613      	mov	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4a13      	ldr	r2, [pc, #76]	@ (80059f8 <xTaskRemoveFromEventList+0xb8>)
 80059aa:	441a      	add	r2, r3
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	3304      	adds	r3, #4
 80059b0:	4619      	mov	r1, r3
 80059b2:	4610      	mov	r0, r2
 80059b4:	f7fe fda7 	bl	8004506 <vListInsertEnd>
 80059b8:	e005      	b.n	80059c6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	3318      	adds	r3, #24
 80059be:	4619      	mov	r1, r3
 80059c0:	480e      	ldr	r0, [pc, #56]	@ (80059fc <xTaskRemoveFromEventList+0xbc>)
 80059c2:	f7fe fda0 	bl	8004506 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005a00 <xTaskRemoveFromEventList+0xc0>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d905      	bls.n	80059e0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059d4:	2301      	movs	r3, #1
 80059d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005a04 <xTaskRemoveFromEventList+0xc4>)
 80059da:	2201      	movs	r2, #1
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	e001      	b.n	80059e4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059e4:	697b      	ldr	r3, [r7, #20]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	200005ec 	.word	0x200005ec
 80059f4:	200005cc 	.word	0x200005cc
 80059f8:	200004c8 	.word	0x200004c8
 80059fc:	20000584 	.word	0x20000584
 8005a00:	200004c4 	.word	0x200004c4
 8005a04:	200005d8 	.word	0x200005d8

08005a08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a10:	4b06      	ldr	r3, [pc, #24]	@ (8005a2c <vTaskInternalSetTimeOutState+0x24>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a18:	4b05      	ldr	r3, [pc, #20]	@ (8005a30 <vTaskInternalSetTimeOutState+0x28>)
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	605a      	str	r2, [r3, #4]
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	200005dc 	.word	0x200005dc
 8005a30:	200005c8 	.word	0x200005c8

08005a34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b088      	sub	sp, #32
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10b      	bne.n	8005a5c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	613b      	str	r3, [r7, #16]
}
 8005a56:	bf00      	nop
 8005a58:	bf00      	nop
 8005a5a:	e7fd      	b.n	8005a58 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d10b      	bne.n	8005a7a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	60fb      	str	r3, [r7, #12]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005a7a:	f000 fb65 	bl	8006148 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8005af4 <xTaskCheckForTimeOut+0xc0>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a96:	d102      	bne.n	8005a9e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	61fb      	str	r3, [r7, #28]
 8005a9c:	e023      	b.n	8005ae6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b15      	ldr	r3, [pc, #84]	@ (8005af8 <xTaskCheckForTimeOut+0xc4>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d007      	beq.n	8005aba <xTaskCheckForTimeOut+0x86>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d302      	bcc.n	8005aba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	61fb      	str	r3, [r7, #28]
 8005ab8:	e015      	b.n	8005ae6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d20b      	bcs.n	8005adc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	1ad2      	subs	r2, r2, r3
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7ff ff99 	bl	8005a08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61fb      	str	r3, [r7, #28]
 8005ada:	e004      	b.n	8005ae6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ae6:	f000 fb61 	bl	80061ac <vPortExitCritical>

	return xReturn;
 8005aea:	69fb      	ldr	r3, [r7, #28]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3720      	adds	r7, #32
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	200005c8 	.word	0x200005c8
 8005af8:	200005dc 	.word	0x200005dc

08005afc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b00:	4b03      	ldr	r3, [pc, #12]	@ (8005b10 <vTaskMissedYield+0x14>)
 8005b02:	2201      	movs	r2, #1
 8005b04:	601a      	str	r2, [r3, #0]
}
 8005b06:	bf00      	nop
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr
 8005b10:	200005d8 	.word	0x200005d8

08005b14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b1c:	f000 f852 	bl	8005bc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b20:	4b06      	ldr	r3, [pc, #24]	@ (8005b3c <prvIdleTask+0x28>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d9f9      	bls.n	8005b1c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b28:	4b05      	ldr	r3, [pc, #20]	@ (8005b40 <prvIdleTask+0x2c>)
 8005b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b2e:	601a      	str	r2, [r3, #0]
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b38:	e7f0      	b.n	8005b1c <prvIdleTask+0x8>
 8005b3a:	bf00      	nop
 8005b3c:	200004c8 	.word	0x200004c8
 8005b40:	e000ed04 	.word	0xe000ed04

08005b44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	607b      	str	r3, [r7, #4]
 8005b4e:	e00c      	b.n	8005b6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4a12      	ldr	r2, [pc, #72]	@ (8005ba4 <prvInitialiseTaskLists+0x60>)
 8005b5c:	4413      	add	r3, r2
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fe fca4 	bl	80044ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3301      	adds	r3, #1
 8005b68:	607b      	str	r3, [r7, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b06      	cmp	r3, #6
 8005b6e:	d9ef      	bls.n	8005b50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b70:	480d      	ldr	r0, [pc, #52]	@ (8005ba8 <prvInitialiseTaskLists+0x64>)
 8005b72:	f7fe fc9b 	bl	80044ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b76:	480d      	ldr	r0, [pc, #52]	@ (8005bac <prvInitialiseTaskLists+0x68>)
 8005b78:	f7fe fc98 	bl	80044ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b7c:	480c      	ldr	r0, [pc, #48]	@ (8005bb0 <prvInitialiseTaskLists+0x6c>)
 8005b7e:	f7fe fc95 	bl	80044ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b82:	480c      	ldr	r0, [pc, #48]	@ (8005bb4 <prvInitialiseTaskLists+0x70>)
 8005b84:	f7fe fc92 	bl	80044ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b88:	480b      	ldr	r0, [pc, #44]	@ (8005bb8 <prvInitialiseTaskLists+0x74>)
 8005b8a:	f7fe fc8f 	bl	80044ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005bbc <prvInitialiseTaskLists+0x78>)
 8005b90:	4a05      	ldr	r2, [pc, #20]	@ (8005ba8 <prvInitialiseTaskLists+0x64>)
 8005b92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b94:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc0 <prvInitialiseTaskLists+0x7c>)
 8005b96:	4a05      	ldr	r2, [pc, #20]	@ (8005bac <prvInitialiseTaskLists+0x68>)
 8005b98:	601a      	str	r2, [r3, #0]
}
 8005b9a:	bf00      	nop
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	200004c8 	.word	0x200004c8
 8005ba8:	20000554 	.word	0x20000554
 8005bac:	20000568 	.word	0x20000568
 8005bb0:	20000584 	.word	0x20000584
 8005bb4:	20000598 	.word	0x20000598
 8005bb8:	200005b0 	.word	0x200005b0
 8005bbc:	2000057c 	.word	0x2000057c
 8005bc0:	20000580 	.word	0x20000580

08005bc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bca:	e019      	b.n	8005c00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bcc:	f000 fabc 	bl	8006148 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd0:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <prvCheckTasksWaitingTermination+0x50>)
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	3304      	adds	r3, #4
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fe fcef 	bl	80045c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005be2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c18 <prvCheckTasksWaitingTermination+0x54>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	4a0b      	ldr	r2, [pc, #44]	@ (8005c18 <prvCheckTasksWaitingTermination+0x54>)
 8005bea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bec:	4b0b      	ldr	r3, [pc, #44]	@ (8005c1c <prvCheckTasksWaitingTermination+0x58>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8005c1c <prvCheckTasksWaitingTermination+0x58>)
 8005bf4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bf6:	f000 fad9 	bl	80061ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f810 	bl	8005c20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c00:	4b06      	ldr	r3, [pc, #24]	@ (8005c1c <prvCheckTasksWaitingTermination+0x58>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1e1      	bne.n	8005bcc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000598 	.word	0x20000598
 8005c18:	200005c4 	.word	0x200005c4
 8005c1c:	200005ac 	.word	0x200005ac

08005c20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	334c      	adds	r3, #76	@ 0x4c
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 ffdf 	bl	8006bf0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d108      	bne.n	8005c4e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c40:	4618      	mov	r0, r3
 8005c42:	f000 fc71 	bl	8006528 <vPortFree>
				vPortFree( pxTCB );
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 fc6e 	bl	8006528 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c4c:	e019      	b.n	8005c82 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d103      	bne.n	8005c60 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 fc65 	bl	8006528 <vPortFree>
	}
 8005c5e:	e010      	b.n	8005c82 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d00b      	beq.n	8005c82 <prvDeleteTCB+0x62>
	__asm volatile
 8005c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6e:	f383 8811 	msr	BASEPRI, r3
 8005c72:	f3bf 8f6f 	isb	sy
 8005c76:	f3bf 8f4f 	dsb	sy
 8005c7a:	60fb      	str	r3, [r7, #12]
}
 8005c7c:	bf00      	nop
 8005c7e:	bf00      	nop
 8005c80:	e7fd      	b.n	8005c7e <prvDeleteTCB+0x5e>
	}
 8005c82:	bf00      	nop
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
	...

08005c8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c92:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc4 <prvResetNextTaskUnblockTime+0x38>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d104      	bne.n	8005ca6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005cc8 <prvResetNextTaskUnblockTime+0x3c>)
 8005c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ca4:	e008      	b.n	8005cb8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ca6:	4b07      	ldr	r3, [pc, #28]	@ (8005cc4 <prvResetNextTaskUnblockTime+0x38>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4a04      	ldr	r2, [pc, #16]	@ (8005cc8 <prvResetNextTaskUnblockTime+0x3c>)
 8005cb6:	6013      	str	r3, [r2, #0]
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	2000057c 	.word	0x2000057c
 8005cc8:	200005e4 	.word	0x200005e4

08005ccc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8005d00 <xTaskGetSchedulerState+0x34>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	607b      	str	r3, [r7, #4]
 8005cde:	e008      	b.n	8005cf2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce0:	4b08      	ldr	r3, [pc, #32]	@ (8005d04 <xTaskGetSchedulerState+0x38>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d102      	bne.n	8005cee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ce8:	2302      	movs	r3, #2
 8005cea:	607b      	str	r3, [r7, #4]
 8005cec:	e001      	b.n	8005cf2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cf2:	687b      	ldr	r3, [r7, #4]
	}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	200005d0 	.word	0x200005d0
 8005d04:	200005ec 	.word	0x200005ec

08005d08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d14:	2300      	movs	r3, #0
 8005d16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d070      	beq.n	8005e00 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e0c <xTaskPriorityDisinherit+0x104>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d00b      	beq.n	8005d40 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	60fb      	str	r3, [r7, #12]
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	e7fd      	b.n	8005d3c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10b      	bne.n	8005d60 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	60bb      	str	r3, [r7, #8]
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d64:	1e5a      	subs	r2, r3, #1
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d044      	beq.n	8005e00 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d140      	bne.n	8005e00 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	3304      	adds	r3, #4
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7fe fc1c 	bl	80045c0 <uxListRemove>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d115      	bne.n	8005dba <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d92:	491f      	ldr	r1, [pc, #124]	@ (8005e10 <xTaskPriorityDisinherit+0x108>)
 8005d94:	4613      	mov	r3, r2
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	4413      	add	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	440b      	add	r3, r1
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10a      	bne.n	8005dba <xTaskPriorityDisinherit+0xb2>
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	2201      	movs	r2, #1
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	43da      	mvns	r2, r3
 8005db0:	4b18      	ldr	r3, [pc, #96]	@ (8005e14 <xTaskPriorityDisinherit+0x10c>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4013      	ands	r3, r2
 8005db6:	4a17      	ldr	r2, [pc, #92]	@ (8005e14 <xTaskPriorityDisinherit+0x10c>)
 8005db8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	f1c3 0207 	rsb	r2, r3, #7
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	409a      	lsls	r2, r3
 8005dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8005e14 <xTaskPriorityDisinherit+0x10c>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8005e14 <xTaskPriorityDisinherit+0x10c>)
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005de4:	4613      	mov	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4a08      	ldr	r2, [pc, #32]	@ (8005e10 <xTaskPriorityDisinherit+0x108>)
 8005dee:	441a      	add	r2, r3
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	3304      	adds	r3, #4
 8005df4:	4619      	mov	r1, r3
 8005df6:	4610      	mov	r0, r2
 8005df8:	f7fe fb85 	bl	8004506 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e00:	697b      	ldr	r3, [r7, #20]
	}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3718      	adds	r7, #24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	200004c4 	.word	0x200004c4
 8005e10:	200004c8 	.word	0x200004c8
 8005e14:	200005cc 	.word	0x200005cc

08005e18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e22:	4b29      	ldr	r3, [pc, #164]	@ (8005ec8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e28:	4b28      	ldr	r3, [pc, #160]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	3304      	adds	r3, #4
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fe fbc6 	bl	80045c0 <uxListRemove>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10b      	bne.n	8005e52 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005e3a:	4b24      	ldr	r3, [pc, #144]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e40:	2201      	movs	r2, #1
 8005e42:	fa02 f303 	lsl.w	r3, r2, r3
 8005e46:	43da      	mvns	r2, r3
 8005e48:	4b21      	ldr	r3, [pc, #132]	@ (8005ed0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	4a20      	ldr	r2, [pc, #128]	@ (8005ed0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e50:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e58:	d10a      	bne.n	8005e70 <prvAddCurrentTaskToDelayedList+0x58>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d007      	beq.n	8005e70 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e60:	4b1a      	ldr	r3, [pc, #104]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3304      	adds	r3, #4
 8005e66:	4619      	mov	r1, r3
 8005e68:	481a      	ldr	r0, [pc, #104]	@ (8005ed4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005e6a:	f7fe fb4c 	bl	8004506 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e6e:	e026      	b.n	8005ebe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4413      	add	r3, r2
 8005e76:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e78:	4b14      	ldr	r3, [pc, #80]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d209      	bcs.n	8005e9c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e88:	4b13      	ldr	r3, [pc, #76]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3304      	adds	r3, #4
 8005e92:	4619      	mov	r1, r3
 8005e94:	4610      	mov	r0, r2
 8005e96:	f7fe fb5a 	bl	800454e <vListInsert>
}
 8005e9a:	e010      	b.n	8005ebe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005edc <prvAddCurrentTaskToDelayedList+0xc4>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ecc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	f7fe fb50 	bl	800454e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005eae:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d202      	bcs.n	8005ebe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005eb8:	4a09      	ldr	r2, [pc, #36]	@ (8005ee0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	6013      	str	r3, [r2, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	200005c8 	.word	0x200005c8
 8005ecc:	200004c4 	.word	0x200004c4
 8005ed0:	200005cc 	.word	0x200005cc
 8005ed4:	200005b0 	.word	0x200005b0
 8005ed8:	20000580 	.word	0x20000580
 8005edc:	2000057c 	.word	0x2000057c
 8005ee0:	200005e4 	.word	0x200005e4

08005ee4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	3b04      	subs	r3, #4
 8005ef4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005efc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3b04      	subs	r3, #4
 8005f02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	f023 0201 	bic.w	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3b04      	subs	r3, #4
 8005f12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f14:	4a0c      	ldr	r2, [pc, #48]	@ (8005f48 <pxPortInitialiseStack+0x64>)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3b14      	subs	r3, #20
 8005f1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3b04      	subs	r3, #4
 8005f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f06f 0202 	mvn.w	r2, #2
 8005f32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	3b20      	subs	r3, #32
 8005f38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr
 8005f48:	08005f4d 	.word	0x08005f4d

08005f4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f52:	2300      	movs	r3, #0
 8005f54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f56:	4b13      	ldr	r3, [pc, #76]	@ (8005fa4 <prvTaskExitError+0x58>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d00b      	beq.n	8005f78 <prvTaskExitError+0x2c>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	60fb      	str	r3, [r7, #12]
}
 8005f72:	bf00      	nop
 8005f74:	bf00      	nop
 8005f76:	e7fd      	b.n	8005f74 <prvTaskExitError+0x28>
	__asm volatile
 8005f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7c:	f383 8811 	msr	BASEPRI, r3
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	60bb      	str	r3, [r7, #8]
}
 8005f8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f8c:	bf00      	nop
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0fc      	beq.n	8005f8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20000010 	.word	0x20000010
	...

08005fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005fb0:	4b07      	ldr	r3, [pc, #28]	@ (8005fd0 <pxCurrentTCBConst2>)
 8005fb2:	6819      	ldr	r1, [r3, #0]
 8005fb4:	6808      	ldr	r0, [r1, #0]
 8005fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fba:	f380 8809 	msr	PSP, r0
 8005fbe:	f3bf 8f6f 	isb	sy
 8005fc2:	f04f 0000 	mov.w	r0, #0
 8005fc6:	f380 8811 	msr	BASEPRI, r0
 8005fca:	4770      	bx	lr
 8005fcc:	f3af 8000 	nop.w

08005fd0 <pxCurrentTCBConst2>:
 8005fd0:	200004c4 	.word	0x200004c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop

08005fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005fd8:	4808      	ldr	r0, [pc, #32]	@ (8005ffc <prvPortStartFirstTask+0x24>)
 8005fda:	6800      	ldr	r0, [r0, #0]
 8005fdc:	6800      	ldr	r0, [r0, #0]
 8005fde:	f380 8808 	msr	MSP, r0
 8005fe2:	f04f 0000 	mov.w	r0, #0
 8005fe6:	f380 8814 	msr	CONTROL, r0
 8005fea:	b662      	cpsie	i
 8005fec:	b661      	cpsie	f
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	df00      	svc	0
 8005ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ffa:	bf00      	nop
 8005ffc:	e000ed08 	.word	0xe000ed08

08006000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006006:	4b47      	ldr	r3, [pc, #284]	@ (8006124 <xPortStartScheduler+0x124>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a47      	ldr	r2, [pc, #284]	@ (8006128 <xPortStartScheduler+0x128>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d10b      	bne.n	8006028 <xPortStartScheduler+0x28>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	60fb      	str	r3, [r7, #12]
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006028:	4b3e      	ldr	r3, [pc, #248]	@ (8006124 <xPortStartScheduler+0x124>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a3f      	ldr	r2, [pc, #252]	@ (800612c <xPortStartScheduler+0x12c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d10b      	bne.n	800604a <xPortStartScheduler+0x4a>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	613b      	str	r3, [r7, #16]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800604a:	4b39      	ldr	r3, [pc, #228]	@ (8006130 <xPortStartScheduler+0x130>)
 800604c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	b2db      	uxtb	r3, r3
 8006054:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	22ff      	movs	r2, #255	@ 0xff
 800605a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	b2db      	uxtb	r3, r3
 8006062:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	b2db      	uxtb	r3, r3
 8006068:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800606c:	b2da      	uxtb	r2, r3
 800606e:	4b31      	ldr	r3, [pc, #196]	@ (8006134 <xPortStartScheduler+0x134>)
 8006070:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006072:	4b31      	ldr	r3, [pc, #196]	@ (8006138 <xPortStartScheduler+0x138>)
 8006074:	2207      	movs	r2, #7
 8006076:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006078:	e009      	b.n	800608e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800607a:	4b2f      	ldr	r3, [pc, #188]	@ (8006138 <xPortStartScheduler+0x138>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3b01      	subs	r3, #1
 8006080:	4a2d      	ldr	r2, [pc, #180]	@ (8006138 <xPortStartScheduler+0x138>)
 8006082:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	b2db      	uxtb	r3, r3
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	b2db      	uxtb	r3, r3
 800608c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800608e:	78fb      	ldrb	r3, [r7, #3]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006096:	2b80      	cmp	r3, #128	@ 0x80
 8006098:	d0ef      	beq.n	800607a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800609a:	4b27      	ldr	r3, [pc, #156]	@ (8006138 <xPortStartScheduler+0x138>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f1c3 0307 	rsb	r3, r3, #7
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d00b      	beq.n	80060be <xPortStartScheduler+0xbe>
	__asm volatile
 80060a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	60bb      	str	r3, [r7, #8]
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	e7fd      	b.n	80060ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060be:	4b1e      	ldr	r3, [pc, #120]	@ (8006138 <xPortStartScheduler+0x138>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006138 <xPortStartScheduler+0x138>)
 80060c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006138 <xPortStartScheduler+0x138>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060d0:	4a19      	ldr	r2, [pc, #100]	@ (8006138 <xPortStartScheduler+0x138>)
 80060d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060dc:	4b17      	ldr	r3, [pc, #92]	@ (800613c <xPortStartScheduler+0x13c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a16      	ldr	r2, [pc, #88]	@ (800613c <xPortStartScheduler+0x13c>)
 80060e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80060e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060e8:	4b14      	ldr	r3, [pc, #80]	@ (800613c <xPortStartScheduler+0x13c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a13      	ldr	r2, [pc, #76]	@ (800613c <xPortStartScheduler+0x13c>)
 80060ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80060f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80060f4:	f000 f8da 	bl	80062ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80060f8:	4b11      	ldr	r3, [pc, #68]	@ (8006140 <xPortStartScheduler+0x140>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80060fe:	f000 f8f9 	bl	80062f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006102:	4b10      	ldr	r3, [pc, #64]	@ (8006144 <xPortStartScheduler+0x144>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a0f      	ldr	r2, [pc, #60]	@ (8006144 <xPortStartScheduler+0x144>)
 8006108:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800610c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800610e:	f7ff ff63 	bl	8005fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006112:	f7ff fb8b 	bl	800582c <vTaskSwitchContext>
	prvTaskExitError();
 8006116:	f7ff ff19 	bl	8005f4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	e000ed00 	.word	0xe000ed00
 8006128:	410fc271 	.word	0x410fc271
 800612c:	410fc270 	.word	0x410fc270
 8006130:	e000e400 	.word	0xe000e400
 8006134:	200005f0 	.word	0x200005f0
 8006138:	200005f4 	.word	0x200005f4
 800613c:	e000ed20 	.word	0xe000ed20
 8006140:	20000010 	.word	0x20000010
 8006144:	e000ef34 	.word	0xe000ef34

08006148 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
	__asm volatile
 800614e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006152:	f383 8811 	msr	BASEPRI, r3
 8006156:	f3bf 8f6f 	isb	sy
 800615a:	f3bf 8f4f 	dsb	sy
 800615e:	607b      	str	r3, [r7, #4]
}
 8006160:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006162:	4b10      	ldr	r3, [pc, #64]	@ (80061a4 <vPortEnterCritical+0x5c>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3301      	adds	r3, #1
 8006168:	4a0e      	ldr	r2, [pc, #56]	@ (80061a4 <vPortEnterCritical+0x5c>)
 800616a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800616c:	4b0d      	ldr	r3, [pc, #52]	@ (80061a4 <vPortEnterCritical+0x5c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d110      	bne.n	8006196 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006174:	4b0c      	ldr	r3, [pc, #48]	@ (80061a8 <vPortEnterCritical+0x60>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00b      	beq.n	8006196 <vPortEnterCritical+0x4e>
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	603b      	str	r3, [r7, #0]
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	e7fd      	b.n	8006192 <vPortEnterCritical+0x4a>
	}
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	20000010 	.word	0x20000010
 80061a8:	e000ed04 	.word	0xe000ed04

080061ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80061b2:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <vPortExitCritical+0x50>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <vPortExitCritical+0x26>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	607b      	str	r3, [r7, #4]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80061d2:	4b0a      	ldr	r3, [pc, #40]	@ (80061fc <vPortExitCritical+0x50>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3b01      	subs	r3, #1
 80061d8:	4a08      	ldr	r2, [pc, #32]	@ (80061fc <vPortExitCritical+0x50>)
 80061da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80061dc:	4b07      	ldr	r3, [pc, #28]	@ (80061fc <vPortExitCritical+0x50>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d105      	bne.n	80061f0 <vPortExitCritical+0x44>
 80061e4:	2300      	movs	r3, #0
 80061e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	f383 8811 	msr	BASEPRI, r3
}
 80061ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr
 80061fc:	20000010 	.word	0x20000010

08006200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006200:	f3ef 8009 	mrs	r0, PSP
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <pxCurrentTCBConst>)
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	f01e 0f10 	tst.w	lr, #16
 8006210:	bf08      	it	eq
 8006212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800621a:	6010      	str	r0, [r2, #0]
 800621c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006220:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006224:	f380 8811 	msr	BASEPRI, r0
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	f3bf 8f6f 	isb	sy
 8006230:	f7ff fafc 	bl	800582c <vTaskSwitchContext>
 8006234:	f04f 0000 	mov.w	r0, #0
 8006238:	f380 8811 	msr	BASEPRI, r0
 800623c:	bc09      	pop	{r0, r3}
 800623e:	6819      	ldr	r1, [r3, #0]
 8006240:	6808      	ldr	r0, [r1, #0]
 8006242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006246:	f01e 0f10 	tst.w	lr, #16
 800624a:	bf08      	it	eq
 800624c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006250:	f380 8809 	msr	PSP, r0
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	f3af 8000 	nop.w

08006260 <pxCurrentTCBConst>:
 8006260:	200004c4 	.word	0x200004c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006264:	bf00      	nop
 8006266:	bf00      	nop

08006268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	607b      	str	r3, [r7, #4]
}
 8006280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006282:	f7ff fa19 	bl	80056b8 <xTaskIncrementTick>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800628c:	4b06      	ldr	r3, [pc, #24]	@ (80062a8 <SysTick_Handler+0x40>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	2300      	movs	r3, #0
 8006296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	f383 8811 	msr	BASEPRI, r3
}
 800629e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80062a0:	bf00      	nop
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	e000ed04 	.word	0xe000ed04

080062ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80062b0:	4b0b      	ldr	r3, [pc, #44]	@ (80062e0 <vPortSetupTimerInterrupt+0x34>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80062b6:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <vPortSetupTimerInterrupt+0x38>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80062bc:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <vPortSetupTimerInterrupt+0x3c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a0a      	ldr	r2, [pc, #40]	@ (80062ec <vPortSetupTimerInterrupt+0x40>)
 80062c2:	fba2 2303 	umull	r2, r3, r2, r3
 80062c6:	099b      	lsrs	r3, r3, #6
 80062c8:	4a09      	ldr	r2, [pc, #36]	@ (80062f0 <vPortSetupTimerInterrupt+0x44>)
 80062ca:	3b01      	subs	r3, #1
 80062cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80062ce:	4b04      	ldr	r3, [pc, #16]	@ (80062e0 <vPortSetupTimerInterrupt+0x34>)
 80062d0:	2207      	movs	r2, #7
 80062d2:	601a      	str	r2, [r3, #0]
}
 80062d4:	bf00      	nop
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	e000e010 	.word	0xe000e010
 80062e4:	e000e018 	.word	0xe000e018
 80062e8:	20000000 	.word	0x20000000
 80062ec:	10624dd3 	.word	0x10624dd3
 80062f0:	e000e014 	.word	0xe000e014

080062f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80062f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006304 <vPortEnableVFP+0x10>
 80062f8:	6801      	ldr	r1, [r0, #0]
 80062fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80062fe:	6001      	str	r1, [r0, #0]
 8006300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006302:	bf00      	nop
 8006304:	e000ed88 	.word	0xe000ed88

08006308 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800630e:	f3ef 8305 	mrs	r3, IPSR
 8006312:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	d915      	bls.n	8006346 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800631a:	4a18      	ldr	r2, [pc, #96]	@ (800637c <vPortValidateInterruptPriority+0x74>)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4413      	add	r3, r2
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006324:	4b16      	ldr	r3, [pc, #88]	@ (8006380 <vPortValidateInterruptPriority+0x78>)
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	7afa      	ldrb	r2, [r7, #11]
 800632a:	429a      	cmp	r2, r3
 800632c:	d20b      	bcs.n	8006346 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800632e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006332:	f383 8811 	msr	BASEPRI, r3
 8006336:	f3bf 8f6f 	isb	sy
 800633a:	f3bf 8f4f 	dsb	sy
 800633e:	607b      	str	r3, [r7, #4]
}
 8006340:	bf00      	nop
 8006342:	bf00      	nop
 8006344:	e7fd      	b.n	8006342 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006346:	4b0f      	ldr	r3, [pc, #60]	@ (8006384 <vPortValidateInterruptPriority+0x7c>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800634e:	4b0e      	ldr	r3, [pc, #56]	@ (8006388 <vPortValidateInterruptPriority+0x80>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d90b      	bls.n	800636e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	603b      	str	r3, [r7, #0]
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	e7fd      	b.n	800636a <vPortValidateInterruptPriority+0x62>
	}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	e000e3f0 	.word	0xe000e3f0
 8006380:	200005f0 	.word	0x200005f0
 8006384:	e000ed0c 	.word	0xe000ed0c
 8006388:	200005f4 	.word	0x200005f4

0800638c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	@ 0x28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006394:	2300      	movs	r3, #0
 8006396:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006398:	f7ff f8e2 	bl	8005560 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800639c:	4b5c      	ldr	r3, [pc, #368]	@ (8006510 <pvPortMalloc+0x184>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063a4:	f000 f924 	bl	80065f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006514 <pvPortMalloc+0x188>)
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4013      	ands	r3, r2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f040 8095 	bne.w	80064e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01e      	beq.n	80063fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80063bc:	2208      	movs	r2, #8
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4413      	add	r3, r2
 80063c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f003 0307 	and.w	r3, r3, #7
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d015      	beq.n	80063fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f023 0307 	bic.w	r3, r3, #7
 80063d4:	3308      	adds	r3, #8
 80063d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <pvPortMalloc+0x6e>
	__asm volatile
 80063e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e6:	f383 8811 	msr	BASEPRI, r3
 80063ea:	f3bf 8f6f 	isb	sy
 80063ee:	f3bf 8f4f 	dsb	sy
 80063f2:	617b      	str	r3, [r7, #20]
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop
 80063f8:	e7fd      	b.n	80063f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d06f      	beq.n	80064e0 <pvPortMalloc+0x154>
 8006400:	4b45      	ldr	r3, [pc, #276]	@ (8006518 <pvPortMalloc+0x18c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	429a      	cmp	r2, r3
 8006408:	d86a      	bhi.n	80064e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800640a:	4b44      	ldr	r3, [pc, #272]	@ (800651c <pvPortMalloc+0x190>)
 800640c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800640e:	4b43      	ldr	r3, [pc, #268]	@ (800651c <pvPortMalloc+0x190>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006414:	e004      	b.n	8006420 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	429a      	cmp	r2, r3
 8006428:	d903      	bls.n	8006432 <pvPortMalloc+0xa6>
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1f1      	bne.n	8006416 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006432:	4b37      	ldr	r3, [pc, #220]	@ (8006510 <pvPortMalloc+0x184>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006438:	429a      	cmp	r2, r3
 800643a:	d051      	beq.n	80064e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2208      	movs	r2, #8
 8006442:	4413      	add	r3, r2
 8006444:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800644e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006450:	685a      	ldr	r2, [r3, #4]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	1ad2      	subs	r2, r2, r3
 8006456:	2308      	movs	r3, #8
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	429a      	cmp	r2, r3
 800645c:	d920      	bls.n	80064a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800645e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4413      	add	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00b      	beq.n	8006488 <pvPortMalloc+0xfc>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	613b      	str	r3, [r7, #16]
}
 8006482:	bf00      	nop
 8006484:	bf00      	nop
 8006486:	e7fd      	b.n	8006484 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	1ad2      	subs	r2, r2, r3
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800649a:	69b8      	ldr	r0, [r7, #24]
 800649c:	f000 f90a 	bl	80066b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006518 <pvPortMalloc+0x18c>)
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006518 <pvPortMalloc+0x18c>)
 80064ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006518 <pvPortMalloc+0x18c>)
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006520 <pvPortMalloc+0x194>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d203      	bcs.n	80064c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064ba:	4b17      	ldr	r3, [pc, #92]	@ (8006518 <pvPortMalloc+0x18c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a18      	ldr	r2, [pc, #96]	@ (8006520 <pvPortMalloc+0x194>)
 80064c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <pvPortMalloc+0x188>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	431a      	orrs	r2, r3
 80064cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	2200      	movs	r2, #0
 80064d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064d6:	4b13      	ldr	r3, [pc, #76]	@ (8006524 <pvPortMalloc+0x198>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3301      	adds	r3, #1
 80064dc:	4a11      	ldr	r2, [pc, #68]	@ (8006524 <pvPortMalloc+0x198>)
 80064de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80064e0:	f7ff f84c 	bl	800557c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00b      	beq.n	8006506 <pvPortMalloc+0x17a>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	60fb      	str	r3, [r7, #12]
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	e7fd      	b.n	8006502 <pvPortMalloc+0x176>
	return pvReturn;
 8006506:	69fb      	ldr	r3, [r7, #28]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3728      	adds	r7, #40	@ 0x28
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20004200 	.word	0x20004200
 8006514:	20004214 	.word	0x20004214
 8006518:	20004204 	.word	0x20004204
 800651c:	200041f8 	.word	0x200041f8
 8006520:	20004208 	.word	0x20004208
 8006524:	2000420c 	.word	0x2000420c

08006528 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d04f      	beq.n	80065da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800653a:	2308      	movs	r3, #8
 800653c:	425b      	negs	r3, r3
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4413      	add	r3, r2
 8006542:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	4b25      	ldr	r3, [pc, #148]	@ (80065e4 <vPortFree+0xbc>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4013      	ands	r3, r2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <vPortFree+0x46>
	__asm volatile
 8006556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	60fb      	str	r3, [r7, #12]
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	e7fd      	b.n	800656a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <vPortFree+0x66>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	60bb      	str	r3, [r7, #8]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	4b14      	ldr	r3, [pc, #80]	@ (80065e4 <vPortFree+0xbc>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4013      	ands	r3, r2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d01e      	beq.n	80065da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d11a      	bne.n	80065da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	4b0e      	ldr	r3, [pc, #56]	@ (80065e4 <vPortFree+0xbc>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	43db      	mvns	r3, r3
 80065ae:	401a      	ands	r2, r3
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065b4:	f7fe ffd4 	bl	8005560 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <vPortFree+0xc0>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4413      	add	r3, r2
 80065c2:	4a09      	ldr	r2, [pc, #36]	@ (80065e8 <vPortFree+0xc0>)
 80065c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065c6:	6938      	ldr	r0, [r7, #16]
 80065c8:	f000 f874 	bl	80066b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065cc:	4b07      	ldr	r3, [pc, #28]	@ (80065ec <vPortFree+0xc4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3301      	adds	r3, #1
 80065d2:	4a06      	ldr	r2, [pc, #24]	@ (80065ec <vPortFree+0xc4>)
 80065d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065d6:	f7fe ffd1 	bl	800557c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20004214 	.word	0x20004214
 80065e8:	20004204 	.word	0x20004204
 80065ec:	20004210 	.word	0x20004210

080065f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80065f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80065fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80065fc:	4b27      	ldr	r3, [pc, #156]	@ (800669c <prvHeapInit+0xac>)
 80065fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00c      	beq.n	8006624 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3307      	adds	r3, #7
 800660e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f023 0307 	bic.w	r3, r3, #7
 8006616:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	4a1f      	ldr	r2, [pc, #124]	@ (800669c <prvHeapInit+0xac>)
 8006620:	4413      	add	r3, r2
 8006622:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006628:	4a1d      	ldr	r2, [pc, #116]	@ (80066a0 <prvHeapInit+0xb0>)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800662e:	4b1c      	ldr	r3, [pc, #112]	@ (80066a0 <prvHeapInit+0xb0>)
 8006630:	2200      	movs	r2, #0
 8006632:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	4413      	add	r3, r2
 800663a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800663c:	2208      	movs	r2, #8
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1a9b      	subs	r3, r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0307 	bic.w	r3, r3, #7
 800664a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4a15      	ldr	r2, [pc, #84]	@ (80066a4 <prvHeapInit+0xb4>)
 8006650:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006652:	4b14      	ldr	r3, [pc, #80]	@ (80066a4 <prvHeapInit+0xb4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2200      	movs	r2, #0
 8006658:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800665a:	4b12      	ldr	r3, [pc, #72]	@ (80066a4 <prvHeapInit+0xb4>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	1ad2      	subs	r2, r2, r3
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006670:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <prvHeapInit+0xb4>)
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	4a0a      	ldr	r2, [pc, #40]	@ (80066a8 <prvHeapInit+0xb8>)
 800667e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	4a09      	ldr	r2, [pc, #36]	@ (80066ac <prvHeapInit+0xbc>)
 8006686:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006688:	4b09      	ldr	r3, [pc, #36]	@ (80066b0 <prvHeapInit+0xc0>)
 800668a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800668e:	601a      	str	r2, [r3, #0]
}
 8006690:	bf00      	nop
 8006692:	3714      	adds	r7, #20
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr
 800669c:	200005f8 	.word	0x200005f8
 80066a0:	200041f8 	.word	0x200041f8
 80066a4:	20004200 	.word	0x20004200
 80066a8:	20004208 	.word	0x20004208
 80066ac:	20004204 	.word	0x20004204
 80066b0:	20004214 	.word	0x20004214

080066b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066bc:	4b28      	ldr	r3, [pc, #160]	@ (8006760 <prvInsertBlockIntoFreeList+0xac>)
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	e002      	b.n	80066c8 <prvInsertBlockIntoFreeList+0x14>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d8f7      	bhi.n	80066c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	4413      	add	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d108      	bne.n	80066f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	441a      	add	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	441a      	add	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	429a      	cmp	r2, r3
 8006708:	d118      	bne.n	800673c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4b15      	ldr	r3, [pc, #84]	@ (8006764 <prvInsertBlockIntoFreeList+0xb0>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d00d      	beq.n	8006732 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	441a      	add	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	601a      	str	r2, [r3, #0]
 8006730:	e008      	b.n	8006744 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006732:	4b0c      	ldr	r3, [pc, #48]	@ (8006764 <prvInsertBlockIntoFreeList+0xb0>)
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	e003      	b.n	8006744 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	429a      	cmp	r2, r3
 800674a:	d002      	beq.n	8006752 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006752:	bf00      	nop
 8006754:	3714      	adds	r7, #20
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	200041f8 	.word	0x200041f8
 8006764:	20004200 	.word	0x20004200

08006768 <std>:
 8006768:	2300      	movs	r3, #0
 800676a:	b510      	push	{r4, lr}
 800676c:	4604      	mov	r4, r0
 800676e:	e9c0 3300 	strd	r3, r3, [r0]
 8006772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006776:	6083      	str	r3, [r0, #8]
 8006778:	8181      	strh	r1, [r0, #12]
 800677a:	6643      	str	r3, [r0, #100]	@ 0x64
 800677c:	81c2      	strh	r2, [r0, #14]
 800677e:	6183      	str	r3, [r0, #24]
 8006780:	4619      	mov	r1, r3
 8006782:	2208      	movs	r2, #8
 8006784:	305c      	adds	r0, #92	@ 0x5c
 8006786:	f000 fa1b 	bl	8006bc0 <memset>
 800678a:	4b0d      	ldr	r3, [pc, #52]	@ (80067c0 <std+0x58>)
 800678c:	6263      	str	r3, [r4, #36]	@ 0x24
 800678e:	4b0d      	ldr	r3, [pc, #52]	@ (80067c4 <std+0x5c>)
 8006790:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006792:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <std+0x60>)
 8006794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006796:	4b0d      	ldr	r3, [pc, #52]	@ (80067cc <std+0x64>)
 8006798:	6323      	str	r3, [r4, #48]	@ 0x30
 800679a:	4b0d      	ldr	r3, [pc, #52]	@ (80067d0 <std+0x68>)
 800679c:	6224      	str	r4, [r4, #32]
 800679e:	429c      	cmp	r4, r3
 80067a0:	d006      	beq.n	80067b0 <std+0x48>
 80067a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067a6:	4294      	cmp	r4, r2
 80067a8:	d002      	beq.n	80067b0 <std+0x48>
 80067aa:	33d0      	adds	r3, #208	@ 0xd0
 80067ac:	429c      	cmp	r4, r3
 80067ae:	d105      	bne.n	80067bc <std+0x54>
 80067b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b8:	f000 bad8 	b.w	8006d6c <__retarget_lock_init_recursive>
 80067bc:	bd10      	pop	{r4, pc}
 80067be:	bf00      	nop
 80067c0:	08006a11 	.word	0x08006a11
 80067c4:	08006a33 	.word	0x08006a33
 80067c8:	08006a6b 	.word	0x08006a6b
 80067cc:	08006a8f 	.word	0x08006a8f
 80067d0:	20004218 	.word	0x20004218

080067d4 <stdio_exit_handler>:
 80067d4:	4a02      	ldr	r2, [pc, #8]	@ (80067e0 <stdio_exit_handler+0xc>)
 80067d6:	4903      	ldr	r1, [pc, #12]	@ (80067e4 <stdio_exit_handler+0x10>)
 80067d8:	4803      	ldr	r0, [pc, #12]	@ (80067e8 <stdio_exit_handler+0x14>)
 80067da:	f000 b869 	b.w	80068b0 <_fwalk_sglue>
 80067de:	bf00      	nop
 80067e0:	20000014 	.word	0x20000014
 80067e4:	080078d5 	.word	0x080078d5
 80067e8:	20000024 	.word	0x20000024

080067ec <cleanup_stdio>:
 80067ec:	6841      	ldr	r1, [r0, #4]
 80067ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006820 <cleanup_stdio+0x34>)
 80067f0:	4299      	cmp	r1, r3
 80067f2:	b510      	push	{r4, lr}
 80067f4:	4604      	mov	r4, r0
 80067f6:	d001      	beq.n	80067fc <cleanup_stdio+0x10>
 80067f8:	f001 f86c 	bl	80078d4 <_fflush_r>
 80067fc:	68a1      	ldr	r1, [r4, #8]
 80067fe:	4b09      	ldr	r3, [pc, #36]	@ (8006824 <cleanup_stdio+0x38>)
 8006800:	4299      	cmp	r1, r3
 8006802:	d002      	beq.n	800680a <cleanup_stdio+0x1e>
 8006804:	4620      	mov	r0, r4
 8006806:	f001 f865 	bl	80078d4 <_fflush_r>
 800680a:	68e1      	ldr	r1, [r4, #12]
 800680c:	4b06      	ldr	r3, [pc, #24]	@ (8006828 <cleanup_stdio+0x3c>)
 800680e:	4299      	cmp	r1, r3
 8006810:	d004      	beq.n	800681c <cleanup_stdio+0x30>
 8006812:	4620      	mov	r0, r4
 8006814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006818:	f001 b85c 	b.w	80078d4 <_fflush_r>
 800681c:	bd10      	pop	{r4, pc}
 800681e:	bf00      	nop
 8006820:	20004218 	.word	0x20004218
 8006824:	20004280 	.word	0x20004280
 8006828:	200042e8 	.word	0x200042e8

0800682c <global_stdio_init.part.0>:
 800682c:	b510      	push	{r4, lr}
 800682e:	4b0b      	ldr	r3, [pc, #44]	@ (800685c <global_stdio_init.part.0+0x30>)
 8006830:	4c0b      	ldr	r4, [pc, #44]	@ (8006860 <global_stdio_init.part.0+0x34>)
 8006832:	4a0c      	ldr	r2, [pc, #48]	@ (8006864 <global_stdio_init.part.0+0x38>)
 8006834:	601a      	str	r2, [r3, #0]
 8006836:	4620      	mov	r0, r4
 8006838:	2200      	movs	r2, #0
 800683a:	2104      	movs	r1, #4
 800683c:	f7ff ff94 	bl	8006768 <std>
 8006840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006844:	2201      	movs	r2, #1
 8006846:	2109      	movs	r1, #9
 8006848:	f7ff ff8e 	bl	8006768 <std>
 800684c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006850:	2202      	movs	r2, #2
 8006852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006856:	2112      	movs	r1, #18
 8006858:	f7ff bf86 	b.w	8006768 <std>
 800685c:	20004350 	.word	0x20004350
 8006860:	20004218 	.word	0x20004218
 8006864:	080067d5 	.word	0x080067d5

08006868 <__sfp_lock_acquire>:
 8006868:	4801      	ldr	r0, [pc, #4]	@ (8006870 <__sfp_lock_acquire+0x8>)
 800686a:	f000 ba80 	b.w	8006d6e <__retarget_lock_acquire_recursive>
 800686e:	bf00      	nop
 8006870:	20004359 	.word	0x20004359

08006874 <__sfp_lock_release>:
 8006874:	4801      	ldr	r0, [pc, #4]	@ (800687c <__sfp_lock_release+0x8>)
 8006876:	f000 ba7b 	b.w	8006d70 <__retarget_lock_release_recursive>
 800687a:	bf00      	nop
 800687c:	20004359 	.word	0x20004359

08006880 <__sinit>:
 8006880:	b510      	push	{r4, lr}
 8006882:	4604      	mov	r4, r0
 8006884:	f7ff fff0 	bl	8006868 <__sfp_lock_acquire>
 8006888:	6a23      	ldr	r3, [r4, #32]
 800688a:	b11b      	cbz	r3, 8006894 <__sinit+0x14>
 800688c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006890:	f7ff bff0 	b.w	8006874 <__sfp_lock_release>
 8006894:	4b04      	ldr	r3, [pc, #16]	@ (80068a8 <__sinit+0x28>)
 8006896:	6223      	str	r3, [r4, #32]
 8006898:	4b04      	ldr	r3, [pc, #16]	@ (80068ac <__sinit+0x2c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1f5      	bne.n	800688c <__sinit+0xc>
 80068a0:	f7ff ffc4 	bl	800682c <global_stdio_init.part.0>
 80068a4:	e7f2      	b.n	800688c <__sinit+0xc>
 80068a6:	bf00      	nop
 80068a8:	080067ed 	.word	0x080067ed
 80068ac:	20004350 	.word	0x20004350

080068b0 <_fwalk_sglue>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	4607      	mov	r7, r0
 80068b6:	4688      	mov	r8, r1
 80068b8:	4614      	mov	r4, r2
 80068ba:	2600      	movs	r6, #0
 80068bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068c0:	f1b9 0901 	subs.w	r9, r9, #1
 80068c4:	d505      	bpl.n	80068d2 <_fwalk_sglue+0x22>
 80068c6:	6824      	ldr	r4, [r4, #0]
 80068c8:	2c00      	cmp	r4, #0
 80068ca:	d1f7      	bne.n	80068bc <_fwalk_sglue+0xc>
 80068cc:	4630      	mov	r0, r6
 80068ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068d2:	89ab      	ldrh	r3, [r5, #12]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d907      	bls.n	80068e8 <_fwalk_sglue+0x38>
 80068d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068dc:	3301      	adds	r3, #1
 80068de:	d003      	beq.n	80068e8 <_fwalk_sglue+0x38>
 80068e0:	4629      	mov	r1, r5
 80068e2:	4638      	mov	r0, r7
 80068e4:	47c0      	blx	r8
 80068e6:	4306      	orrs	r6, r0
 80068e8:	3568      	adds	r5, #104	@ 0x68
 80068ea:	e7e9      	b.n	80068c0 <_fwalk_sglue+0x10>

080068ec <iprintf>:
 80068ec:	b40f      	push	{r0, r1, r2, r3}
 80068ee:	b507      	push	{r0, r1, r2, lr}
 80068f0:	4906      	ldr	r1, [pc, #24]	@ (800690c <iprintf+0x20>)
 80068f2:	ab04      	add	r3, sp, #16
 80068f4:	6808      	ldr	r0, [r1, #0]
 80068f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068fa:	6881      	ldr	r1, [r0, #8]
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	f000 fcc1 	bl	8007284 <_vfiprintf_r>
 8006902:	b003      	add	sp, #12
 8006904:	f85d eb04 	ldr.w	lr, [sp], #4
 8006908:	b004      	add	sp, #16
 800690a:	4770      	bx	lr
 800690c:	20000020 	.word	0x20000020

08006910 <_puts_r>:
 8006910:	6a03      	ldr	r3, [r0, #32]
 8006912:	b570      	push	{r4, r5, r6, lr}
 8006914:	6884      	ldr	r4, [r0, #8]
 8006916:	4605      	mov	r5, r0
 8006918:	460e      	mov	r6, r1
 800691a:	b90b      	cbnz	r3, 8006920 <_puts_r+0x10>
 800691c:	f7ff ffb0 	bl	8006880 <__sinit>
 8006920:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006922:	07db      	lsls	r3, r3, #31
 8006924:	d405      	bmi.n	8006932 <_puts_r+0x22>
 8006926:	89a3      	ldrh	r3, [r4, #12]
 8006928:	0598      	lsls	r0, r3, #22
 800692a:	d402      	bmi.n	8006932 <_puts_r+0x22>
 800692c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800692e:	f000 fa1e 	bl	8006d6e <__retarget_lock_acquire_recursive>
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	0719      	lsls	r1, r3, #28
 8006936:	d502      	bpl.n	800693e <_puts_r+0x2e>
 8006938:	6923      	ldr	r3, [r4, #16]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d135      	bne.n	80069aa <_puts_r+0x9a>
 800693e:	4621      	mov	r1, r4
 8006940:	4628      	mov	r0, r5
 8006942:	f000 f8e7 	bl	8006b14 <__swsetup_r>
 8006946:	b380      	cbz	r0, 80069aa <_puts_r+0x9a>
 8006948:	f04f 35ff 	mov.w	r5, #4294967295
 800694c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800694e:	07da      	lsls	r2, r3, #31
 8006950:	d405      	bmi.n	800695e <_puts_r+0x4e>
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	059b      	lsls	r3, r3, #22
 8006956:	d402      	bmi.n	800695e <_puts_r+0x4e>
 8006958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800695a:	f000 fa09 	bl	8006d70 <__retarget_lock_release_recursive>
 800695e:	4628      	mov	r0, r5
 8006960:	bd70      	pop	{r4, r5, r6, pc}
 8006962:	2b00      	cmp	r3, #0
 8006964:	da04      	bge.n	8006970 <_puts_r+0x60>
 8006966:	69a2      	ldr	r2, [r4, #24]
 8006968:	429a      	cmp	r2, r3
 800696a:	dc17      	bgt.n	800699c <_puts_r+0x8c>
 800696c:	290a      	cmp	r1, #10
 800696e:	d015      	beq.n	800699c <_puts_r+0x8c>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	6022      	str	r2, [r4, #0]
 8006976:	7019      	strb	r1, [r3, #0]
 8006978:	68a3      	ldr	r3, [r4, #8]
 800697a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800697e:	3b01      	subs	r3, #1
 8006980:	60a3      	str	r3, [r4, #8]
 8006982:	2900      	cmp	r1, #0
 8006984:	d1ed      	bne.n	8006962 <_puts_r+0x52>
 8006986:	2b00      	cmp	r3, #0
 8006988:	da11      	bge.n	80069ae <_puts_r+0x9e>
 800698a:	4622      	mov	r2, r4
 800698c:	210a      	movs	r1, #10
 800698e:	4628      	mov	r0, r5
 8006990:	f000 f881 	bl	8006a96 <__swbuf_r>
 8006994:	3001      	adds	r0, #1
 8006996:	d0d7      	beq.n	8006948 <_puts_r+0x38>
 8006998:	250a      	movs	r5, #10
 800699a:	e7d7      	b.n	800694c <_puts_r+0x3c>
 800699c:	4622      	mov	r2, r4
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 f879 	bl	8006a96 <__swbuf_r>
 80069a4:	3001      	adds	r0, #1
 80069a6:	d1e7      	bne.n	8006978 <_puts_r+0x68>
 80069a8:	e7ce      	b.n	8006948 <_puts_r+0x38>
 80069aa:	3e01      	subs	r6, #1
 80069ac:	e7e4      	b.n	8006978 <_puts_r+0x68>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	6022      	str	r2, [r4, #0]
 80069b4:	220a      	movs	r2, #10
 80069b6:	701a      	strb	r2, [r3, #0]
 80069b8:	e7ee      	b.n	8006998 <_puts_r+0x88>
	...

080069bc <puts>:
 80069bc:	4b02      	ldr	r3, [pc, #8]	@ (80069c8 <puts+0xc>)
 80069be:	4601      	mov	r1, r0
 80069c0:	6818      	ldr	r0, [r3, #0]
 80069c2:	f7ff bfa5 	b.w	8006910 <_puts_r>
 80069c6:	bf00      	nop
 80069c8:	20000020 	.word	0x20000020

080069cc <siprintf>:
 80069cc:	b40e      	push	{r1, r2, r3}
 80069ce:	b510      	push	{r4, lr}
 80069d0:	b09d      	sub	sp, #116	@ 0x74
 80069d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80069d4:	9002      	str	r0, [sp, #8]
 80069d6:	9006      	str	r0, [sp, #24]
 80069d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80069dc:	480a      	ldr	r0, [pc, #40]	@ (8006a08 <siprintf+0x3c>)
 80069de:	9107      	str	r1, [sp, #28]
 80069e0:	9104      	str	r1, [sp, #16]
 80069e2:	490a      	ldr	r1, [pc, #40]	@ (8006a0c <siprintf+0x40>)
 80069e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80069e8:	9105      	str	r1, [sp, #20]
 80069ea:	2400      	movs	r4, #0
 80069ec:	a902      	add	r1, sp, #8
 80069ee:	6800      	ldr	r0, [r0, #0]
 80069f0:	9301      	str	r3, [sp, #4]
 80069f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80069f4:	f000 fb20 	bl	8007038 <_svfiprintf_r>
 80069f8:	9b02      	ldr	r3, [sp, #8]
 80069fa:	701c      	strb	r4, [r3, #0]
 80069fc:	b01d      	add	sp, #116	@ 0x74
 80069fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a02:	b003      	add	sp, #12
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	20000020 	.word	0x20000020
 8006a0c:	ffff0208 	.word	0xffff0208

08006a10 <__sread>:
 8006a10:	b510      	push	{r4, lr}
 8006a12:	460c      	mov	r4, r1
 8006a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a18:	f000 f95a 	bl	8006cd0 <_read_r>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	bfab      	itete	ge
 8006a20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a22:	89a3      	ldrhlt	r3, [r4, #12]
 8006a24:	181b      	addge	r3, r3, r0
 8006a26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a2a:	bfac      	ite	ge
 8006a2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a2e:	81a3      	strhlt	r3, [r4, #12]
 8006a30:	bd10      	pop	{r4, pc}

08006a32 <__swrite>:
 8006a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a36:	461f      	mov	r7, r3
 8006a38:	898b      	ldrh	r3, [r1, #12]
 8006a3a:	05db      	lsls	r3, r3, #23
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	4616      	mov	r6, r2
 8006a42:	d505      	bpl.n	8006a50 <__swrite+0x1e>
 8006a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a48:	2302      	movs	r3, #2
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f000 f92e 	bl	8006cac <_lseek_r>
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a5a:	81a3      	strh	r3, [r4, #12]
 8006a5c:	4632      	mov	r2, r6
 8006a5e:	463b      	mov	r3, r7
 8006a60:	4628      	mov	r0, r5
 8006a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a66:	f000 b945 	b.w	8006cf4 <_write_r>

08006a6a <__sseek>:
 8006a6a:	b510      	push	{r4, lr}
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a72:	f000 f91b 	bl	8006cac <_lseek_r>
 8006a76:	1c43      	adds	r3, r0, #1
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	bf15      	itete	ne
 8006a7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a86:	81a3      	strheq	r3, [r4, #12]
 8006a88:	bf18      	it	ne
 8006a8a:	81a3      	strhne	r3, [r4, #12]
 8006a8c:	bd10      	pop	{r4, pc}

08006a8e <__sclose>:
 8006a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a92:	f000 b89d 	b.w	8006bd0 <_close_r>

08006a96 <__swbuf_r>:
 8006a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a98:	460e      	mov	r6, r1
 8006a9a:	4614      	mov	r4, r2
 8006a9c:	4605      	mov	r5, r0
 8006a9e:	b118      	cbz	r0, 8006aa8 <__swbuf_r+0x12>
 8006aa0:	6a03      	ldr	r3, [r0, #32]
 8006aa2:	b90b      	cbnz	r3, 8006aa8 <__swbuf_r+0x12>
 8006aa4:	f7ff feec 	bl	8006880 <__sinit>
 8006aa8:	69a3      	ldr	r3, [r4, #24]
 8006aaa:	60a3      	str	r3, [r4, #8]
 8006aac:	89a3      	ldrh	r3, [r4, #12]
 8006aae:	071a      	lsls	r2, r3, #28
 8006ab0:	d501      	bpl.n	8006ab6 <__swbuf_r+0x20>
 8006ab2:	6923      	ldr	r3, [r4, #16]
 8006ab4:	b943      	cbnz	r3, 8006ac8 <__swbuf_r+0x32>
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	4628      	mov	r0, r5
 8006aba:	f000 f82b 	bl	8006b14 <__swsetup_r>
 8006abe:	b118      	cbz	r0, 8006ac8 <__swbuf_r+0x32>
 8006ac0:	f04f 37ff 	mov.w	r7, #4294967295
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	6922      	ldr	r2, [r4, #16]
 8006acc:	1a98      	subs	r0, r3, r2
 8006ace:	6963      	ldr	r3, [r4, #20]
 8006ad0:	b2f6      	uxtb	r6, r6
 8006ad2:	4283      	cmp	r3, r0
 8006ad4:	4637      	mov	r7, r6
 8006ad6:	dc05      	bgt.n	8006ae4 <__swbuf_r+0x4e>
 8006ad8:	4621      	mov	r1, r4
 8006ada:	4628      	mov	r0, r5
 8006adc:	f000 fefa 	bl	80078d4 <_fflush_r>
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	d1ed      	bne.n	8006ac0 <__swbuf_r+0x2a>
 8006ae4:	68a3      	ldr	r3, [r4, #8]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	60a3      	str	r3, [r4, #8]
 8006aea:	6823      	ldr	r3, [r4, #0]
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	6022      	str	r2, [r4, #0]
 8006af0:	701e      	strb	r6, [r3, #0]
 8006af2:	6962      	ldr	r2, [r4, #20]
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d004      	beq.n	8006b04 <__swbuf_r+0x6e>
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	07db      	lsls	r3, r3, #31
 8006afe:	d5e1      	bpl.n	8006ac4 <__swbuf_r+0x2e>
 8006b00:	2e0a      	cmp	r6, #10
 8006b02:	d1df      	bne.n	8006ac4 <__swbuf_r+0x2e>
 8006b04:	4621      	mov	r1, r4
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 fee4 	bl	80078d4 <_fflush_r>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d0d9      	beq.n	8006ac4 <__swbuf_r+0x2e>
 8006b10:	e7d6      	b.n	8006ac0 <__swbuf_r+0x2a>
	...

08006b14 <__swsetup_r>:
 8006b14:	b538      	push	{r3, r4, r5, lr}
 8006b16:	4b29      	ldr	r3, [pc, #164]	@ (8006bbc <__swsetup_r+0xa8>)
 8006b18:	4605      	mov	r5, r0
 8006b1a:	6818      	ldr	r0, [r3, #0]
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	b118      	cbz	r0, 8006b28 <__swsetup_r+0x14>
 8006b20:	6a03      	ldr	r3, [r0, #32]
 8006b22:	b90b      	cbnz	r3, 8006b28 <__swsetup_r+0x14>
 8006b24:	f7ff feac 	bl	8006880 <__sinit>
 8006b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2c:	0719      	lsls	r1, r3, #28
 8006b2e:	d422      	bmi.n	8006b76 <__swsetup_r+0x62>
 8006b30:	06da      	lsls	r2, r3, #27
 8006b32:	d407      	bmi.n	8006b44 <__swsetup_r+0x30>
 8006b34:	2209      	movs	r2, #9
 8006b36:	602a      	str	r2, [r5, #0]
 8006b38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b3c:	81a3      	strh	r3, [r4, #12]
 8006b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b42:	e033      	b.n	8006bac <__swsetup_r+0x98>
 8006b44:	0758      	lsls	r0, r3, #29
 8006b46:	d512      	bpl.n	8006b6e <__swsetup_r+0x5a>
 8006b48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b4a:	b141      	cbz	r1, 8006b5e <__swsetup_r+0x4a>
 8006b4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b50:	4299      	cmp	r1, r3
 8006b52:	d002      	beq.n	8006b5a <__swsetup_r+0x46>
 8006b54:	4628      	mov	r0, r5
 8006b56:	f000 f91b 	bl	8006d90 <_free_r>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b64:	81a3      	strh	r3, [r4, #12]
 8006b66:	2300      	movs	r3, #0
 8006b68:	6063      	str	r3, [r4, #4]
 8006b6a:	6923      	ldr	r3, [r4, #16]
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	f043 0308 	orr.w	r3, r3, #8
 8006b74:	81a3      	strh	r3, [r4, #12]
 8006b76:	6923      	ldr	r3, [r4, #16]
 8006b78:	b94b      	cbnz	r3, 8006b8e <__swsetup_r+0x7a>
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b84:	d003      	beq.n	8006b8e <__swsetup_r+0x7a>
 8006b86:	4621      	mov	r1, r4
 8006b88:	4628      	mov	r0, r5
 8006b8a:	f000 fef1 	bl	8007970 <__smakebuf_r>
 8006b8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b92:	f013 0201 	ands.w	r2, r3, #1
 8006b96:	d00a      	beq.n	8006bae <__swsetup_r+0x9a>
 8006b98:	2200      	movs	r2, #0
 8006b9a:	60a2      	str	r2, [r4, #8]
 8006b9c:	6962      	ldr	r2, [r4, #20]
 8006b9e:	4252      	negs	r2, r2
 8006ba0:	61a2      	str	r2, [r4, #24]
 8006ba2:	6922      	ldr	r2, [r4, #16]
 8006ba4:	b942      	cbnz	r2, 8006bb8 <__swsetup_r+0xa4>
 8006ba6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006baa:	d1c5      	bne.n	8006b38 <__swsetup_r+0x24>
 8006bac:	bd38      	pop	{r3, r4, r5, pc}
 8006bae:	0799      	lsls	r1, r3, #30
 8006bb0:	bf58      	it	pl
 8006bb2:	6962      	ldrpl	r2, [r4, #20]
 8006bb4:	60a2      	str	r2, [r4, #8]
 8006bb6:	e7f4      	b.n	8006ba2 <__swsetup_r+0x8e>
 8006bb8:	2000      	movs	r0, #0
 8006bba:	e7f7      	b.n	8006bac <__swsetup_r+0x98>
 8006bbc:	20000020 	.word	0x20000020

08006bc0 <memset>:
 8006bc0:	4402      	add	r2, r0
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d100      	bne.n	8006bca <memset+0xa>
 8006bc8:	4770      	bx	lr
 8006bca:	f803 1b01 	strb.w	r1, [r3], #1
 8006bce:	e7f9      	b.n	8006bc4 <memset+0x4>

08006bd0 <_close_r>:
 8006bd0:	b538      	push	{r3, r4, r5, lr}
 8006bd2:	4d06      	ldr	r5, [pc, #24]	@ (8006bec <_close_r+0x1c>)
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	4604      	mov	r4, r0
 8006bd8:	4608      	mov	r0, r1
 8006bda:	602b      	str	r3, [r5, #0]
 8006bdc:	f7fa f913 	bl	8000e06 <_close>
 8006be0:	1c43      	adds	r3, r0, #1
 8006be2:	d102      	bne.n	8006bea <_close_r+0x1a>
 8006be4:	682b      	ldr	r3, [r5, #0]
 8006be6:	b103      	cbz	r3, 8006bea <_close_r+0x1a>
 8006be8:	6023      	str	r3, [r4, #0]
 8006bea:	bd38      	pop	{r3, r4, r5, pc}
 8006bec:	20004354 	.word	0x20004354

08006bf0 <_reclaim_reent>:
 8006bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8006ca8 <_reclaim_reent+0xb8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4283      	cmp	r3, r0
 8006bf6:	b570      	push	{r4, r5, r6, lr}
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	d053      	beq.n	8006ca4 <_reclaim_reent+0xb4>
 8006bfc:	69c3      	ldr	r3, [r0, #28]
 8006bfe:	b31b      	cbz	r3, 8006c48 <_reclaim_reent+0x58>
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	b163      	cbz	r3, 8006c1e <_reclaim_reent+0x2e>
 8006c04:	2500      	movs	r5, #0
 8006c06:	69e3      	ldr	r3, [r4, #28]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	5959      	ldr	r1, [r3, r5]
 8006c0c:	b9b1      	cbnz	r1, 8006c3c <_reclaim_reent+0x4c>
 8006c0e:	3504      	adds	r5, #4
 8006c10:	2d80      	cmp	r5, #128	@ 0x80
 8006c12:	d1f8      	bne.n	8006c06 <_reclaim_reent+0x16>
 8006c14:	69e3      	ldr	r3, [r4, #28]
 8006c16:	4620      	mov	r0, r4
 8006c18:	68d9      	ldr	r1, [r3, #12]
 8006c1a:	f000 f8b9 	bl	8006d90 <_free_r>
 8006c1e:	69e3      	ldr	r3, [r4, #28]
 8006c20:	6819      	ldr	r1, [r3, #0]
 8006c22:	b111      	cbz	r1, 8006c2a <_reclaim_reent+0x3a>
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 f8b3 	bl	8006d90 <_free_r>
 8006c2a:	69e3      	ldr	r3, [r4, #28]
 8006c2c:	689d      	ldr	r5, [r3, #8]
 8006c2e:	b15d      	cbz	r5, 8006c48 <_reclaim_reent+0x58>
 8006c30:	4629      	mov	r1, r5
 8006c32:	4620      	mov	r0, r4
 8006c34:	682d      	ldr	r5, [r5, #0]
 8006c36:	f000 f8ab 	bl	8006d90 <_free_r>
 8006c3a:	e7f8      	b.n	8006c2e <_reclaim_reent+0x3e>
 8006c3c:	680e      	ldr	r6, [r1, #0]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 f8a6 	bl	8006d90 <_free_r>
 8006c44:	4631      	mov	r1, r6
 8006c46:	e7e1      	b.n	8006c0c <_reclaim_reent+0x1c>
 8006c48:	6961      	ldr	r1, [r4, #20]
 8006c4a:	b111      	cbz	r1, 8006c52 <_reclaim_reent+0x62>
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 f89f 	bl	8006d90 <_free_r>
 8006c52:	69e1      	ldr	r1, [r4, #28]
 8006c54:	b111      	cbz	r1, 8006c5c <_reclaim_reent+0x6c>
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f89a 	bl	8006d90 <_free_r>
 8006c5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006c5e:	b111      	cbz	r1, 8006c66 <_reclaim_reent+0x76>
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 f895 	bl	8006d90 <_free_r>
 8006c66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c68:	b111      	cbz	r1, 8006c70 <_reclaim_reent+0x80>
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 f890 	bl	8006d90 <_free_r>
 8006c70:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006c72:	b111      	cbz	r1, 8006c7a <_reclaim_reent+0x8a>
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 f88b 	bl	8006d90 <_free_r>
 8006c7a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006c7c:	b111      	cbz	r1, 8006c84 <_reclaim_reent+0x94>
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 f886 	bl	8006d90 <_free_r>
 8006c84:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006c86:	b111      	cbz	r1, 8006c8e <_reclaim_reent+0x9e>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f000 f881 	bl	8006d90 <_free_r>
 8006c8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006c90:	b111      	cbz	r1, 8006c98 <_reclaim_reent+0xa8>
 8006c92:	4620      	mov	r0, r4
 8006c94:	f000 f87c 	bl	8006d90 <_free_r>
 8006c98:	6a23      	ldr	r3, [r4, #32]
 8006c9a:	b11b      	cbz	r3, 8006ca4 <_reclaim_reent+0xb4>
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ca2:	4718      	bx	r3
 8006ca4:	bd70      	pop	{r4, r5, r6, pc}
 8006ca6:	bf00      	nop
 8006ca8:	20000020 	.word	0x20000020

08006cac <_lseek_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4d07      	ldr	r5, [pc, #28]	@ (8006ccc <_lseek_r+0x20>)
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	4608      	mov	r0, r1
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	602a      	str	r2, [r5, #0]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	f7fa f8ca 	bl	8000e54 <_lseek>
 8006cc0:	1c43      	adds	r3, r0, #1
 8006cc2:	d102      	bne.n	8006cca <_lseek_r+0x1e>
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	b103      	cbz	r3, 8006cca <_lseek_r+0x1e>
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	bd38      	pop	{r3, r4, r5, pc}
 8006ccc:	20004354 	.word	0x20004354

08006cd0 <_read_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d07      	ldr	r5, [pc, #28]	@ (8006cf0 <_read_r+0x20>)
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	4611      	mov	r1, r2
 8006cda:	2200      	movs	r2, #0
 8006cdc:	602a      	str	r2, [r5, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f7fa f874 	bl	8000dcc <_read>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_read_r+0x1e>
 8006ce8:	682b      	ldr	r3, [r5, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_read_r+0x1e>
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	20004354 	.word	0x20004354

08006cf4 <_write_r>:
 8006cf4:	b538      	push	{r3, r4, r5, lr}
 8006cf6:	4d07      	ldr	r5, [pc, #28]	@ (8006d14 <_write_r+0x20>)
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	4608      	mov	r0, r1
 8006cfc:	4611      	mov	r1, r2
 8006cfe:	2200      	movs	r2, #0
 8006d00:	602a      	str	r2, [r5, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	f7f9 fd92 	bl	800082c <_write>
 8006d08:	1c43      	adds	r3, r0, #1
 8006d0a:	d102      	bne.n	8006d12 <_write_r+0x1e>
 8006d0c:	682b      	ldr	r3, [r5, #0]
 8006d0e:	b103      	cbz	r3, 8006d12 <_write_r+0x1e>
 8006d10:	6023      	str	r3, [r4, #0]
 8006d12:	bd38      	pop	{r3, r4, r5, pc}
 8006d14:	20004354 	.word	0x20004354

08006d18 <__errno>:
 8006d18:	4b01      	ldr	r3, [pc, #4]	@ (8006d20 <__errno+0x8>)
 8006d1a:	6818      	ldr	r0, [r3, #0]
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	20000020 	.word	0x20000020

08006d24 <__libc_init_array>:
 8006d24:	b570      	push	{r4, r5, r6, lr}
 8006d26:	4d0d      	ldr	r5, [pc, #52]	@ (8006d5c <__libc_init_array+0x38>)
 8006d28:	4c0d      	ldr	r4, [pc, #52]	@ (8006d60 <__libc_init_array+0x3c>)
 8006d2a:	1b64      	subs	r4, r4, r5
 8006d2c:	10a4      	asrs	r4, r4, #2
 8006d2e:	2600      	movs	r6, #0
 8006d30:	42a6      	cmp	r6, r4
 8006d32:	d109      	bne.n	8006d48 <__libc_init_array+0x24>
 8006d34:	4d0b      	ldr	r5, [pc, #44]	@ (8006d64 <__libc_init_array+0x40>)
 8006d36:	4c0c      	ldr	r4, [pc, #48]	@ (8006d68 <__libc_init_array+0x44>)
 8006d38:	f000 fed8 	bl	8007aec <_init>
 8006d3c:	1b64      	subs	r4, r4, r5
 8006d3e:	10a4      	asrs	r4, r4, #2
 8006d40:	2600      	movs	r6, #0
 8006d42:	42a6      	cmp	r6, r4
 8006d44:	d105      	bne.n	8006d52 <__libc_init_array+0x2e>
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4c:	4798      	blx	r3
 8006d4e:	3601      	adds	r6, #1
 8006d50:	e7ee      	b.n	8006d30 <__libc_init_array+0xc>
 8006d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d56:	4798      	blx	r3
 8006d58:	3601      	adds	r6, #1
 8006d5a:	e7f2      	b.n	8006d42 <__libc_init_array+0x1e>
 8006d5c:	08007f88 	.word	0x08007f88
 8006d60:	08007f88 	.word	0x08007f88
 8006d64:	08007f88 	.word	0x08007f88
 8006d68:	08007f8c 	.word	0x08007f8c

08006d6c <__retarget_lock_init_recursive>:
 8006d6c:	4770      	bx	lr

08006d6e <__retarget_lock_acquire_recursive>:
 8006d6e:	4770      	bx	lr

08006d70 <__retarget_lock_release_recursive>:
 8006d70:	4770      	bx	lr

08006d72 <memcpy>:
 8006d72:	440a      	add	r2, r1
 8006d74:	4291      	cmp	r1, r2
 8006d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d7a:	d100      	bne.n	8006d7e <memcpy+0xc>
 8006d7c:	4770      	bx	lr
 8006d7e:	b510      	push	{r4, lr}
 8006d80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d88:	4291      	cmp	r1, r2
 8006d8a:	d1f9      	bne.n	8006d80 <memcpy+0xe>
 8006d8c:	bd10      	pop	{r4, pc}
	...

08006d90 <_free_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	4605      	mov	r5, r0
 8006d94:	2900      	cmp	r1, #0
 8006d96:	d041      	beq.n	8006e1c <_free_r+0x8c>
 8006d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d9c:	1f0c      	subs	r4, r1, #4
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	bfb8      	it	lt
 8006da2:	18e4      	addlt	r4, r4, r3
 8006da4:	f000 f8e0 	bl	8006f68 <__malloc_lock>
 8006da8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e20 <_free_r+0x90>)
 8006daa:	6813      	ldr	r3, [r2, #0]
 8006dac:	b933      	cbnz	r3, 8006dbc <_free_r+0x2c>
 8006dae:	6063      	str	r3, [r4, #4]
 8006db0:	6014      	str	r4, [r2, #0]
 8006db2:	4628      	mov	r0, r5
 8006db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006db8:	f000 b8dc 	b.w	8006f74 <__malloc_unlock>
 8006dbc:	42a3      	cmp	r3, r4
 8006dbe:	d908      	bls.n	8006dd2 <_free_r+0x42>
 8006dc0:	6820      	ldr	r0, [r4, #0]
 8006dc2:	1821      	adds	r1, r4, r0
 8006dc4:	428b      	cmp	r3, r1
 8006dc6:	bf01      	itttt	eq
 8006dc8:	6819      	ldreq	r1, [r3, #0]
 8006dca:	685b      	ldreq	r3, [r3, #4]
 8006dcc:	1809      	addeq	r1, r1, r0
 8006dce:	6021      	streq	r1, [r4, #0]
 8006dd0:	e7ed      	b.n	8006dae <_free_r+0x1e>
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	b10b      	cbz	r3, 8006ddc <_free_r+0x4c>
 8006dd8:	42a3      	cmp	r3, r4
 8006dda:	d9fa      	bls.n	8006dd2 <_free_r+0x42>
 8006ddc:	6811      	ldr	r1, [r2, #0]
 8006dde:	1850      	adds	r0, r2, r1
 8006de0:	42a0      	cmp	r0, r4
 8006de2:	d10b      	bne.n	8006dfc <_free_r+0x6c>
 8006de4:	6820      	ldr	r0, [r4, #0]
 8006de6:	4401      	add	r1, r0
 8006de8:	1850      	adds	r0, r2, r1
 8006dea:	4283      	cmp	r3, r0
 8006dec:	6011      	str	r1, [r2, #0]
 8006dee:	d1e0      	bne.n	8006db2 <_free_r+0x22>
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	6053      	str	r3, [r2, #4]
 8006df6:	4408      	add	r0, r1
 8006df8:	6010      	str	r0, [r2, #0]
 8006dfa:	e7da      	b.n	8006db2 <_free_r+0x22>
 8006dfc:	d902      	bls.n	8006e04 <_free_r+0x74>
 8006dfe:	230c      	movs	r3, #12
 8006e00:	602b      	str	r3, [r5, #0]
 8006e02:	e7d6      	b.n	8006db2 <_free_r+0x22>
 8006e04:	6820      	ldr	r0, [r4, #0]
 8006e06:	1821      	adds	r1, r4, r0
 8006e08:	428b      	cmp	r3, r1
 8006e0a:	bf04      	itt	eq
 8006e0c:	6819      	ldreq	r1, [r3, #0]
 8006e0e:	685b      	ldreq	r3, [r3, #4]
 8006e10:	6063      	str	r3, [r4, #4]
 8006e12:	bf04      	itt	eq
 8006e14:	1809      	addeq	r1, r1, r0
 8006e16:	6021      	streq	r1, [r4, #0]
 8006e18:	6054      	str	r4, [r2, #4]
 8006e1a:	e7ca      	b.n	8006db2 <_free_r+0x22>
 8006e1c:	bd38      	pop	{r3, r4, r5, pc}
 8006e1e:	bf00      	nop
 8006e20:	20004360 	.word	0x20004360

08006e24 <sbrk_aligned>:
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	4e0f      	ldr	r6, [pc, #60]	@ (8006e64 <sbrk_aligned+0x40>)
 8006e28:	460c      	mov	r4, r1
 8006e2a:	6831      	ldr	r1, [r6, #0]
 8006e2c:	4605      	mov	r5, r0
 8006e2e:	b911      	cbnz	r1, 8006e36 <sbrk_aligned+0x12>
 8006e30:	f000 fe16 	bl	8007a60 <_sbrk_r>
 8006e34:	6030      	str	r0, [r6, #0]
 8006e36:	4621      	mov	r1, r4
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f000 fe11 	bl	8007a60 <_sbrk_r>
 8006e3e:	1c43      	adds	r3, r0, #1
 8006e40:	d103      	bne.n	8006e4a <sbrk_aligned+0x26>
 8006e42:	f04f 34ff 	mov.w	r4, #4294967295
 8006e46:	4620      	mov	r0, r4
 8006e48:	bd70      	pop	{r4, r5, r6, pc}
 8006e4a:	1cc4      	adds	r4, r0, #3
 8006e4c:	f024 0403 	bic.w	r4, r4, #3
 8006e50:	42a0      	cmp	r0, r4
 8006e52:	d0f8      	beq.n	8006e46 <sbrk_aligned+0x22>
 8006e54:	1a21      	subs	r1, r4, r0
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 fe02 	bl	8007a60 <_sbrk_r>
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d1f2      	bne.n	8006e46 <sbrk_aligned+0x22>
 8006e60:	e7ef      	b.n	8006e42 <sbrk_aligned+0x1e>
 8006e62:	bf00      	nop
 8006e64:	2000435c 	.word	0x2000435c

08006e68 <_malloc_r>:
 8006e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e6c:	1ccd      	adds	r5, r1, #3
 8006e6e:	f025 0503 	bic.w	r5, r5, #3
 8006e72:	3508      	adds	r5, #8
 8006e74:	2d0c      	cmp	r5, #12
 8006e76:	bf38      	it	cc
 8006e78:	250c      	movcc	r5, #12
 8006e7a:	2d00      	cmp	r5, #0
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	db01      	blt.n	8006e84 <_malloc_r+0x1c>
 8006e80:	42a9      	cmp	r1, r5
 8006e82:	d904      	bls.n	8006e8e <_malloc_r+0x26>
 8006e84:	230c      	movs	r3, #12
 8006e86:	6033      	str	r3, [r6, #0]
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f64 <_malloc_r+0xfc>
 8006e92:	f000 f869 	bl	8006f68 <__malloc_lock>
 8006e96:	f8d8 3000 	ldr.w	r3, [r8]
 8006e9a:	461c      	mov	r4, r3
 8006e9c:	bb44      	cbnz	r4, 8006ef0 <_malloc_r+0x88>
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f7ff ffbf 	bl	8006e24 <sbrk_aligned>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	4604      	mov	r4, r0
 8006eaa:	d158      	bne.n	8006f5e <_malloc_r+0xf6>
 8006eac:	f8d8 4000 	ldr.w	r4, [r8]
 8006eb0:	4627      	mov	r7, r4
 8006eb2:	2f00      	cmp	r7, #0
 8006eb4:	d143      	bne.n	8006f3e <_malloc_r+0xd6>
 8006eb6:	2c00      	cmp	r4, #0
 8006eb8:	d04b      	beq.n	8006f52 <_malloc_r+0xea>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	4639      	mov	r1, r7
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	eb04 0903 	add.w	r9, r4, r3
 8006ec4:	f000 fdcc 	bl	8007a60 <_sbrk_r>
 8006ec8:	4581      	cmp	r9, r0
 8006eca:	d142      	bne.n	8006f52 <_malloc_r+0xea>
 8006ecc:	6821      	ldr	r1, [r4, #0]
 8006ece:	1a6d      	subs	r5, r5, r1
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f7ff ffa6 	bl	8006e24 <sbrk_aligned>
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d03a      	beq.n	8006f52 <_malloc_r+0xea>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	442b      	add	r3, r5
 8006ee0:	6023      	str	r3, [r4, #0]
 8006ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	bb62      	cbnz	r2, 8006f44 <_malloc_r+0xdc>
 8006eea:	f8c8 7000 	str.w	r7, [r8]
 8006eee:	e00f      	b.n	8006f10 <_malloc_r+0xa8>
 8006ef0:	6822      	ldr	r2, [r4, #0]
 8006ef2:	1b52      	subs	r2, r2, r5
 8006ef4:	d420      	bmi.n	8006f38 <_malloc_r+0xd0>
 8006ef6:	2a0b      	cmp	r2, #11
 8006ef8:	d917      	bls.n	8006f2a <_malloc_r+0xc2>
 8006efa:	1961      	adds	r1, r4, r5
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	6025      	str	r5, [r4, #0]
 8006f00:	bf18      	it	ne
 8006f02:	6059      	strne	r1, [r3, #4]
 8006f04:	6863      	ldr	r3, [r4, #4]
 8006f06:	bf08      	it	eq
 8006f08:	f8c8 1000 	streq.w	r1, [r8]
 8006f0c:	5162      	str	r2, [r4, r5]
 8006f0e:	604b      	str	r3, [r1, #4]
 8006f10:	4630      	mov	r0, r6
 8006f12:	f000 f82f 	bl	8006f74 <__malloc_unlock>
 8006f16:	f104 000b 	add.w	r0, r4, #11
 8006f1a:	1d23      	adds	r3, r4, #4
 8006f1c:	f020 0007 	bic.w	r0, r0, #7
 8006f20:	1ac2      	subs	r2, r0, r3
 8006f22:	bf1c      	itt	ne
 8006f24:	1a1b      	subne	r3, r3, r0
 8006f26:	50a3      	strne	r3, [r4, r2]
 8006f28:	e7af      	b.n	8006e8a <_malloc_r+0x22>
 8006f2a:	6862      	ldr	r2, [r4, #4]
 8006f2c:	42a3      	cmp	r3, r4
 8006f2e:	bf0c      	ite	eq
 8006f30:	f8c8 2000 	streq.w	r2, [r8]
 8006f34:	605a      	strne	r2, [r3, #4]
 8006f36:	e7eb      	b.n	8006f10 <_malloc_r+0xa8>
 8006f38:	4623      	mov	r3, r4
 8006f3a:	6864      	ldr	r4, [r4, #4]
 8006f3c:	e7ae      	b.n	8006e9c <_malloc_r+0x34>
 8006f3e:	463c      	mov	r4, r7
 8006f40:	687f      	ldr	r7, [r7, #4]
 8006f42:	e7b6      	b.n	8006eb2 <_malloc_r+0x4a>
 8006f44:	461a      	mov	r2, r3
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	42a3      	cmp	r3, r4
 8006f4a:	d1fb      	bne.n	8006f44 <_malloc_r+0xdc>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	6053      	str	r3, [r2, #4]
 8006f50:	e7de      	b.n	8006f10 <_malloc_r+0xa8>
 8006f52:	230c      	movs	r3, #12
 8006f54:	6033      	str	r3, [r6, #0]
 8006f56:	4630      	mov	r0, r6
 8006f58:	f000 f80c 	bl	8006f74 <__malloc_unlock>
 8006f5c:	e794      	b.n	8006e88 <_malloc_r+0x20>
 8006f5e:	6005      	str	r5, [r0, #0]
 8006f60:	e7d6      	b.n	8006f10 <_malloc_r+0xa8>
 8006f62:	bf00      	nop
 8006f64:	20004360 	.word	0x20004360

08006f68 <__malloc_lock>:
 8006f68:	4801      	ldr	r0, [pc, #4]	@ (8006f70 <__malloc_lock+0x8>)
 8006f6a:	f7ff bf00 	b.w	8006d6e <__retarget_lock_acquire_recursive>
 8006f6e:	bf00      	nop
 8006f70:	20004358 	.word	0x20004358

08006f74 <__malloc_unlock>:
 8006f74:	4801      	ldr	r0, [pc, #4]	@ (8006f7c <__malloc_unlock+0x8>)
 8006f76:	f7ff befb 	b.w	8006d70 <__retarget_lock_release_recursive>
 8006f7a:	bf00      	nop
 8006f7c:	20004358 	.word	0x20004358

08006f80 <__ssputs_r>:
 8006f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f84:	688e      	ldr	r6, [r1, #8]
 8006f86:	461f      	mov	r7, r3
 8006f88:	42be      	cmp	r6, r7
 8006f8a:	680b      	ldr	r3, [r1, #0]
 8006f8c:	4682      	mov	sl, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	4690      	mov	r8, r2
 8006f92:	d82d      	bhi.n	8006ff0 <__ssputs_r+0x70>
 8006f94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f9c:	d026      	beq.n	8006fec <__ssputs_r+0x6c>
 8006f9e:	6965      	ldr	r5, [r4, #20]
 8006fa0:	6909      	ldr	r1, [r1, #16]
 8006fa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fa6:	eba3 0901 	sub.w	r9, r3, r1
 8006faa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fae:	1c7b      	adds	r3, r7, #1
 8006fb0:	444b      	add	r3, r9
 8006fb2:	106d      	asrs	r5, r5, #1
 8006fb4:	429d      	cmp	r5, r3
 8006fb6:	bf38      	it	cc
 8006fb8:	461d      	movcc	r5, r3
 8006fba:	0553      	lsls	r3, r2, #21
 8006fbc:	d527      	bpl.n	800700e <__ssputs_r+0x8e>
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	f7ff ff52 	bl	8006e68 <_malloc_r>
 8006fc4:	4606      	mov	r6, r0
 8006fc6:	b360      	cbz	r0, 8007022 <__ssputs_r+0xa2>
 8006fc8:	6921      	ldr	r1, [r4, #16]
 8006fca:	464a      	mov	r2, r9
 8006fcc:	f7ff fed1 	bl	8006d72 <memcpy>
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	6126      	str	r6, [r4, #16]
 8006fde:	6165      	str	r5, [r4, #20]
 8006fe0:	444e      	add	r6, r9
 8006fe2:	eba5 0509 	sub.w	r5, r5, r9
 8006fe6:	6026      	str	r6, [r4, #0]
 8006fe8:	60a5      	str	r5, [r4, #8]
 8006fea:	463e      	mov	r6, r7
 8006fec:	42be      	cmp	r6, r7
 8006fee:	d900      	bls.n	8006ff2 <__ssputs_r+0x72>
 8006ff0:	463e      	mov	r6, r7
 8006ff2:	6820      	ldr	r0, [r4, #0]
 8006ff4:	4632      	mov	r2, r6
 8006ff6:	4641      	mov	r1, r8
 8006ff8:	f000 fcf6 	bl	80079e8 <memmove>
 8006ffc:	68a3      	ldr	r3, [r4, #8]
 8006ffe:	1b9b      	subs	r3, r3, r6
 8007000:	60a3      	str	r3, [r4, #8]
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	4433      	add	r3, r6
 8007006:	6023      	str	r3, [r4, #0]
 8007008:	2000      	movs	r0, #0
 800700a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800700e:	462a      	mov	r2, r5
 8007010:	f000 fd36 	bl	8007a80 <_realloc_r>
 8007014:	4606      	mov	r6, r0
 8007016:	2800      	cmp	r0, #0
 8007018:	d1e0      	bne.n	8006fdc <__ssputs_r+0x5c>
 800701a:	6921      	ldr	r1, [r4, #16]
 800701c:	4650      	mov	r0, sl
 800701e:	f7ff feb7 	bl	8006d90 <_free_r>
 8007022:	230c      	movs	r3, #12
 8007024:	f8ca 3000 	str.w	r3, [sl]
 8007028:	89a3      	ldrh	r3, [r4, #12]
 800702a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	f04f 30ff 	mov.w	r0, #4294967295
 8007034:	e7e9      	b.n	800700a <__ssputs_r+0x8a>
	...

08007038 <_svfiprintf_r>:
 8007038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800703c:	4698      	mov	r8, r3
 800703e:	898b      	ldrh	r3, [r1, #12]
 8007040:	061b      	lsls	r3, r3, #24
 8007042:	b09d      	sub	sp, #116	@ 0x74
 8007044:	4607      	mov	r7, r0
 8007046:	460d      	mov	r5, r1
 8007048:	4614      	mov	r4, r2
 800704a:	d510      	bpl.n	800706e <_svfiprintf_r+0x36>
 800704c:	690b      	ldr	r3, [r1, #16]
 800704e:	b973      	cbnz	r3, 800706e <_svfiprintf_r+0x36>
 8007050:	2140      	movs	r1, #64	@ 0x40
 8007052:	f7ff ff09 	bl	8006e68 <_malloc_r>
 8007056:	6028      	str	r0, [r5, #0]
 8007058:	6128      	str	r0, [r5, #16]
 800705a:	b930      	cbnz	r0, 800706a <_svfiprintf_r+0x32>
 800705c:	230c      	movs	r3, #12
 800705e:	603b      	str	r3, [r7, #0]
 8007060:	f04f 30ff 	mov.w	r0, #4294967295
 8007064:	b01d      	add	sp, #116	@ 0x74
 8007066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800706a:	2340      	movs	r3, #64	@ 0x40
 800706c:	616b      	str	r3, [r5, #20]
 800706e:	2300      	movs	r3, #0
 8007070:	9309      	str	r3, [sp, #36]	@ 0x24
 8007072:	2320      	movs	r3, #32
 8007074:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007078:	f8cd 800c 	str.w	r8, [sp, #12]
 800707c:	2330      	movs	r3, #48	@ 0x30
 800707e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800721c <_svfiprintf_r+0x1e4>
 8007082:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007086:	f04f 0901 	mov.w	r9, #1
 800708a:	4623      	mov	r3, r4
 800708c:	469a      	mov	sl, r3
 800708e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007092:	b10a      	cbz	r2, 8007098 <_svfiprintf_r+0x60>
 8007094:	2a25      	cmp	r2, #37	@ 0x25
 8007096:	d1f9      	bne.n	800708c <_svfiprintf_r+0x54>
 8007098:	ebba 0b04 	subs.w	fp, sl, r4
 800709c:	d00b      	beq.n	80070b6 <_svfiprintf_r+0x7e>
 800709e:	465b      	mov	r3, fp
 80070a0:	4622      	mov	r2, r4
 80070a2:	4629      	mov	r1, r5
 80070a4:	4638      	mov	r0, r7
 80070a6:	f7ff ff6b 	bl	8006f80 <__ssputs_r>
 80070aa:	3001      	adds	r0, #1
 80070ac:	f000 80a7 	beq.w	80071fe <_svfiprintf_r+0x1c6>
 80070b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070b2:	445a      	add	r2, fp
 80070b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80070b6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 809f 	beq.w	80071fe <_svfiprintf_r+0x1c6>
 80070c0:	2300      	movs	r3, #0
 80070c2:	f04f 32ff 	mov.w	r2, #4294967295
 80070c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ca:	f10a 0a01 	add.w	sl, sl, #1
 80070ce:	9304      	str	r3, [sp, #16]
 80070d0:	9307      	str	r3, [sp, #28]
 80070d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80070d8:	4654      	mov	r4, sl
 80070da:	2205      	movs	r2, #5
 80070dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e0:	484e      	ldr	r0, [pc, #312]	@ (800721c <_svfiprintf_r+0x1e4>)
 80070e2:	f7f9 f87d 	bl	80001e0 <memchr>
 80070e6:	9a04      	ldr	r2, [sp, #16]
 80070e8:	b9d8      	cbnz	r0, 8007122 <_svfiprintf_r+0xea>
 80070ea:	06d0      	lsls	r0, r2, #27
 80070ec:	bf44      	itt	mi
 80070ee:	2320      	movmi	r3, #32
 80070f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070f4:	0711      	lsls	r1, r2, #28
 80070f6:	bf44      	itt	mi
 80070f8:	232b      	movmi	r3, #43	@ 0x2b
 80070fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007102:	2b2a      	cmp	r3, #42	@ 0x2a
 8007104:	d015      	beq.n	8007132 <_svfiprintf_r+0xfa>
 8007106:	9a07      	ldr	r2, [sp, #28]
 8007108:	4654      	mov	r4, sl
 800710a:	2000      	movs	r0, #0
 800710c:	f04f 0c0a 	mov.w	ip, #10
 8007110:	4621      	mov	r1, r4
 8007112:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007116:	3b30      	subs	r3, #48	@ 0x30
 8007118:	2b09      	cmp	r3, #9
 800711a:	d94b      	bls.n	80071b4 <_svfiprintf_r+0x17c>
 800711c:	b1b0      	cbz	r0, 800714c <_svfiprintf_r+0x114>
 800711e:	9207      	str	r2, [sp, #28]
 8007120:	e014      	b.n	800714c <_svfiprintf_r+0x114>
 8007122:	eba0 0308 	sub.w	r3, r0, r8
 8007126:	fa09 f303 	lsl.w	r3, r9, r3
 800712a:	4313      	orrs	r3, r2
 800712c:	9304      	str	r3, [sp, #16]
 800712e:	46a2      	mov	sl, r4
 8007130:	e7d2      	b.n	80070d8 <_svfiprintf_r+0xa0>
 8007132:	9b03      	ldr	r3, [sp, #12]
 8007134:	1d19      	adds	r1, r3, #4
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	9103      	str	r1, [sp, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	bfbb      	ittet	lt
 800713e:	425b      	neglt	r3, r3
 8007140:	f042 0202 	orrlt.w	r2, r2, #2
 8007144:	9307      	strge	r3, [sp, #28]
 8007146:	9307      	strlt	r3, [sp, #28]
 8007148:	bfb8      	it	lt
 800714a:	9204      	strlt	r2, [sp, #16]
 800714c:	7823      	ldrb	r3, [r4, #0]
 800714e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007150:	d10a      	bne.n	8007168 <_svfiprintf_r+0x130>
 8007152:	7863      	ldrb	r3, [r4, #1]
 8007154:	2b2a      	cmp	r3, #42	@ 0x2a
 8007156:	d132      	bne.n	80071be <_svfiprintf_r+0x186>
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	1d1a      	adds	r2, r3, #4
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	9203      	str	r2, [sp, #12]
 8007160:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007164:	3402      	adds	r4, #2
 8007166:	9305      	str	r3, [sp, #20]
 8007168:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800722c <_svfiprintf_r+0x1f4>
 800716c:	7821      	ldrb	r1, [r4, #0]
 800716e:	2203      	movs	r2, #3
 8007170:	4650      	mov	r0, sl
 8007172:	f7f9 f835 	bl	80001e0 <memchr>
 8007176:	b138      	cbz	r0, 8007188 <_svfiprintf_r+0x150>
 8007178:	9b04      	ldr	r3, [sp, #16]
 800717a:	eba0 000a 	sub.w	r0, r0, sl
 800717e:	2240      	movs	r2, #64	@ 0x40
 8007180:	4082      	lsls	r2, r0
 8007182:	4313      	orrs	r3, r2
 8007184:	3401      	adds	r4, #1
 8007186:	9304      	str	r3, [sp, #16]
 8007188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800718c:	4824      	ldr	r0, [pc, #144]	@ (8007220 <_svfiprintf_r+0x1e8>)
 800718e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007192:	2206      	movs	r2, #6
 8007194:	f7f9 f824 	bl	80001e0 <memchr>
 8007198:	2800      	cmp	r0, #0
 800719a:	d036      	beq.n	800720a <_svfiprintf_r+0x1d2>
 800719c:	4b21      	ldr	r3, [pc, #132]	@ (8007224 <_svfiprintf_r+0x1ec>)
 800719e:	bb1b      	cbnz	r3, 80071e8 <_svfiprintf_r+0x1b0>
 80071a0:	9b03      	ldr	r3, [sp, #12]
 80071a2:	3307      	adds	r3, #7
 80071a4:	f023 0307 	bic.w	r3, r3, #7
 80071a8:	3308      	adds	r3, #8
 80071aa:	9303      	str	r3, [sp, #12]
 80071ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ae:	4433      	add	r3, r6
 80071b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071b2:	e76a      	b.n	800708a <_svfiprintf_r+0x52>
 80071b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80071b8:	460c      	mov	r4, r1
 80071ba:	2001      	movs	r0, #1
 80071bc:	e7a8      	b.n	8007110 <_svfiprintf_r+0xd8>
 80071be:	2300      	movs	r3, #0
 80071c0:	3401      	adds	r4, #1
 80071c2:	9305      	str	r3, [sp, #20]
 80071c4:	4619      	mov	r1, r3
 80071c6:	f04f 0c0a 	mov.w	ip, #10
 80071ca:	4620      	mov	r0, r4
 80071cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071d0:	3a30      	subs	r2, #48	@ 0x30
 80071d2:	2a09      	cmp	r2, #9
 80071d4:	d903      	bls.n	80071de <_svfiprintf_r+0x1a6>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d0c6      	beq.n	8007168 <_svfiprintf_r+0x130>
 80071da:	9105      	str	r1, [sp, #20]
 80071dc:	e7c4      	b.n	8007168 <_svfiprintf_r+0x130>
 80071de:	fb0c 2101 	mla	r1, ip, r1, r2
 80071e2:	4604      	mov	r4, r0
 80071e4:	2301      	movs	r3, #1
 80071e6:	e7f0      	b.n	80071ca <_svfiprintf_r+0x192>
 80071e8:	ab03      	add	r3, sp, #12
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	462a      	mov	r2, r5
 80071ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007228 <_svfiprintf_r+0x1f0>)
 80071f0:	a904      	add	r1, sp, #16
 80071f2:	4638      	mov	r0, r7
 80071f4:	f3af 8000 	nop.w
 80071f8:	1c42      	adds	r2, r0, #1
 80071fa:	4606      	mov	r6, r0
 80071fc:	d1d6      	bne.n	80071ac <_svfiprintf_r+0x174>
 80071fe:	89ab      	ldrh	r3, [r5, #12]
 8007200:	065b      	lsls	r3, r3, #25
 8007202:	f53f af2d 	bmi.w	8007060 <_svfiprintf_r+0x28>
 8007206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007208:	e72c      	b.n	8007064 <_svfiprintf_r+0x2c>
 800720a:	ab03      	add	r3, sp, #12
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	462a      	mov	r2, r5
 8007210:	4b05      	ldr	r3, [pc, #20]	@ (8007228 <_svfiprintf_r+0x1f0>)
 8007212:	a904      	add	r1, sp, #16
 8007214:	4638      	mov	r0, r7
 8007216:	f000 f9bb 	bl	8007590 <_printf_i>
 800721a:	e7ed      	b.n	80071f8 <_svfiprintf_r+0x1c0>
 800721c:	08007f4c 	.word	0x08007f4c
 8007220:	08007f56 	.word	0x08007f56
 8007224:	00000000 	.word	0x00000000
 8007228:	08006f81 	.word	0x08006f81
 800722c:	08007f52 	.word	0x08007f52

08007230 <__sfputc_r>:
 8007230:	6893      	ldr	r3, [r2, #8]
 8007232:	3b01      	subs	r3, #1
 8007234:	2b00      	cmp	r3, #0
 8007236:	b410      	push	{r4}
 8007238:	6093      	str	r3, [r2, #8]
 800723a:	da08      	bge.n	800724e <__sfputc_r+0x1e>
 800723c:	6994      	ldr	r4, [r2, #24]
 800723e:	42a3      	cmp	r3, r4
 8007240:	db01      	blt.n	8007246 <__sfputc_r+0x16>
 8007242:	290a      	cmp	r1, #10
 8007244:	d103      	bne.n	800724e <__sfputc_r+0x1e>
 8007246:	f85d 4b04 	ldr.w	r4, [sp], #4
 800724a:	f7ff bc24 	b.w	8006a96 <__swbuf_r>
 800724e:	6813      	ldr	r3, [r2, #0]
 8007250:	1c58      	adds	r0, r3, #1
 8007252:	6010      	str	r0, [r2, #0]
 8007254:	7019      	strb	r1, [r3, #0]
 8007256:	4608      	mov	r0, r1
 8007258:	f85d 4b04 	ldr.w	r4, [sp], #4
 800725c:	4770      	bx	lr

0800725e <__sfputs_r>:
 800725e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007260:	4606      	mov	r6, r0
 8007262:	460f      	mov	r7, r1
 8007264:	4614      	mov	r4, r2
 8007266:	18d5      	adds	r5, r2, r3
 8007268:	42ac      	cmp	r4, r5
 800726a:	d101      	bne.n	8007270 <__sfputs_r+0x12>
 800726c:	2000      	movs	r0, #0
 800726e:	e007      	b.n	8007280 <__sfputs_r+0x22>
 8007270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007274:	463a      	mov	r2, r7
 8007276:	4630      	mov	r0, r6
 8007278:	f7ff ffda 	bl	8007230 <__sfputc_r>
 800727c:	1c43      	adds	r3, r0, #1
 800727e:	d1f3      	bne.n	8007268 <__sfputs_r+0xa>
 8007280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007284 <_vfiprintf_r>:
 8007284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007288:	460d      	mov	r5, r1
 800728a:	b09d      	sub	sp, #116	@ 0x74
 800728c:	4614      	mov	r4, r2
 800728e:	4698      	mov	r8, r3
 8007290:	4606      	mov	r6, r0
 8007292:	b118      	cbz	r0, 800729c <_vfiprintf_r+0x18>
 8007294:	6a03      	ldr	r3, [r0, #32]
 8007296:	b90b      	cbnz	r3, 800729c <_vfiprintf_r+0x18>
 8007298:	f7ff faf2 	bl	8006880 <__sinit>
 800729c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800729e:	07d9      	lsls	r1, r3, #31
 80072a0:	d405      	bmi.n	80072ae <_vfiprintf_r+0x2a>
 80072a2:	89ab      	ldrh	r3, [r5, #12]
 80072a4:	059a      	lsls	r2, r3, #22
 80072a6:	d402      	bmi.n	80072ae <_vfiprintf_r+0x2a>
 80072a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072aa:	f7ff fd60 	bl	8006d6e <__retarget_lock_acquire_recursive>
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	071b      	lsls	r3, r3, #28
 80072b2:	d501      	bpl.n	80072b8 <_vfiprintf_r+0x34>
 80072b4:	692b      	ldr	r3, [r5, #16]
 80072b6:	b99b      	cbnz	r3, 80072e0 <_vfiprintf_r+0x5c>
 80072b8:	4629      	mov	r1, r5
 80072ba:	4630      	mov	r0, r6
 80072bc:	f7ff fc2a 	bl	8006b14 <__swsetup_r>
 80072c0:	b170      	cbz	r0, 80072e0 <_vfiprintf_r+0x5c>
 80072c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072c4:	07dc      	lsls	r4, r3, #31
 80072c6:	d504      	bpl.n	80072d2 <_vfiprintf_r+0x4e>
 80072c8:	f04f 30ff 	mov.w	r0, #4294967295
 80072cc:	b01d      	add	sp, #116	@ 0x74
 80072ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	0598      	lsls	r0, r3, #22
 80072d6:	d4f7      	bmi.n	80072c8 <_vfiprintf_r+0x44>
 80072d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072da:	f7ff fd49 	bl	8006d70 <__retarget_lock_release_recursive>
 80072de:	e7f3      	b.n	80072c8 <_vfiprintf_r+0x44>
 80072e0:	2300      	movs	r3, #0
 80072e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80072e4:	2320      	movs	r3, #32
 80072e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80072ee:	2330      	movs	r3, #48	@ 0x30
 80072f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80074a0 <_vfiprintf_r+0x21c>
 80072f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072f8:	f04f 0901 	mov.w	r9, #1
 80072fc:	4623      	mov	r3, r4
 80072fe:	469a      	mov	sl, r3
 8007300:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007304:	b10a      	cbz	r2, 800730a <_vfiprintf_r+0x86>
 8007306:	2a25      	cmp	r2, #37	@ 0x25
 8007308:	d1f9      	bne.n	80072fe <_vfiprintf_r+0x7a>
 800730a:	ebba 0b04 	subs.w	fp, sl, r4
 800730e:	d00b      	beq.n	8007328 <_vfiprintf_r+0xa4>
 8007310:	465b      	mov	r3, fp
 8007312:	4622      	mov	r2, r4
 8007314:	4629      	mov	r1, r5
 8007316:	4630      	mov	r0, r6
 8007318:	f7ff ffa1 	bl	800725e <__sfputs_r>
 800731c:	3001      	adds	r0, #1
 800731e:	f000 80a7 	beq.w	8007470 <_vfiprintf_r+0x1ec>
 8007322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007324:	445a      	add	r2, fp
 8007326:	9209      	str	r2, [sp, #36]	@ 0x24
 8007328:	f89a 3000 	ldrb.w	r3, [sl]
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 809f 	beq.w	8007470 <_vfiprintf_r+0x1ec>
 8007332:	2300      	movs	r3, #0
 8007334:	f04f 32ff 	mov.w	r2, #4294967295
 8007338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800733c:	f10a 0a01 	add.w	sl, sl, #1
 8007340:	9304      	str	r3, [sp, #16]
 8007342:	9307      	str	r3, [sp, #28]
 8007344:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007348:	931a      	str	r3, [sp, #104]	@ 0x68
 800734a:	4654      	mov	r4, sl
 800734c:	2205      	movs	r2, #5
 800734e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007352:	4853      	ldr	r0, [pc, #332]	@ (80074a0 <_vfiprintf_r+0x21c>)
 8007354:	f7f8 ff44 	bl	80001e0 <memchr>
 8007358:	9a04      	ldr	r2, [sp, #16]
 800735a:	b9d8      	cbnz	r0, 8007394 <_vfiprintf_r+0x110>
 800735c:	06d1      	lsls	r1, r2, #27
 800735e:	bf44      	itt	mi
 8007360:	2320      	movmi	r3, #32
 8007362:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007366:	0713      	lsls	r3, r2, #28
 8007368:	bf44      	itt	mi
 800736a:	232b      	movmi	r3, #43	@ 0x2b
 800736c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007370:	f89a 3000 	ldrb.w	r3, [sl]
 8007374:	2b2a      	cmp	r3, #42	@ 0x2a
 8007376:	d015      	beq.n	80073a4 <_vfiprintf_r+0x120>
 8007378:	9a07      	ldr	r2, [sp, #28]
 800737a:	4654      	mov	r4, sl
 800737c:	2000      	movs	r0, #0
 800737e:	f04f 0c0a 	mov.w	ip, #10
 8007382:	4621      	mov	r1, r4
 8007384:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007388:	3b30      	subs	r3, #48	@ 0x30
 800738a:	2b09      	cmp	r3, #9
 800738c:	d94b      	bls.n	8007426 <_vfiprintf_r+0x1a2>
 800738e:	b1b0      	cbz	r0, 80073be <_vfiprintf_r+0x13a>
 8007390:	9207      	str	r2, [sp, #28]
 8007392:	e014      	b.n	80073be <_vfiprintf_r+0x13a>
 8007394:	eba0 0308 	sub.w	r3, r0, r8
 8007398:	fa09 f303 	lsl.w	r3, r9, r3
 800739c:	4313      	orrs	r3, r2
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	46a2      	mov	sl, r4
 80073a2:	e7d2      	b.n	800734a <_vfiprintf_r+0xc6>
 80073a4:	9b03      	ldr	r3, [sp, #12]
 80073a6:	1d19      	adds	r1, r3, #4
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	9103      	str	r1, [sp, #12]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	bfbb      	ittet	lt
 80073b0:	425b      	neglt	r3, r3
 80073b2:	f042 0202 	orrlt.w	r2, r2, #2
 80073b6:	9307      	strge	r3, [sp, #28]
 80073b8:	9307      	strlt	r3, [sp, #28]
 80073ba:	bfb8      	it	lt
 80073bc:	9204      	strlt	r2, [sp, #16]
 80073be:	7823      	ldrb	r3, [r4, #0]
 80073c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80073c2:	d10a      	bne.n	80073da <_vfiprintf_r+0x156>
 80073c4:	7863      	ldrb	r3, [r4, #1]
 80073c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c8:	d132      	bne.n	8007430 <_vfiprintf_r+0x1ac>
 80073ca:	9b03      	ldr	r3, [sp, #12]
 80073cc:	1d1a      	adds	r2, r3, #4
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	9203      	str	r2, [sp, #12]
 80073d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073d6:	3402      	adds	r4, #2
 80073d8:	9305      	str	r3, [sp, #20]
 80073da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80074b0 <_vfiprintf_r+0x22c>
 80073de:	7821      	ldrb	r1, [r4, #0]
 80073e0:	2203      	movs	r2, #3
 80073e2:	4650      	mov	r0, sl
 80073e4:	f7f8 fefc 	bl	80001e0 <memchr>
 80073e8:	b138      	cbz	r0, 80073fa <_vfiprintf_r+0x176>
 80073ea:	9b04      	ldr	r3, [sp, #16]
 80073ec:	eba0 000a 	sub.w	r0, r0, sl
 80073f0:	2240      	movs	r2, #64	@ 0x40
 80073f2:	4082      	lsls	r2, r0
 80073f4:	4313      	orrs	r3, r2
 80073f6:	3401      	adds	r4, #1
 80073f8:	9304      	str	r3, [sp, #16]
 80073fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073fe:	4829      	ldr	r0, [pc, #164]	@ (80074a4 <_vfiprintf_r+0x220>)
 8007400:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007404:	2206      	movs	r2, #6
 8007406:	f7f8 feeb 	bl	80001e0 <memchr>
 800740a:	2800      	cmp	r0, #0
 800740c:	d03f      	beq.n	800748e <_vfiprintf_r+0x20a>
 800740e:	4b26      	ldr	r3, [pc, #152]	@ (80074a8 <_vfiprintf_r+0x224>)
 8007410:	bb1b      	cbnz	r3, 800745a <_vfiprintf_r+0x1d6>
 8007412:	9b03      	ldr	r3, [sp, #12]
 8007414:	3307      	adds	r3, #7
 8007416:	f023 0307 	bic.w	r3, r3, #7
 800741a:	3308      	adds	r3, #8
 800741c:	9303      	str	r3, [sp, #12]
 800741e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007420:	443b      	add	r3, r7
 8007422:	9309      	str	r3, [sp, #36]	@ 0x24
 8007424:	e76a      	b.n	80072fc <_vfiprintf_r+0x78>
 8007426:	fb0c 3202 	mla	r2, ip, r2, r3
 800742a:	460c      	mov	r4, r1
 800742c:	2001      	movs	r0, #1
 800742e:	e7a8      	b.n	8007382 <_vfiprintf_r+0xfe>
 8007430:	2300      	movs	r3, #0
 8007432:	3401      	adds	r4, #1
 8007434:	9305      	str	r3, [sp, #20]
 8007436:	4619      	mov	r1, r3
 8007438:	f04f 0c0a 	mov.w	ip, #10
 800743c:	4620      	mov	r0, r4
 800743e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007442:	3a30      	subs	r2, #48	@ 0x30
 8007444:	2a09      	cmp	r2, #9
 8007446:	d903      	bls.n	8007450 <_vfiprintf_r+0x1cc>
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0c6      	beq.n	80073da <_vfiprintf_r+0x156>
 800744c:	9105      	str	r1, [sp, #20]
 800744e:	e7c4      	b.n	80073da <_vfiprintf_r+0x156>
 8007450:	fb0c 2101 	mla	r1, ip, r1, r2
 8007454:	4604      	mov	r4, r0
 8007456:	2301      	movs	r3, #1
 8007458:	e7f0      	b.n	800743c <_vfiprintf_r+0x1b8>
 800745a:	ab03      	add	r3, sp, #12
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	462a      	mov	r2, r5
 8007460:	4b12      	ldr	r3, [pc, #72]	@ (80074ac <_vfiprintf_r+0x228>)
 8007462:	a904      	add	r1, sp, #16
 8007464:	4630      	mov	r0, r6
 8007466:	f3af 8000 	nop.w
 800746a:	4607      	mov	r7, r0
 800746c:	1c78      	adds	r0, r7, #1
 800746e:	d1d6      	bne.n	800741e <_vfiprintf_r+0x19a>
 8007470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007472:	07d9      	lsls	r1, r3, #31
 8007474:	d405      	bmi.n	8007482 <_vfiprintf_r+0x1fe>
 8007476:	89ab      	ldrh	r3, [r5, #12]
 8007478:	059a      	lsls	r2, r3, #22
 800747a:	d402      	bmi.n	8007482 <_vfiprintf_r+0x1fe>
 800747c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800747e:	f7ff fc77 	bl	8006d70 <__retarget_lock_release_recursive>
 8007482:	89ab      	ldrh	r3, [r5, #12]
 8007484:	065b      	lsls	r3, r3, #25
 8007486:	f53f af1f 	bmi.w	80072c8 <_vfiprintf_r+0x44>
 800748a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800748c:	e71e      	b.n	80072cc <_vfiprintf_r+0x48>
 800748e:	ab03      	add	r3, sp, #12
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	462a      	mov	r2, r5
 8007494:	4b05      	ldr	r3, [pc, #20]	@ (80074ac <_vfiprintf_r+0x228>)
 8007496:	a904      	add	r1, sp, #16
 8007498:	4630      	mov	r0, r6
 800749a:	f000 f879 	bl	8007590 <_printf_i>
 800749e:	e7e4      	b.n	800746a <_vfiprintf_r+0x1e6>
 80074a0:	08007f4c 	.word	0x08007f4c
 80074a4:	08007f56 	.word	0x08007f56
 80074a8:	00000000 	.word	0x00000000
 80074ac:	0800725f 	.word	0x0800725f
 80074b0:	08007f52 	.word	0x08007f52

080074b4 <_printf_common>:
 80074b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074b8:	4616      	mov	r6, r2
 80074ba:	4698      	mov	r8, r3
 80074bc:	688a      	ldr	r2, [r1, #8]
 80074be:	690b      	ldr	r3, [r1, #16]
 80074c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074c4:	4293      	cmp	r3, r2
 80074c6:	bfb8      	it	lt
 80074c8:	4613      	movlt	r3, r2
 80074ca:	6033      	str	r3, [r6, #0]
 80074cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074d0:	4607      	mov	r7, r0
 80074d2:	460c      	mov	r4, r1
 80074d4:	b10a      	cbz	r2, 80074da <_printf_common+0x26>
 80074d6:	3301      	adds	r3, #1
 80074d8:	6033      	str	r3, [r6, #0]
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	0699      	lsls	r1, r3, #26
 80074de:	bf42      	ittt	mi
 80074e0:	6833      	ldrmi	r3, [r6, #0]
 80074e2:	3302      	addmi	r3, #2
 80074e4:	6033      	strmi	r3, [r6, #0]
 80074e6:	6825      	ldr	r5, [r4, #0]
 80074e8:	f015 0506 	ands.w	r5, r5, #6
 80074ec:	d106      	bne.n	80074fc <_printf_common+0x48>
 80074ee:	f104 0a19 	add.w	sl, r4, #25
 80074f2:	68e3      	ldr	r3, [r4, #12]
 80074f4:	6832      	ldr	r2, [r6, #0]
 80074f6:	1a9b      	subs	r3, r3, r2
 80074f8:	42ab      	cmp	r3, r5
 80074fa:	dc26      	bgt.n	800754a <_printf_common+0x96>
 80074fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007500:	6822      	ldr	r2, [r4, #0]
 8007502:	3b00      	subs	r3, #0
 8007504:	bf18      	it	ne
 8007506:	2301      	movne	r3, #1
 8007508:	0692      	lsls	r2, r2, #26
 800750a:	d42b      	bmi.n	8007564 <_printf_common+0xb0>
 800750c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007510:	4641      	mov	r1, r8
 8007512:	4638      	mov	r0, r7
 8007514:	47c8      	blx	r9
 8007516:	3001      	adds	r0, #1
 8007518:	d01e      	beq.n	8007558 <_printf_common+0xa4>
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	6922      	ldr	r2, [r4, #16]
 800751e:	f003 0306 	and.w	r3, r3, #6
 8007522:	2b04      	cmp	r3, #4
 8007524:	bf02      	ittt	eq
 8007526:	68e5      	ldreq	r5, [r4, #12]
 8007528:	6833      	ldreq	r3, [r6, #0]
 800752a:	1aed      	subeq	r5, r5, r3
 800752c:	68a3      	ldr	r3, [r4, #8]
 800752e:	bf0c      	ite	eq
 8007530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007534:	2500      	movne	r5, #0
 8007536:	4293      	cmp	r3, r2
 8007538:	bfc4      	itt	gt
 800753a:	1a9b      	subgt	r3, r3, r2
 800753c:	18ed      	addgt	r5, r5, r3
 800753e:	2600      	movs	r6, #0
 8007540:	341a      	adds	r4, #26
 8007542:	42b5      	cmp	r5, r6
 8007544:	d11a      	bne.n	800757c <_printf_common+0xc8>
 8007546:	2000      	movs	r0, #0
 8007548:	e008      	b.n	800755c <_printf_common+0xa8>
 800754a:	2301      	movs	r3, #1
 800754c:	4652      	mov	r2, sl
 800754e:	4641      	mov	r1, r8
 8007550:	4638      	mov	r0, r7
 8007552:	47c8      	blx	r9
 8007554:	3001      	adds	r0, #1
 8007556:	d103      	bne.n	8007560 <_printf_common+0xac>
 8007558:	f04f 30ff 	mov.w	r0, #4294967295
 800755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007560:	3501      	adds	r5, #1
 8007562:	e7c6      	b.n	80074f2 <_printf_common+0x3e>
 8007564:	18e1      	adds	r1, r4, r3
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	2030      	movs	r0, #48	@ 0x30
 800756a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800756e:	4422      	add	r2, r4
 8007570:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007574:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007578:	3302      	adds	r3, #2
 800757a:	e7c7      	b.n	800750c <_printf_common+0x58>
 800757c:	2301      	movs	r3, #1
 800757e:	4622      	mov	r2, r4
 8007580:	4641      	mov	r1, r8
 8007582:	4638      	mov	r0, r7
 8007584:	47c8      	blx	r9
 8007586:	3001      	adds	r0, #1
 8007588:	d0e6      	beq.n	8007558 <_printf_common+0xa4>
 800758a:	3601      	adds	r6, #1
 800758c:	e7d9      	b.n	8007542 <_printf_common+0x8e>
	...

08007590 <_printf_i>:
 8007590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007594:	7e0f      	ldrb	r7, [r1, #24]
 8007596:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007598:	2f78      	cmp	r7, #120	@ 0x78
 800759a:	4691      	mov	r9, r2
 800759c:	4680      	mov	r8, r0
 800759e:	460c      	mov	r4, r1
 80075a0:	469a      	mov	sl, r3
 80075a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075a6:	d807      	bhi.n	80075b8 <_printf_i+0x28>
 80075a8:	2f62      	cmp	r7, #98	@ 0x62
 80075aa:	d80a      	bhi.n	80075c2 <_printf_i+0x32>
 80075ac:	2f00      	cmp	r7, #0
 80075ae:	f000 80d1 	beq.w	8007754 <_printf_i+0x1c4>
 80075b2:	2f58      	cmp	r7, #88	@ 0x58
 80075b4:	f000 80b8 	beq.w	8007728 <_printf_i+0x198>
 80075b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075c0:	e03a      	b.n	8007638 <_printf_i+0xa8>
 80075c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075c6:	2b15      	cmp	r3, #21
 80075c8:	d8f6      	bhi.n	80075b8 <_printf_i+0x28>
 80075ca:	a101      	add	r1, pc, #4	@ (adr r1, 80075d0 <_printf_i+0x40>)
 80075cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075d0:	08007629 	.word	0x08007629
 80075d4:	0800763d 	.word	0x0800763d
 80075d8:	080075b9 	.word	0x080075b9
 80075dc:	080075b9 	.word	0x080075b9
 80075e0:	080075b9 	.word	0x080075b9
 80075e4:	080075b9 	.word	0x080075b9
 80075e8:	0800763d 	.word	0x0800763d
 80075ec:	080075b9 	.word	0x080075b9
 80075f0:	080075b9 	.word	0x080075b9
 80075f4:	080075b9 	.word	0x080075b9
 80075f8:	080075b9 	.word	0x080075b9
 80075fc:	0800773b 	.word	0x0800773b
 8007600:	08007667 	.word	0x08007667
 8007604:	080076f5 	.word	0x080076f5
 8007608:	080075b9 	.word	0x080075b9
 800760c:	080075b9 	.word	0x080075b9
 8007610:	0800775d 	.word	0x0800775d
 8007614:	080075b9 	.word	0x080075b9
 8007618:	08007667 	.word	0x08007667
 800761c:	080075b9 	.word	0x080075b9
 8007620:	080075b9 	.word	0x080075b9
 8007624:	080076fd 	.word	0x080076fd
 8007628:	6833      	ldr	r3, [r6, #0]
 800762a:	1d1a      	adds	r2, r3, #4
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	6032      	str	r2, [r6, #0]
 8007630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007634:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007638:	2301      	movs	r3, #1
 800763a:	e09c      	b.n	8007776 <_printf_i+0x1e6>
 800763c:	6833      	ldr	r3, [r6, #0]
 800763e:	6820      	ldr	r0, [r4, #0]
 8007640:	1d19      	adds	r1, r3, #4
 8007642:	6031      	str	r1, [r6, #0]
 8007644:	0606      	lsls	r6, r0, #24
 8007646:	d501      	bpl.n	800764c <_printf_i+0xbc>
 8007648:	681d      	ldr	r5, [r3, #0]
 800764a:	e003      	b.n	8007654 <_printf_i+0xc4>
 800764c:	0645      	lsls	r5, r0, #25
 800764e:	d5fb      	bpl.n	8007648 <_printf_i+0xb8>
 8007650:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007654:	2d00      	cmp	r5, #0
 8007656:	da03      	bge.n	8007660 <_printf_i+0xd0>
 8007658:	232d      	movs	r3, #45	@ 0x2d
 800765a:	426d      	negs	r5, r5
 800765c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007660:	4858      	ldr	r0, [pc, #352]	@ (80077c4 <_printf_i+0x234>)
 8007662:	230a      	movs	r3, #10
 8007664:	e011      	b.n	800768a <_printf_i+0xfa>
 8007666:	6821      	ldr	r1, [r4, #0]
 8007668:	6833      	ldr	r3, [r6, #0]
 800766a:	0608      	lsls	r0, r1, #24
 800766c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007670:	d402      	bmi.n	8007678 <_printf_i+0xe8>
 8007672:	0649      	lsls	r1, r1, #25
 8007674:	bf48      	it	mi
 8007676:	b2ad      	uxthmi	r5, r5
 8007678:	2f6f      	cmp	r7, #111	@ 0x6f
 800767a:	4852      	ldr	r0, [pc, #328]	@ (80077c4 <_printf_i+0x234>)
 800767c:	6033      	str	r3, [r6, #0]
 800767e:	bf14      	ite	ne
 8007680:	230a      	movne	r3, #10
 8007682:	2308      	moveq	r3, #8
 8007684:	2100      	movs	r1, #0
 8007686:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800768a:	6866      	ldr	r6, [r4, #4]
 800768c:	60a6      	str	r6, [r4, #8]
 800768e:	2e00      	cmp	r6, #0
 8007690:	db05      	blt.n	800769e <_printf_i+0x10e>
 8007692:	6821      	ldr	r1, [r4, #0]
 8007694:	432e      	orrs	r6, r5
 8007696:	f021 0104 	bic.w	r1, r1, #4
 800769a:	6021      	str	r1, [r4, #0]
 800769c:	d04b      	beq.n	8007736 <_printf_i+0x1a6>
 800769e:	4616      	mov	r6, r2
 80076a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80076a4:	fb03 5711 	mls	r7, r3, r1, r5
 80076a8:	5dc7      	ldrb	r7, [r0, r7]
 80076aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076ae:	462f      	mov	r7, r5
 80076b0:	42bb      	cmp	r3, r7
 80076b2:	460d      	mov	r5, r1
 80076b4:	d9f4      	bls.n	80076a0 <_printf_i+0x110>
 80076b6:	2b08      	cmp	r3, #8
 80076b8:	d10b      	bne.n	80076d2 <_printf_i+0x142>
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	07df      	lsls	r7, r3, #31
 80076be:	d508      	bpl.n	80076d2 <_printf_i+0x142>
 80076c0:	6923      	ldr	r3, [r4, #16]
 80076c2:	6861      	ldr	r1, [r4, #4]
 80076c4:	4299      	cmp	r1, r3
 80076c6:	bfde      	ittt	le
 80076c8:	2330      	movle	r3, #48	@ 0x30
 80076ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076d2:	1b92      	subs	r2, r2, r6
 80076d4:	6122      	str	r2, [r4, #16]
 80076d6:	f8cd a000 	str.w	sl, [sp]
 80076da:	464b      	mov	r3, r9
 80076dc:	aa03      	add	r2, sp, #12
 80076de:	4621      	mov	r1, r4
 80076e0:	4640      	mov	r0, r8
 80076e2:	f7ff fee7 	bl	80074b4 <_printf_common>
 80076e6:	3001      	adds	r0, #1
 80076e8:	d14a      	bne.n	8007780 <_printf_i+0x1f0>
 80076ea:	f04f 30ff 	mov.w	r0, #4294967295
 80076ee:	b004      	add	sp, #16
 80076f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f4:	6823      	ldr	r3, [r4, #0]
 80076f6:	f043 0320 	orr.w	r3, r3, #32
 80076fa:	6023      	str	r3, [r4, #0]
 80076fc:	4832      	ldr	r0, [pc, #200]	@ (80077c8 <_printf_i+0x238>)
 80076fe:	2778      	movs	r7, #120	@ 0x78
 8007700:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	6831      	ldr	r1, [r6, #0]
 8007708:	061f      	lsls	r7, r3, #24
 800770a:	f851 5b04 	ldr.w	r5, [r1], #4
 800770e:	d402      	bmi.n	8007716 <_printf_i+0x186>
 8007710:	065f      	lsls	r7, r3, #25
 8007712:	bf48      	it	mi
 8007714:	b2ad      	uxthmi	r5, r5
 8007716:	6031      	str	r1, [r6, #0]
 8007718:	07d9      	lsls	r1, r3, #31
 800771a:	bf44      	itt	mi
 800771c:	f043 0320 	orrmi.w	r3, r3, #32
 8007720:	6023      	strmi	r3, [r4, #0]
 8007722:	b11d      	cbz	r5, 800772c <_printf_i+0x19c>
 8007724:	2310      	movs	r3, #16
 8007726:	e7ad      	b.n	8007684 <_printf_i+0xf4>
 8007728:	4826      	ldr	r0, [pc, #152]	@ (80077c4 <_printf_i+0x234>)
 800772a:	e7e9      	b.n	8007700 <_printf_i+0x170>
 800772c:	6823      	ldr	r3, [r4, #0]
 800772e:	f023 0320 	bic.w	r3, r3, #32
 8007732:	6023      	str	r3, [r4, #0]
 8007734:	e7f6      	b.n	8007724 <_printf_i+0x194>
 8007736:	4616      	mov	r6, r2
 8007738:	e7bd      	b.n	80076b6 <_printf_i+0x126>
 800773a:	6833      	ldr	r3, [r6, #0]
 800773c:	6825      	ldr	r5, [r4, #0]
 800773e:	6961      	ldr	r1, [r4, #20]
 8007740:	1d18      	adds	r0, r3, #4
 8007742:	6030      	str	r0, [r6, #0]
 8007744:	062e      	lsls	r6, r5, #24
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	d501      	bpl.n	800774e <_printf_i+0x1be>
 800774a:	6019      	str	r1, [r3, #0]
 800774c:	e002      	b.n	8007754 <_printf_i+0x1c4>
 800774e:	0668      	lsls	r0, r5, #25
 8007750:	d5fb      	bpl.n	800774a <_printf_i+0x1ba>
 8007752:	8019      	strh	r1, [r3, #0]
 8007754:	2300      	movs	r3, #0
 8007756:	6123      	str	r3, [r4, #16]
 8007758:	4616      	mov	r6, r2
 800775a:	e7bc      	b.n	80076d6 <_printf_i+0x146>
 800775c:	6833      	ldr	r3, [r6, #0]
 800775e:	1d1a      	adds	r2, r3, #4
 8007760:	6032      	str	r2, [r6, #0]
 8007762:	681e      	ldr	r6, [r3, #0]
 8007764:	6862      	ldr	r2, [r4, #4]
 8007766:	2100      	movs	r1, #0
 8007768:	4630      	mov	r0, r6
 800776a:	f7f8 fd39 	bl	80001e0 <memchr>
 800776e:	b108      	cbz	r0, 8007774 <_printf_i+0x1e4>
 8007770:	1b80      	subs	r0, r0, r6
 8007772:	6060      	str	r0, [r4, #4]
 8007774:	6863      	ldr	r3, [r4, #4]
 8007776:	6123      	str	r3, [r4, #16]
 8007778:	2300      	movs	r3, #0
 800777a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800777e:	e7aa      	b.n	80076d6 <_printf_i+0x146>
 8007780:	6923      	ldr	r3, [r4, #16]
 8007782:	4632      	mov	r2, r6
 8007784:	4649      	mov	r1, r9
 8007786:	4640      	mov	r0, r8
 8007788:	47d0      	blx	sl
 800778a:	3001      	adds	r0, #1
 800778c:	d0ad      	beq.n	80076ea <_printf_i+0x15a>
 800778e:	6823      	ldr	r3, [r4, #0]
 8007790:	079b      	lsls	r3, r3, #30
 8007792:	d413      	bmi.n	80077bc <_printf_i+0x22c>
 8007794:	68e0      	ldr	r0, [r4, #12]
 8007796:	9b03      	ldr	r3, [sp, #12]
 8007798:	4298      	cmp	r0, r3
 800779a:	bfb8      	it	lt
 800779c:	4618      	movlt	r0, r3
 800779e:	e7a6      	b.n	80076ee <_printf_i+0x15e>
 80077a0:	2301      	movs	r3, #1
 80077a2:	4632      	mov	r2, r6
 80077a4:	4649      	mov	r1, r9
 80077a6:	4640      	mov	r0, r8
 80077a8:	47d0      	blx	sl
 80077aa:	3001      	adds	r0, #1
 80077ac:	d09d      	beq.n	80076ea <_printf_i+0x15a>
 80077ae:	3501      	adds	r5, #1
 80077b0:	68e3      	ldr	r3, [r4, #12]
 80077b2:	9903      	ldr	r1, [sp, #12]
 80077b4:	1a5b      	subs	r3, r3, r1
 80077b6:	42ab      	cmp	r3, r5
 80077b8:	dcf2      	bgt.n	80077a0 <_printf_i+0x210>
 80077ba:	e7eb      	b.n	8007794 <_printf_i+0x204>
 80077bc:	2500      	movs	r5, #0
 80077be:	f104 0619 	add.w	r6, r4, #25
 80077c2:	e7f5      	b.n	80077b0 <_printf_i+0x220>
 80077c4:	08007f5d 	.word	0x08007f5d
 80077c8:	08007f6e 	.word	0x08007f6e

080077cc <__sflush_r>:
 80077cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d4:	0716      	lsls	r6, r2, #28
 80077d6:	4605      	mov	r5, r0
 80077d8:	460c      	mov	r4, r1
 80077da:	d454      	bmi.n	8007886 <__sflush_r+0xba>
 80077dc:	684b      	ldr	r3, [r1, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	dc02      	bgt.n	80077e8 <__sflush_r+0x1c>
 80077e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dd48      	ble.n	800787a <__sflush_r+0xae>
 80077e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	d045      	beq.n	800787a <__sflush_r+0xae>
 80077ee:	2300      	movs	r3, #0
 80077f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077f4:	682f      	ldr	r7, [r5, #0]
 80077f6:	6a21      	ldr	r1, [r4, #32]
 80077f8:	602b      	str	r3, [r5, #0]
 80077fa:	d030      	beq.n	800785e <__sflush_r+0x92>
 80077fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077fe:	89a3      	ldrh	r3, [r4, #12]
 8007800:	0759      	lsls	r1, r3, #29
 8007802:	d505      	bpl.n	8007810 <__sflush_r+0x44>
 8007804:	6863      	ldr	r3, [r4, #4]
 8007806:	1ad2      	subs	r2, r2, r3
 8007808:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800780a:	b10b      	cbz	r3, 8007810 <__sflush_r+0x44>
 800780c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800780e:	1ad2      	subs	r2, r2, r3
 8007810:	2300      	movs	r3, #0
 8007812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007814:	6a21      	ldr	r1, [r4, #32]
 8007816:	4628      	mov	r0, r5
 8007818:	47b0      	blx	r6
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	d106      	bne.n	800782e <__sflush_r+0x62>
 8007820:	6829      	ldr	r1, [r5, #0]
 8007822:	291d      	cmp	r1, #29
 8007824:	d82b      	bhi.n	800787e <__sflush_r+0xb2>
 8007826:	4a2a      	ldr	r2, [pc, #168]	@ (80078d0 <__sflush_r+0x104>)
 8007828:	40ca      	lsrs	r2, r1
 800782a:	07d6      	lsls	r6, r2, #31
 800782c:	d527      	bpl.n	800787e <__sflush_r+0xb2>
 800782e:	2200      	movs	r2, #0
 8007830:	6062      	str	r2, [r4, #4]
 8007832:	04d9      	lsls	r1, r3, #19
 8007834:	6922      	ldr	r2, [r4, #16]
 8007836:	6022      	str	r2, [r4, #0]
 8007838:	d504      	bpl.n	8007844 <__sflush_r+0x78>
 800783a:	1c42      	adds	r2, r0, #1
 800783c:	d101      	bne.n	8007842 <__sflush_r+0x76>
 800783e:	682b      	ldr	r3, [r5, #0]
 8007840:	b903      	cbnz	r3, 8007844 <__sflush_r+0x78>
 8007842:	6560      	str	r0, [r4, #84]	@ 0x54
 8007844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007846:	602f      	str	r7, [r5, #0]
 8007848:	b1b9      	cbz	r1, 800787a <__sflush_r+0xae>
 800784a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800784e:	4299      	cmp	r1, r3
 8007850:	d002      	beq.n	8007858 <__sflush_r+0x8c>
 8007852:	4628      	mov	r0, r5
 8007854:	f7ff fa9c 	bl	8006d90 <_free_r>
 8007858:	2300      	movs	r3, #0
 800785a:	6363      	str	r3, [r4, #52]	@ 0x34
 800785c:	e00d      	b.n	800787a <__sflush_r+0xae>
 800785e:	2301      	movs	r3, #1
 8007860:	4628      	mov	r0, r5
 8007862:	47b0      	blx	r6
 8007864:	4602      	mov	r2, r0
 8007866:	1c50      	adds	r0, r2, #1
 8007868:	d1c9      	bne.n	80077fe <__sflush_r+0x32>
 800786a:	682b      	ldr	r3, [r5, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0c6      	beq.n	80077fe <__sflush_r+0x32>
 8007870:	2b1d      	cmp	r3, #29
 8007872:	d001      	beq.n	8007878 <__sflush_r+0xac>
 8007874:	2b16      	cmp	r3, #22
 8007876:	d11e      	bne.n	80078b6 <__sflush_r+0xea>
 8007878:	602f      	str	r7, [r5, #0]
 800787a:	2000      	movs	r0, #0
 800787c:	e022      	b.n	80078c4 <__sflush_r+0xf8>
 800787e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007882:	b21b      	sxth	r3, r3
 8007884:	e01b      	b.n	80078be <__sflush_r+0xf2>
 8007886:	690f      	ldr	r7, [r1, #16]
 8007888:	2f00      	cmp	r7, #0
 800788a:	d0f6      	beq.n	800787a <__sflush_r+0xae>
 800788c:	0793      	lsls	r3, r2, #30
 800788e:	680e      	ldr	r6, [r1, #0]
 8007890:	bf08      	it	eq
 8007892:	694b      	ldreq	r3, [r1, #20]
 8007894:	600f      	str	r7, [r1, #0]
 8007896:	bf18      	it	ne
 8007898:	2300      	movne	r3, #0
 800789a:	eba6 0807 	sub.w	r8, r6, r7
 800789e:	608b      	str	r3, [r1, #8]
 80078a0:	f1b8 0f00 	cmp.w	r8, #0
 80078a4:	dde9      	ble.n	800787a <__sflush_r+0xae>
 80078a6:	6a21      	ldr	r1, [r4, #32]
 80078a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80078aa:	4643      	mov	r3, r8
 80078ac:	463a      	mov	r2, r7
 80078ae:	4628      	mov	r0, r5
 80078b0:	47b0      	blx	r6
 80078b2:	2800      	cmp	r0, #0
 80078b4:	dc08      	bgt.n	80078c8 <__sflush_r+0xfc>
 80078b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078be:	81a3      	strh	r3, [r4, #12]
 80078c0:	f04f 30ff 	mov.w	r0, #4294967295
 80078c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c8:	4407      	add	r7, r0
 80078ca:	eba8 0800 	sub.w	r8, r8, r0
 80078ce:	e7e7      	b.n	80078a0 <__sflush_r+0xd4>
 80078d0:	20400001 	.word	0x20400001

080078d4 <_fflush_r>:
 80078d4:	b538      	push	{r3, r4, r5, lr}
 80078d6:	690b      	ldr	r3, [r1, #16]
 80078d8:	4605      	mov	r5, r0
 80078da:	460c      	mov	r4, r1
 80078dc:	b913      	cbnz	r3, 80078e4 <_fflush_r+0x10>
 80078de:	2500      	movs	r5, #0
 80078e0:	4628      	mov	r0, r5
 80078e2:	bd38      	pop	{r3, r4, r5, pc}
 80078e4:	b118      	cbz	r0, 80078ee <_fflush_r+0x1a>
 80078e6:	6a03      	ldr	r3, [r0, #32]
 80078e8:	b90b      	cbnz	r3, 80078ee <_fflush_r+0x1a>
 80078ea:	f7fe ffc9 	bl	8006880 <__sinit>
 80078ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0f3      	beq.n	80078de <_fflush_r+0xa>
 80078f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078f8:	07d0      	lsls	r0, r2, #31
 80078fa:	d404      	bmi.n	8007906 <_fflush_r+0x32>
 80078fc:	0599      	lsls	r1, r3, #22
 80078fe:	d402      	bmi.n	8007906 <_fflush_r+0x32>
 8007900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007902:	f7ff fa34 	bl	8006d6e <__retarget_lock_acquire_recursive>
 8007906:	4628      	mov	r0, r5
 8007908:	4621      	mov	r1, r4
 800790a:	f7ff ff5f 	bl	80077cc <__sflush_r>
 800790e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007910:	07da      	lsls	r2, r3, #31
 8007912:	4605      	mov	r5, r0
 8007914:	d4e4      	bmi.n	80078e0 <_fflush_r+0xc>
 8007916:	89a3      	ldrh	r3, [r4, #12]
 8007918:	059b      	lsls	r3, r3, #22
 800791a:	d4e1      	bmi.n	80078e0 <_fflush_r+0xc>
 800791c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800791e:	f7ff fa27 	bl	8006d70 <__retarget_lock_release_recursive>
 8007922:	e7dd      	b.n	80078e0 <_fflush_r+0xc>

08007924 <__swhatbuf_r>:
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	460c      	mov	r4, r1
 8007928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800792c:	2900      	cmp	r1, #0
 800792e:	b096      	sub	sp, #88	@ 0x58
 8007930:	4615      	mov	r5, r2
 8007932:	461e      	mov	r6, r3
 8007934:	da0d      	bge.n	8007952 <__swhatbuf_r+0x2e>
 8007936:	89a3      	ldrh	r3, [r4, #12]
 8007938:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800793c:	f04f 0100 	mov.w	r1, #0
 8007940:	bf14      	ite	ne
 8007942:	2340      	movne	r3, #64	@ 0x40
 8007944:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007948:	2000      	movs	r0, #0
 800794a:	6031      	str	r1, [r6, #0]
 800794c:	602b      	str	r3, [r5, #0]
 800794e:	b016      	add	sp, #88	@ 0x58
 8007950:	bd70      	pop	{r4, r5, r6, pc}
 8007952:	466a      	mov	r2, sp
 8007954:	f000 f862 	bl	8007a1c <_fstat_r>
 8007958:	2800      	cmp	r0, #0
 800795a:	dbec      	blt.n	8007936 <__swhatbuf_r+0x12>
 800795c:	9901      	ldr	r1, [sp, #4]
 800795e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007962:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007966:	4259      	negs	r1, r3
 8007968:	4159      	adcs	r1, r3
 800796a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800796e:	e7eb      	b.n	8007948 <__swhatbuf_r+0x24>

08007970 <__smakebuf_r>:
 8007970:	898b      	ldrh	r3, [r1, #12]
 8007972:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007974:	079d      	lsls	r5, r3, #30
 8007976:	4606      	mov	r6, r0
 8007978:	460c      	mov	r4, r1
 800797a:	d507      	bpl.n	800798c <__smakebuf_r+0x1c>
 800797c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	6123      	str	r3, [r4, #16]
 8007984:	2301      	movs	r3, #1
 8007986:	6163      	str	r3, [r4, #20]
 8007988:	b003      	add	sp, #12
 800798a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800798c:	ab01      	add	r3, sp, #4
 800798e:	466a      	mov	r2, sp
 8007990:	f7ff ffc8 	bl	8007924 <__swhatbuf_r>
 8007994:	9f00      	ldr	r7, [sp, #0]
 8007996:	4605      	mov	r5, r0
 8007998:	4639      	mov	r1, r7
 800799a:	4630      	mov	r0, r6
 800799c:	f7ff fa64 	bl	8006e68 <_malloc_r>
 80079a0:	b948      	cbnz	r0, 80079b6 <__smakebuf_r+0x46>
 80079a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079a6:	059a      	lsls	r2, r3, #22
 80079a8:	d4ee      	bmi.n	8007988 <__smakebuf_r+0x18>
 80079aa:	f023 0303 	bic.w	r3, r3, #3
 80079ae:	f043 0302 	orr.w	r3, r3, #2
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	e7e2      	b.n	800797c <__smakebuf_r+0xc>
 80079b6:	89a3      	ldrh	r3, [r4, #12]
 80079b8:	6020      	str	r0, [r4, #0]
 80079ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079be:	81a3      	strh	r3, [r4, #12]
 80079c0:	9b01      	ldr	r3, [sp, #4]
 80079c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80079c6:	b15b      	cbz	r3, 80079e0 <__smakebuf_r+0x70>
 80079c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079cc:	4630      	mov	r0, r6
 80079ce:	f000 f837 	bl	8007a40 <_isatty_r>
 80079d2:	b128      	cbz	r0, 80079e0 <__smakebuf_r+0x70>
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	f023 0303 	bic.w	r3, r3, #3
 80079da:	f043 0301 	orr.w	r3, r3, #1
 80079de:	81a3      	strh	r3, [r4, #12]
 80079e0:	89a3      	ldrh	r3, [r4, #12]
 80079e2:	431d      	orrs	r5, r3
 80079e4:	81a5      	strh	r5, [r4, #12]
 80079e6:	e7cf      	b.n	8007988 <__smakebuf_r+0x18>

080079e8 <memmove>:
 80079e8:	4288      	cmp	r0, r1
 80079ea:	b510      	push	{r4, lr}
 80079ec:	eb01 0402 	add.w	r4, r1, r2
 80079f0:	d902      	bls.n	80079f8 <memmove+0x10>
 80079f2:	4284      	cmp	r4, r0
 80079f4:	4623      	mov	r3, r4
 80079f6:	d807      	bhi.n	8007a08 <memmove+0x20>
 80079f8:	1e43      	subs	r3, r0, #1
 80079fa:	42a1      	cmp	r1, r4
 80079fc:	d008      	beq.n	8007a10 <memmove+0x28>
 80079fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a06:	e7f8      	b.n	80079fa <memmove+0x12>
 8007a08:	4402      	add	r2, r0
 8007a0a:	4601      	mov	r1, r0
 8007a0c:	428a      	cmp	r2, r1
 8007a0e:	d100      	bne.n	8007a12 <memmove+0x2a>
 8007a10:	bd10      	pop	{r4, pc}
 8007a12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a1a:	e7f7      	b.n	8007a0c <memmove+0x24>

08007a1c <_fstat_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4d07      	ldr	r5, [pc, #28]	@ (8007a3c <_fstat_r+0x20>)
 8007a20:	2300      	movs	r3, #0
 8007a22:	4604      	mov	r4, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	4611      	mov	r1, r2
 8007a28:	602b      	str	r3, [r5, #0]
 8007a2a:	f7f9 f9f8 	bl	8000e1e <_fstat>
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	d102      	bne.n	8007a38 <_fstat_r+0x1c>
 8007a32:	682b      	ldr	r3, [r5, #0]
 8007a34:	b103      	cbz	r3, 8007a38 <_fstat_r+0x1c>
 8007a36:	6023      	str	r3, [r4, #0]
 8007a38:	bd38      	pop	{r3, r4, r5, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20004354 	.word	0x20004354

08007a40 <_isatty_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4d06      	ldr	r5, [pc, #24]	@ (8007a5c <_isatty_r+0x1c>)
 8007a44:	2300      	movs	r3, #0
 8007a46:	4604      	mov	r4, r0
 8007a48:	4608      	mov	r0, r1
 8007a4a:	602b      	str	r3, [r5, #0]
 8007a4c:	f7f9 f9f7 	bl	8000e3e <_isatty>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d102      	bne.n	8007a5a <_isatty_r+0x1a>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	b103      	cbz	r3, 8007a5a <_isatty_r+0x1a>
 8007a58:	6023      	str	r3, [r4, #0]
 8007a5a:	bd38      	pop	{r3, r4, r5, pc}
 8007a5c:	20004354 	.word	0x20004354

08007a60 <_sbrk_r>:
 8007a60:	b538      	push	{r3, r4, r5, lr}
 8007a62:	4d06      	ldr	r5, [pc, #24]	@ (8007a7c <_sbrk_r+0x1c>)
 8007a64:	2300      	movs	r3, #0
 8007a66:	4604      	mov	r4, r0
 8007a68:	4608      	mov	r0, r1
 8007a6a:	602b      	str	r3, [r5, #0]
 8007a6c:	f7f9 fa00 	bl	8000e70 <_sbrk>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_sbrk_r+0x1a>
 8007a74:	682b      	ldr	r3, [r5, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_sbrk_r+0x1a>
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	20004354 	.word	0x20004354

08007a80 <_realloc_r>:
 8007a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a84:	4607      	mov	r7, r0
 8007a86:	4614      	mov	r4, r2
 8007a88:	460d      	mov	r5, r1
 8007a8a:	b921      	cbnz	r1, 8007a96 <_realloc_r+0x16>
 8007a8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a90:	4611      	mov	r1, r2
 8007a92:	f7ff b9e9 	b.w	8006e68 <_malloc_r>
 8007a96:	b92a      	cbnz	r2, 8007aa4 <_realloc_r+0x24>
 8007a98:	f7ff f97a 	bl	8006d90 <_free_r>
 8007a9c:	4625      	mov	r5, r4
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aa4:	f000 f81a 	bl	8007adc <_malloc_usable_size_r>
 8007aa8:	4284      	cmp	r4, r0
 8007aaa:	4606      	mov	r6, r0
 8007aac:	d802      	bhi.n	8007ab4 <_realloc_r+0x34>
 8007aae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ab2:	d8f4      	bhi.n	8007a9e <_realloc_r+0x1e>
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	4638      	mov	r0, r7
 8007ab8:	f7ff f9d6 	bl	8006e68 <_malloc_r>
 8007abc:	4680      	mov	r8, r0
 8007abe:	b908      	cbnz	r0, 8007ac4 <_realloc_r+0x44>
 8007ac0:	4645      	mov	r5, r8
 8007ac2:	e7ec      	b.n	8007a9e <_realloc_r+0x1e>
 8007ac4:	42b4      	cmp	r4, r6
 8007ac6:	4622      	mov	r2, r4
 8007ac8:	4629      	mov	r1, r5
 8007aca:	bf28      	it	cs
 8007acc:	4632      	movcs	r2, r6
 8007ace:	f7ff f950 	bl	8006d72 <memcpy>
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	4638      	mov	r0, r7
 8007ad6:	f7ff f95b 	bl	8006d90 <_free_r>
 8007ada:	e7f1      	b.n	8007ac0 <_realloc_r+0x40>

08007adc <_malloc_usable_size_r>:
 8007adc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ae0:	1f18      	subs	r0, r3, #4
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	bfbc      	itt	lt
 8007ae6:	580b      	ldrlt	r3, [r1, r0]
 8007ae8:	18c0      	addlt	r0, r0, r3
 8007aea:	4770      	bx	lr

08007aec <_init>:
 8007aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aee:	bf00      	nop
 8007af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007af2:	bc08      	pop	{r3}
 8007af4:	469e      	mov	lr, r3
 8007af6:	4770      	bx	lr

08007af8 <_fini>:
 8007af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007afa:	bf00      	nop
 8007afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007afe:	bc08      	pop	{r3}
 8007b00:	469e      	mov	lr, r3
 8007b02:	4770      	bx	lr
