
Mark_I.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4e8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800b670  0800b670  0001b670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbcc  0800bbcc  0002017c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbcc  0800bbcc  0001bbcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bbd4  0800bbd4  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbd4  0800bbd4  0001bbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbd8  0800bbd8  0001bbd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800bbdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
 10 .bss          00002354  2000017c  2000017c  0002017c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200024d0  200024d0  0002017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000240eb  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048b4  00000000  00000000  00044297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a8  00000000  00000000  00048b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011d8  00000000  00000000  00049ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024794  00000000  00000000  0004b0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fb83  00000000  00000000  0006f864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c579a  00000000  00000000  0008f3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00154b81  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005024  00000000  00000000  00154bd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000017c 	.word	0x2000017c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b658 	.word	0x0800b658

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000180 	.word	0x20000180
 80001c4:	0800b658 	.word	0x0800b658

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <COMPLEMENTARY_FILTER_Init>:

/* Static function prototype */
static void angle_180(float * x);

void COMPLEMENTARY_FILTER_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
	filter.gyro = MPU_Get_Gyro_Ptr();
 80004c4:	f002 fb00 	bl	8002ac8 <MPU_Get_Gyro_Ptr>
 80004c8:	4603      	mov	r3, r0
 80004ca:	4a09      	ldr	r2, [pc, #36]	; (80004f0 <COMPLEMENTARY_FILTER_Init+0x30>)
 80004cc:	6013      	str	r3, [r2, #0]
	filter.gyro_raw = NULL;
 80004ce:	4b08      	ldr	r3, [pc, #32]	; (80004f0 <COMPLEMENTARY_FILTER_Init+0x30>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	605a      	str	r2, [r3, #4]
	filter.acc = MPU_Get_Acc_Ptr();
 80004d4:	f002 fb0c 	bl	8002af0 <MPU_Get_Acc_Ptr>
 80004d8:	4603      	mov	r3, r0
 80004da:	4a05      	ldr	r2, [pc, #20]	; (80004f0 <COMPLEMENTARY_FILTER_Init+0x30>)
 80004dc:	6093      	str	r3, [r2, #8]
	filter.alpha_gyro = ALPHA;
 80004de:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <COMPLEMENTARY_FILTER_Init+0x30>)
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <COMPLEMENTARY_FILTER_Init+0x34>)
 80004e2:	62da      	str	r2, [r3, #44]	; 0x2c
	filter.alpha_acc = 1.0f - ALPHA;
 80004e4:	4b02      	ldr	r3, [pc, #8]	; (80004f0 <COMPLEMENTARY_FILTER_Init+0x30>)
 80004e6:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <COMPLEMENTARY_FILTER_Init+0x38>)
 80004e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80004ea:	bf00      	nop
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	20000000 	.word	0x20000000
 80004f4:	3f7f7cee 	.word	0x3f7f7cee
 80004f8:	3b031200 	.word	0x3b031200

080004fc <COMPLEMENTARY_FILTER_Process>:

void COMPLEMENTARY_FILTER_Process(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
	/* Total acceleration */
	float acc_total = filter.acc[0] * filter.acc[0];
 8000502:	4baf      	ldr	r3, [pc, #700]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	ed93 7a00 	vldr	s14, [r3]
 800050a:	4bad      	ldr	r3, [pc, #692]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	edd3 7a00 	vldr	s15, [r3]
 8000512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000516:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += filter.acc[1] * filter.acc[1];
 800051a:	4ba9      	ldr	r3, [pc, #676]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	3304      	adds	r3, #4
 8000520:	ed93 7a00 	vldr	s14, [r3]
 8000524:	4ba6      	ldr	r3, [pc, #664]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	3304      	adds	r3, #4
 800052a:	edd3 7a00 	vldr	s15, [r3]
 800052e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000532:	ed97 7a05 	vldr	s14, [r7, #20]
 8000536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800053a:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += filter.acc[2] * filter.acc[2];
 800053e:	4ba0      	ldr	r3, [pc, #640]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000540:	689b      	ldr	r3, [r3, #8]
 8000542:	3308      	adds	r3, #8
 8000544:	ed93 7a00 	vldr	s14, [r3]
 8000548:	4b9d      	ldr	r3, [pc, #628]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800054a:	689b      	ldr	r3, [r3, #8]
 800054c:	3308      	adds	r3, #8
 800054e:	edd3 7a00 	vldr	s15, [r3]
 8000552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000556:	ed97 7a05 	vldr	s14, [r7, #20]
 800055a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800055e:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total = sqrtf(acc_total);
 8000562:	ed97 0a05 	vldr	s0, [r7, #20]
 8000566:	f00a fa37 	bl	800a9d8 <sqrtf>
 800056a:	ed87 0a05 	vstr	s0, [r7, #20]

	/* Guess the angles according to the accelerometer and some trigonometry */
	if(acc_total)
 800056e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000572:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800057a:	d06c      	beq.n	8000656 <COMPLEMENTARY_FILTER_Process+0x15a>
	{
		float inv_acc_total = 1.0f / acc_total;
 800057c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000580:	ed97 7a05 	vldr	s14, [r7, #20]
 8000584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000588:	edc7 7a04 	vstr	s15, [r7, #16]
		if(absolute(filter.acc[axe_eROLL]) < acc_total)
 800058c:	4b8c      	ldr	r3, [pc, #560]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	edd3 7a00 	vldr	s15, [r3]
 8000594:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800059c:	db04      	blt.n	80005a8 <COMPLEMENTARY_FILTER_Process+0xac>
 800059e:	4b88      	ldr	r3, [pc, #544]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	edd3 7a00 	vldr	s15, [r3]
 80005a6:	e005      	b.n	80005b4 <COMPLEMENTARY_FILTER_Process+0xb8>
 80005a8:	4b85      	ldr	r3, [pc, #532]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	edd3 7a00 	vldr	s15, [r3]
 80005b0:	eef1 7a67 	vneg.f32	s15, s15
 80005b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80005b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005c0:	d516      	bpl.n	80005f0 <COMPLEMENTARY_FILTER_Process+0xf4>
		{
			filter.angle_acc[axe_ePITCH] = 	-asinf(filter.acc[axe_eROLL] * inv_acc_total) * RAD_TO_DEG;
 80005c2:	4b7f      	ldr	r3, [pc, #508]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	ed93 7a00 	vldr	s14, [r3]
 80005ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80005ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005d2:	eeb0 0a67 	vmov.f32	s0, s15
 80005d6:	f00a f9cd 	bl	800a974 <asinf>
 80005da:	eef0 7a40 	vmov.f32	s15, s0
 80005de:	eef1 7a67 	vneg.f32	s15, s15
 80005e2:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80007c4 <COMPLEMENTARY_FILTER_Process+0x2c8>
 80005e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005ea:	4b75      	ldr	r3, [pc, #468]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80005ec:	edc3 7a07 	vstr	s15, [r3, #28]
		}
		if(absolute(filter.acc[axe_ePITCH]) < acc_total)
 80005f0:	4b73      	ldr	r3, [pc, #460]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	3304      	adds	r3, #4
 80005f6:	edd3 7a00 	vldr	s15, [r3]
 80005fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000602:	db04      	blt.n	800060e <COMPLEMENTARY_FILTER_Process+0x112>
 8000604:	4b6e      	ldr	r3, [pc, #440]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	edd3 7a01 	vldr	s15, [r3, #4]
 800060c:	e006      	b.n	800061c <COMPLEMENTARY_FILTER_Process+0x120>
 800060e:	4b6c      	ldr	r3, [pc, #432]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000610:	689b      	ldr	r3, [r3, #8]
 8000612:	3304      	adds	r3, #4
 8000614:	edd3 7a00 	vldr	s15, [r3]
 8000618:	eef1 7a67 	vneg.f32	s15, s15
 800061c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000628:	d515      	bpl.n	8000656 <COMPLEMENTARY_FILTER_Process+0x15a>
		{
			filter.angle_acc[axe_eROLL] = 	asinf(filter.acc[axe_ePITCH] * inv_acc_total) * RAD_TO_DEG;
 800062a:	4b65      	ldr	r3, [pc, #404]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	3304      	adds	r3, #4
 8000630:	ed93 7a00 	vldr	s14, [r3]
 8000634:	edd7 7a04 	vldr	s15, [r7, #16]
 8000638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800063c:	eeb0 0a67 	vmov.f32	s0, s15
 8000640:	f00a f998 	bl	800a974 <asinf>
 8000644:	eef0 7a40 	vmov.f32	s15, s0
 8000648:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80007c4 <COMPLEMENTARY_FILTER_Process+0x2c8>
 800064c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000650:	4b5b      	ldr	r3, [pc, #364]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000652:	edc3 7a06 	vstr	s15, [r3, #24]
		}
	}

	if(!filter.used_once)
 8000656:	4b5a      	ldr	r3, [pc, #360]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000658:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800065c:	2b00      	cmp	r3, #0
 800065e:	d110      	bne.n	8000682 <COMPLEMENTARY_FILTER_Process+0x186>
	{
		filter.used_once = TRUE;
 8000660:	4b57      	ldr	r3, [pc, #348]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000662:	2201      	movs	r2, #1
 8000664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		filter.angle[axe_eROLL] = filter.angle_acc[axe_eROLL];
 8000668:	4b55      	ldr	r3, [pc, #340]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a54      	ldr	r2, [pc, #336]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800066e:	60d3      	str	r3, [r2, #12]
		filter.angle[axe_ePITCH] = filter.angle_acc[axe_ePITCH];
 8000670:	4b53      	ldr	r3, [pc, #332]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	4a52      	ldr	r2, [pc, #328]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000676:	6113      	str	r3, [r2, #16]
		filter.angle[axe_eYAW] = 0;
 8000678:	4b51      	ldr	r3, [pc, #324]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800067a:	f04f 0200 	mov.w	r2, #0
 800067e:	615a      	str	r2, [r3, #20]
		/* Finally, the complementary filter */
		filter.angle[axe_eROLL] = filter.alpha_gyro * filter.angle[axe_eROLL] + filter.alpha_acc * filter.angle_acc[axe_eROLL];
		filter.angle[axe_ePITCH] = filter.alpha_gyro * filter.angle[axe_ePITCH] + filter.alpha_acc * filter.angle_acc[axe_ePITCH];
	}

}
 8000680:	e09a      	b.n	80007b8 <COMPLEMENTARY_FILTER_Process+0x2bc>
		float dx = filter.gyro[axe_eROLL] * filter.period;
 8000682:	4b4f      	ldr	r3, [pc, #316]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	ed93 7a00 	vldr	s14, [r3]
 800068a:	4b4d      	ldr	r3, [pc, #308]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800068c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000694:	edc7 7a03 	vstr	s15, [r7, #12]
		float dy = filter.gyro[axe_ePITCH] * filter.period;
 8000698:	4b49      	ldr	r3, [pc, #292]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	3304      	adds	r3, #4
 800069e:	ed93 7a00 	vldr	s14, [r3]
 80006a2:	4b47      	ldr	r3, [pc, #284]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006a4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80006a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006ac:	edc7 7a02 	vstr	s15, [r7, #8]
		float dz = filter.gyro[axe_eYAW] * filter.period;
 80006b0:	4b43      	ldr	r3, [pc, #268]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	3308      	adds	r3, #8
 80006b6:	ed93 7a00 	vldr	s14, [r3]
 80006ba:	4b41      	ldr	r3, [pc, #260]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006bc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80006c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006c4:	edc7 7a01 	vstr	s15, [r7, #4]
		filter.angle[axe_eROLL] += dx;
 80006c8:	4b3d      	ldr	r3, [pc, #244]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006ca:	ed93 7a03 	vldr	s14, [r3, #12]
 80006ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80006d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006d6:	4b3a      	ldr	r3, [pc, #232]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006d8:	edc3 7a03 	vstr	s15, [r3, #12]
		filter.angle[axe_ePITCH] += dy;
 80006dc:	4b38      	ldr	r3, [pc, #224]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006de:	ed93 7a04 	vldr	s14, [r3, #16]
 80006e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80006e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006ea:	4b35      	ldr	r3, [pc, #212]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006ec:	edc3 7a04 	vstr	s15, [r3, #16]
		filter.angle[axe_eYAW] += dz;
 80006f0:	4b33      	ldr	r3, [pc, #204]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80006f2:	ed93 7a05 	vldr	s14, [r3, #20]
 80006f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80006fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006fe:	4b30      	ldr	r3, [pc, #192]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000700:	edc3 7a05 	vstr	s15, [r3, #20]
		float sin_dz = sinf(DEG_TO_RAD * dz);
 8000704:	edd7 7a01 	vldr	s15, [r7, #4]
 8000708:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80007c8 <COMPLEMENTARY_FILTER_Process+0x2cc>
 800070c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000710:	eeb0 0a67 	vmov.f32	s0, s15
 8000714:	f00a f8ec 	bl	800a8f0 <sinf>
 8000718:	ed87 0a00 	vstr	s0, [r7]
		filter.angle[axe_eROLL] += sin_dz * filter.angle[axe_ePITCH];
 800071c:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800071e:	ed93 7a03 	vldr	s14, [r3, #12]
 8000722:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000724:	edd3 6a04 	vldr	s13, [r3, #16]
 8000728:	edd7 7a00 	vldr	s15, [r7]
 800072c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000730:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000734:	4b22      	ldr	r3, [pc, #136]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000736:	edc3 7a03 	vstr	s15, [r3, #12]
		filter.angle[axe_ePITCH] -= sin_dz * filter.angle[axe_eROLL];
 800073a:	4b21      	ldr	r3, [pc, #132]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800073c:	ed93 7a04 	vldr	s14, [r3, #16]
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000742:	edd3 6a03 	vldr	s13, [r3, #12]
 8000746:	edd7 7a00 	vldr	s15, [r7]
 800074a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800074e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000752:	4b1b      	ldr	r3, [pc, #108]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000754:	edc3 7a04 	vstr	s15, [r3, #16]
		angle_180(&filter.angle[axe_eROLL]);
 8000758:	481c      	ldr	r0, [pc, #112]	; (80007cc <COMPLEMENTARY_FILTER_Process+0x2d0>)
 800075a:	f000 f845 	bl	80007e8 <angle_180>
		angle_180(&filter.angle[axe_ePITCH]);
 800075e:	481c      	ldr	r0, [pc, #112]	; (80007d0 <COMPLEMENTARY_FILTER_Process+0x2d4>)
 8000760:	f000 f842 	bl	80007e8 <angle_180>
		filter.angle[axe_eROLL] = filter.alpha_gyro * filter.angle[axe_eROLL] + filter.alpha_acc * filter.angle_acc[axe_eROLL];
 8000764:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000766:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800076c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000770:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000776:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800077c:	edd3 7a06 	vldr	s15, [r3, #24]
 8000780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000784:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000788:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 800078a:	edc3 7a03 	vstr	s15, [r3, #12]
		filter.angle[axe_ePITCH] = filter.alpha_gyro * filter.angle[axe_ePITCH] + filter.alpha_acc * filter.angle_acc[axe_ePITCH];
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000790:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8000794:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 8000796:	edd3 7a04 	vldr	s15, [r3, #16]
 800079a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80007a0:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80007a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80007aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007b2:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <COMPLEMENTARY_FILTER_Process+0x2c4>)
 80007b4:	edc3 7a04 	vstr	s15, [r3, #16]
}
 80007b8:	bf00      	nop
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000000 	.word	0x20000000
 80007c4:	42652ee1 	.word	0x42652ee1
 80007c8:	3c8efa34 	.word	0x3c8efa34
 80007cc:	2000000c 	.word	0x2000000c
 80007d0:	20000010 	.word	0x20000010

080007d4 <COMPLEMENTARY_FILTER_Get_Angles>:

float * COMPLEMENTARY_FILTER_Get_Angles(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
	return filter.angle;
 80007d8:	4b02      	ldr	r3, [pc, #8]	; (80007e4 <COMPLEMENTARY_FILTER_Get_Angles+0x10>)
}
 80007da:	4618      	mov	r0, r3
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	2000000c 	.word	0x2000000c

080007e8 <angle_180>:
{
	return filter.angle_acc;
}

static void angle_180(float * x)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	if(*x > 180)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	edd3 7a00 	vldr	s15, [r3]
 80007f6:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000850 <angle_180+0x68>
 80007fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000802:	dd0a      	ble.n	800081a <angle_180+0x32>
	{
		*x -= 360;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	edd3 7a00 	vldr	s15, [r3]
 800080a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000854 <angle_180+0x6c>
 800080e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	edc3 7a00 	vstr	s15, [r3]
	}
	else if( *x < -180)
	{
		*x += 360 ;
	}
}
 8000818:	e014      	b.n	8000844 <angle_180+0x5c>
	else if( *x < -180)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	edd3 7a00 	vldr	s15, [r3]
 8000820:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000858 <angle_180+0x70>
 8000824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800082c:	d400      	bmi.n	8000830 <angle_180+0x48>
}
 800082e:	e009      	b.n	8000844 <angle_180+0x5c>
		*x += 360 ;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	edd3 7a00 	vldr	s15, [r3]
 8000836:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000854 <angle_180+0x6c>
 800083a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	edc3 7a00 	vstr	s15, [r3]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	43340000 	.word	0x43340000
 8000854:	43b40000 	.word	0x43b40000
 8000858:	c3340000 	.word	0xc3340000

0800085c <CONTROLLER_Init>:
		.angle_kp = 			{4.0f, 		4.0f, 		0},
		.angle_speed_kp = 		{0.8f, 		0.8f, 		1.2f},
};

void CONTROLLER_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	controller.angle = COMPLEMENTARY_FILTER_Get_Angles();
 8000860:	f7ff ffb8 	bl	80007d4 <COMPLEMENTARY_FILTER_Get_Angles>
 8000864:	4603      	mov	r3, r0
 8000866:	4a09      	ldr	r2, [pc, #36]	; (800088c <CONTROLLER_Init+0x30>)
 8000868:	6013      	str	r3, [r2, #0]
	controller.angle_speed = MPU_Get_Gyro_Ptr();
 800086a:	f002 f92d 	bl	8002ac8 <MPU_Get_Gyro_Ptr>
 800086e:	4603      	mov	r3, r0
 8000870:	4a06      	ldr	r2, [pc, #24]	; (800088c <CONTROLLER_Init+0x30>)
 8000872:	6293      	str	r3, [r2, #40]	; 0x28
	controller.output = MOTOR_MIXER_Get_Angle_Input_Ptr();
 8000874:	f001 f992 	bl	8001b9c <MOTOR_MIXER_Get_Angle_Input_Ptr>
 8000878:	4603      	mov	r3, r0
 800087a:	4a04      	ldr	r2, [pc, #16]	; (800088c <CONTROLLER_Init+0x30>)
 800087c:	6513      	str	r3, [r2, #80]	; 0x50

	controller.state = controller_state_eDISABLED;
 800087e:	4b03      	ldr	r3, [pc, #12]	; (800088c <CONTROLLER_Init+0x30>)
 8000880:	2200      	movs	r2, #0
 8000882:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000038 	.word	0x20000038

08000890 <CONTROLLER_Process>:

void CONTROLLER_Process(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
	if(controller.new_state != controller.state)
 8000894:	4b55      	ldr	r3, [pc, #340]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000896:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 800089a:	4b54      	ldr	r3, [pc, #336]	; (80009ec <CONTROLLER_Process+0x15c>)
 800089c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d005      	beq.n	80008b0 <CONTROLLER_Process+0x20>
	{
		controller.state = controller.new_state;
 80008a4:	4b51      	ldr	r3, [pc, #324]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008a6:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 80008aa:	4b50      	ldr	r3, [pc, #320]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008ac:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	}
	if(controller.state)
 80008b0:	4b4e      	ldr	r3, [pc, #312]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008b2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	f000 8081 	beq.w	80009be <CONTROLLER_Process+0x12e>
	{
		/* A first PID to correct angle errors when we are in angle mode */
		if(controller.state == controller_state_eANGLE)
 80008bc:	4b4b      	ldr	r3, [pc, #300]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008be:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d12e      	bne.n	8000924 <CONTROLLER_Process+0x94>
		{
			/* Compute angle errors */
			controller.angle_error[axe_eROLL] = controller.target_angle[axe_eROLL] - controller.angle[axe_eROLL];
 80008c6:	4b49      	ldr	r3, [pc, #292]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80008cc:	4b47      	ldr	r3, [pc, #284]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	edd3 7a00 	vldr	s15, [r3]
 80008d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008d8:	4b44      	ldr	r3, [pc, #272]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008da:	edc3 7a04 	vstr	s15, [r3, #16]
			controller.angle_error[axe_ePITCH] = controller.target_angle[axe_ePITCH] - controller.angle[axe_ePITCH];
 80008de:	4b43      	ldr	r3, [pc, #268]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80008e4:	4b41      	ldr	r3, [pc, #260]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	3304      	adds	r3, #4
 80008ea:	edd3 7a00 	vldr	s15, [r3]
 80008ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008f2:	4b3e      	ldr	r3, [pc, #248]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008f4:	edc3 7a05 	vstr	s15, [r3, #20]
			/* Handle angle continuity at -PI and + PI */
			//TODO ASAP
			/* Compute PID on angles */
			controller.target_angle_speed[axe_eROLL] = controller.angle_kp[axe_eROLL] * controller.angle_error[axe_eROLL];
 80008f8:	4b3c      	ldr	r3, [pc, #240]	; (80009ec <CONTROLLER_Process+0x15c>)
 80008fa:	ed93 7a07 	vldr	s14, [r3, #28]
 80008fe:	4b3b      	ldr	r3, [pc, #236]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000900:	edd3 7a04 	vldr	s15, [r3, #16]
 8000904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000908:	4b38      	ldr	r3, [pc, #224]	; (80009ec <CONTROLLER_Process+0x15c>)
 800090a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			controller.target_angle_speed[axe_ePITCH] = controller.angle_kp[axe_ePITCH] * controller.angle_error[axe_ePITCH];
 800090e:	4b37      	ldr	r3, [pc, #220]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000910:	ed93 7a08 	vldr	s14, [r3, #32]
 8000914:	4b35      	ldr	r3, [pc, #212]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000916:	edd3 7a05 	vldr	s15, [r3, #20]
 800091a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800091e:	4b33      	ldr	r3, [pc, #204]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000920:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		}
		/* Angular speed regulation */
		/* First thing first, errors */
		controller.angle_speed_error[axe_eROLL] = controller.target_angle_speed[axe_eROLL] - controller.angle_speed[axe_eROLL];
 8000924:	4b31      	ldr	r3, [pc, #196]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000926:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800092a:	4b30      	ldr	r3, [pc, #192]	; (80009ec <CONTROLLER_Process+0x15c>)
 800092c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800092e:	edd3 7a00 	vldr	s15, [r3]
 8000932:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000936:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000938:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		controller.angle_speed_error[axe_ePITCH] = controller.target_angle_speed[axe_ePITCH] - controller.angle_speed[axe_ePITCH];
 800093c:	4b2b      	ldr	r3, [pc, #172]	; (80009ec <CONTROLLER_Process+0x15c>)
 800093e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8000942:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000946:	3304      	adds	r3, #4
 8000948:	edd3 7a00 	vldr	s15, [r3]
 800094c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000950:	4b26      	ldr	r3, [pc, #152]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000952:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		controller.angle_speed_error[axe_eYAW] = controller.target_angle_speed[axe_eYAW] - controller.angle_speed[axe_eYAW];
 8000956:	4b25      	ldr	r3, [pc, #148]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000958:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800095c:	4b23      	ldr	r3, [pc, #140]	; (80009ec <CONTROLLER_Process+0x15c>)
 800095e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000960:	3308      	adds	r3, #8
 8000962:	edd3 7a00 	vldr	s15, [r3]
 8000966:	ee77 7a67 	vsub.f32	s15, s14, s15
 800096a:	4b20      	ldr	r3, [pc, #128]	; (80009ec <CONTROLLER_Process+0x15c>)
 800096c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

		/* Now, PID's time ! */
		controller.output[axe_eROLL] = controller.angle_speed_error[axe_eROLL] * controller.angle_speed_kp[axe_eROLL];
 8000970:	4b1e      	ldr	r3, [pc, #120]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000972:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8000976:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000978:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800097c:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <CONTROLLER_Process+0x15c>)
 800097e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000984:	edc3 7a00 	vstr	s15, [r3]
		controller.output[axe_ePITCH] = controller.angle_speed_error[axe_ePITCH] * controller.angle_speed_kp[axe_ePITCH];
 8000988:	4b18      	ldr	r3, [pc, #96]	; (80009ec <CONTROLLER_Process+0x15c>)
 800098a:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800098e:	4b17      	ldr	r3, [pc, #92]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000990:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8000994:	4b15      	ldr	r3, [pc, #84]	; (80009ec <CONTROLLER_Process+0x15c>)
 8000996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000998:	3304      	adds	r3, #4
 800099a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800099e:	edc3 7a00 	vstr	s15, [r3]
		controller.output[axe_eYAW] = controller.angle_speed_error[axe_eYAW] * controller.angle_speed_kp[axe_eYAW];
 80009a2:	4b12      	ldr	r3, [pc, #72]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009a4:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80009a8:	4b10      	ldr	r3, [pc, #64]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009aa:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80009ae:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009b2:	3308      	adds	r3, #8
 80009b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009b8:	edc3 7a00 	vstr	s15, [r3]
	{
		controller.output[axe_eROLL] = 0;
		controller.output[axe_ePITCH] = 0;
		controller.output[axe_eYAW] = 0;
	}
}
 80009bc:	e010      	b.n	80009e0 <CONTROLLER_Process+0x150>
		controller.output[axe_eROLL] = 0;
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009c2:	f04f 0200 	mov.w	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
		controller.output[axe_ePITCH] = 0;
 80009c8:	4b08      	ldr	r3, [pc, #32]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009cc:	3304      	adds	r3, #4
 80009ce:	f04f 0200 	mov.w	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
		controller.output[axe_eYAW] = 0;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <CONTROLLER_Process+0x15c>)
 80009d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009d8:	3308      	adds	r3, #8
 80009da:	f04f 0200 	mov.w	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	20000038 	.word	0x20000038

080009f0 <CONTROLLER_Set_State>:

void CONTROLLER_Set_State(controller_state_e new_state)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
	controller.new_state = new_state;
 80009fa:	4a05      	ldr	r2, [pc, #20]	; (8000a10 <CONTROLLER_Set_State+0x20>)
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	20000038 	.word	0x20000038

08000a14 <CONTROLLER_Get_Angle_Target>:

float * CONTROLLER_Get_Angle_Target(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
	return controller.target_angle;
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <CONTROLLER_Get_Angle_Target+0x10>)
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	2000003c 	.word	0x2000003c

08000a28 <CONTROLLER_Get_Angle_Speed_Target>:

float * CONTROLLER_Get_Angle_Speed_Target(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
	return controller.target_angle_speed;
 8000a2c:	4b02      	ldr	r3, [pc, #8]	; (8000a38 <CONTROLLER_Get_Angle_Speed_Target+0x10>)
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	20000064 	.word	0x20000064

08000a3c <DATA_LOGGER_Init>:
/*
 * @brief Declare every data
 * @param mark1_ pointer to a system_t structure
 */
void DATA_LOGGER_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
	/* Retrieve structure from modules */
	float * gyro = MPU_Get_Gyro_Ptr();
 8000a42:	f002 f841 	bl	8002ac8 <MPU_Get_Gyro_Ptr>
 8000a46:	6178      	str	r0, [r7, #20]
	float * gyro_raw = MPU_Get_Gyro_Raw_Ptr();
 8000a48:	f002 f848 	bl	8002adc <MPU_Get_Gyro_Raw_Ptr>
 8000a4c:	6138      	str	r0, [r7, #16]
	float * acc = MPU_Get_Acc_Ptr();
 8000a4e:	f002 f84f 	bl	8002af0 <MPU_Get_Acc_Ptr>
 8000a52:	60f8      	str	r0, [r7, #12]
	float * acc_raw = MPU_Get_Acc_Raw_Ptr();
 8000a54:	f002 f856 	bl	8002b04 <MPU_Get_Acc_Raw_Ptr>
 8000a58:	60b8      	str	r0, [r7, #8]
	float * angle = COMPLEMENTARY_FILTER_Get_Angles();
 8000a5a:	f7ff febb 	bl	80007d4 <COMPLEMENTARY_FILTER_Get_Angles>
 8000a5e:	6078      	str	r0, [r7, #4]

	/* -------------- Outputs ----------------- */
	DEFINE_DATA(data_id_eANGLE_ROLL,			(void*)&angle[axe_eROLL],			data_format_e16B_FLOAT_2D,		"Angle Roll",		use_format_eAS_OUTPUT);
 8000a60:	4bba      	ldr	r3, [pc, #744]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a62:	2203      	movs	r2, #3
 8000a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000a68:	4ab8      	ldr	r2, [pc, #736]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6e:	4bb7      	ldr	r3, [pc, #732]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a70:	222a      	movs	r2, #42	; 0x2a
 8000a72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000a76:	4bb5      	ldr	r3, [pc, #724]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a78:	4ab5      	ldr	r2, [pc, #724]	; (8000d50 <DATA_LOGGER_Init+0x314>)
 8000a7a:	649a      	str	r2, [r3, #72]	; 0x48
 8000a7c:	4bb3      	ldr	r3, [pc, #716]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a7e:	220a      	movs	r2, #10
 8000a80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8000a84:	4bb1      	ldr	r3, [pc, #708]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	DEFINE_DATA(data_id_eANGLE_PITCH,			(void*)&angle[axe_ePITCH],			data_format_e16B_FLOAT_2D,		"Angle Pitch",		use_format_eAS_OUTPUT);
 8000a8c:	4baf      	ldr	r3, [pc, #700]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a8e:	2204      	movs	r2, #4
 8000a90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3304      	adds	r3, #4
 8000a98:	4aac      	ldr	r2, [pc, #688]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a9a:	6553      	str	r3, [r2, #84]	; 0x54
 8000a9c:	4bab      	ldr	r3, [pc, #684]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000a9e:	222a      	movs	r2, #42	; 0x2a
 8000aa0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8000aa4:	4ba9      	ldr	r3, [pc, #676]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000aa6:	4aab      	ldr	r2, [pc, #684]	; (8000d54 <DATA_LOGGER_Init+0x318>)
 8000aa8:	65da      	str	r2, [r3, #92]	; 0x5c
 8000aaa:	4ba8      	ldr	r3, [pc, #672]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000aac:	220b      	movs	r2, #11
 8000aae:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8000ab2:	4ba6      	ldr	r3, [pc, #664]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	DEFINE_DATA(data_id_eANGLE_YAW,				(void*)&angle[axe_eYAW],			data_format_e16B_FLOAT_2D,		"Angle Yaw",		use_format_eAS_OUTPUT);
 8000aba:	4ba4      	ldr	r3, [pc, #656]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000abc:	2205      	movs	r2, #5
 8000abe:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3308      	adds	r3, #8
 8000ac6:	4aa1      	ldr	r2, [pc, #644]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ac8:	6693      	str	r3, [r2, #104]	; 0x68
 8000aca:	4ba0      	ldr	r3, [pc, #640]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000acc:	222a      	movs	r2, #42	; 0x2a
 8000ace:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 8000ad2:	4b9e      	ldr	r3, [pc, #632]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ad4:	4aa0      	ldr	r2, [pc, #640]	; (8000d58 <DATA_LOGGER_Init+0x31c>)
 8000ad6:	671a      	str	r2, [r3, #112]	; 0x70
 8000ad8:	4b9c      	ldr	r3, [pc, #624]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ada:	2209      	movs	r2, #9
 8000adc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8000ae0:	4b9a      	ldr	r3, [pc, #616]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75

	DEFINE_DATA(data_id_eGYRO_ROLL,				(void*)&gyro[axe_eROLL],			data_format_e16B_FLOAT_2D,		"Gyro Roll",		use_format_eAS_OUTPUT);
 8000ae8:	4b98      	ldr	r3, [pc, #608]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000aea:	2206      	movs	r2, #6
 8000aec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8000af0:	4a96      	ldr	r2, [pc, #600]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	67d3      	str	r3, [r2, #124]	; 0x7c
 8000af6:	4b95      	ldr	r3, [pc, #596]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000af8:	222a      	movs	r2, #42	; 0x2a
 8000afa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8000afe:	4b93      	ldr	r3, [pc, #588]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b00:	4a96      	ldr	r2, [pc, #600]	; (8000d5c <DATA_LOGGER_Init+0x320>)
 8000b02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000b06:	4b91      	ldr	r3, [pc, #580]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b08:	2209      	movs	r2, #9
 8000b0a:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8000b0e:	4b8f      	ldr	r3, [pc, #572]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
	DEFINE_DATA(data_id_eGYRO_PITCH,			(void*)&gyro[axe_ePITCH],			data_format_e16B_FLOAT_2D,		"Gyro Pitch",		use_format_eAS_OUTPUT);
 8000b16:	4b8d      	ldr	r3, [pc, #564]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b18:	2207      	movs	r2, #7
 8000b1a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3304      	adds	r3, #4
 8000b22:	4a8a      	ldr	r2, [pc, #552]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000b28:	4b88      	ldr	r3, [pc, #544]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b2a:	222a      	movs	r2, #42	; 0x2a
 8000b2c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8000b30:	4b86      	ldr	r3, [pc, #536]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b32:	4a8b      	ldr	r2, [pc, #556]	; (8000d60 <DATA_LOGGER_Init+0x324>)
 8000b34:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8000b38:	4b84      	ldr	r3, [pc, #528]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b3a:	220a      	movs	r2, #10
 8000b3c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8000b40:	4b82      	ldr	r3, [pc, #520]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
	DEFINE_DATA(data_id_eGYRO_YAW,				(void*)&gyro[axe_eYAW],				data_format_e16B_FLOAT_2D,		"Gyro Yaw",			use_format_eAS_OUTPUT);
 8000b48:	4b80      	ldr	r3, [pc, #512]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b4a:	2208      	movs	r2, #8
 8000b4c:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	3308      	adds	r3, #8
 8000b54:	4a7d      	ldr	r2, [pc, #500]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b56:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8000b5a:	4b7c      	ldr	r3, [pc, #496]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b5c:	222a      	movs	r2, #42	; 0x2a
 8000b5e:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8000b62:	4b7a      	ldr	r3, [pc, #488]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b64:	4a7f      	ldr	r2, [pc, #508]	; (8000d64 <DATA_LOGGER_Init+0x328>)
 8000b66:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8000b6a:	4b78      	ldr	r3, [pc, #480]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b6c:	2208      	movs	r2, #8
 8000b6e:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8000b72:	4b76      	ldr	r3, [pc, #472]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	DEFINE_DATA(data_id_eGYRO_RAW_ROLL,			(void*)&gyro_raw[axe_eROLL],		data_format_e16B_FLOAT_2D,		"Gyro Roll Raw",	use_format_eAS_OUTPUT);
 8000b7a:	4b74      	ldr	r3, [pc, #464]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b7c:	2209      	movs	r2, #9
 8000b7e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8000b82:	4a72      	ldr	r2, [pc, #456]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 8000b8a:	4b70      	ldr	r3, [pc, #448]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b8c:	222a      	movs	r2, #42	; 0x2a
 8000b8e:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
 8000b92:	4b6e      	ldr	r3, [pc, #440]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b94:	4a74      	ldr	r2, [pc, #464]	; (8000d68 <DATA_LOGGER_Init+0x32c>)
 8000b96:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8000b9a:	4b6c      	ldr	r3, [pc, #432]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000b9c:	220d      	movs	r2, #13
 8000b9e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8000ba2:	4b6a      	ldr	r3, [pc, #424]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
	DEFINE_DATA(data_id_eGYRO_RAW_PITCH,		(void*)&gyro_raw[axe_ePITCH],		data_format_e16B_FLOAT_2D,		"Gyro Pitch Raw",	use_format_eAS_OUTPUT);
 8000baa:	4b68      	ldr	r3, [pc, #416]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bac:	220a      	movs	r2, #10
 8000bae:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	4a65      	ldr	r2, [pc, #404]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bb8:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
 8000bbc:	4b63      	ldr	r3, [pc, #396]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bbe:	222a      	movs	r2, #42	; 0x2a
 8000bc0:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8000bc4:	4b61      	ldr	r3, [pc, #388]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bc6:	4a69      	ldr	r2, [pc, #420]	; (8000d6c <DATA_LOGGER_Init+0x330>)
 8000bc8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8000bcc:	4b5f      	ldr	r3, [pc, #380]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bce:	220e      	movs	r2, #14
 8000bd0:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8000bd4:	4b5d      	ldr	r3, [pc, #372]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	DEFINE_DATA(data_id_eGYRO_RAW_YAW,			(void*)&gyro_raw[axe_eYAW],			data_format_e16B_FLOAT_2D,		"Gyro Yaw Raw",		use_format_eAS_OUTPUT);
 8000bdc:	4b5b      	ldr	r3, [pc, #364]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bde:	220b      	movs	r2, #11
 8000be0:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	3308      	adds	r3, #8
 8000be8:	4a58      	ldr	r2, [pc, #352]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bee:	4b57      	ldr	r3, [pc, #348]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bf0:	222a      	movs	r2, #42	; 0x2a
 8000bf2:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5
 8000bf6:	4b55      	ldr	r3, [pc, #340]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000bf8:	4a5d      	ldr	r2, [pc, #372]	; (8000d70 <DATA_LOGGER_Init+0x334>)
 8000bfa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000bfe:	4b53      	ldr	r3, [pc, #332]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c00:	220c      	movs	r2, #12
 8000c02:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8000c06:	4b51      	ldr	r3, [pc, #324]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed

	DEFINE_DATA(data_id_eACC_ROLL,				(void*)&acc[axe_eROLL],				data_format_e16B_FLOAT_2D,		"Acc Roll",			use_format_eAS_OUTPUT);
 8000c0e:	4b4f      	ldr	r3, [pc, #316]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c10:	220c      	movs	r2, #12
 8000c12:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8000c16:	4a4d      	ldr	r2, [pc, #308]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c1e:	4b4b      	ldr	r3, [pc, #300]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c20:	222a      	movs	r2, #42	; 0x2a
 8000c22:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8000c26:	4b49      	ldr	r3, [pc, #292]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c28:	4a52      	ldr	r2, [pc, #328]	; (8000d74 <DATA_LOGGER_Init+0x338>)
 8000c2a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8000c2e:	4b47      	ldr	r3, [pc, #284]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c30:	2208      	movs	r2, #8
 8000c32:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8000c36:	4b45      	ldr	r3, [pc, #276]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	DEFINE_DATA(data_id_eACC_PITCH,				(void*)&acc[axe_ePITCH],			data_format_e16B_FLOAT_2D,		"Acc Pitch",		use_format_eAS_OUTPUT);
 8000c3e:	4b43      	ldr	r3, [pc, #268]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c40:	220d      	movs	r2, #13
 8000c42:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	4a40      	ldr	r2, [pc, #256]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c4c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
 8000c50:	4b3e      	ldr	r3, [pc, #248]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c52:	222a      	movs	r2, #42	; 0x2a
 8000c54:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8000c58:	4b3c      	ldr	r3, [pc, #240]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c5a:	4a47      	ldr	r2, [pc, #284]	; (8000d78 <DATA_LOGGER_Init+0x33c>)
 8000c5c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8000c60:	4b3a      	ldr	r3, [pc, #232]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c62:	2209      	movs	r2, #9
 8000c64:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8000c68:	4b38      	ldr	r3, [pc, #224]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
	DEFINE_DATA(data_id_eACC_YAW,				(void*)&acc[axe_eYAW],				data_format_e16B_FLOAT_2D,		"Acc Yaw",			use_format_eAS_OUTPUT);
 8000c70:	4b36      	ldr	r3, [pc, #216]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c72:	220e      	movs	r2, #14
 8000c74:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	3308      	adds	r3, #8
 8000c7c:	4a33      	ldr	r2, [pc, #204]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c7e:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
 8000c82:	4b32      	ldr	r3, [pc, #200]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c84:	222a      	movs	r2, #42	; 0x2a
 8000c86:	f883 2121 	strb.w	r2, [r3, #289]	; 0x121
 8000c8a:	4b30      	ldr	r3, [pc, #192]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c8c:	4a3b      	ldr	r2, [pc, #236]	; (8000d7c <DATA_LOGGER_Init+0x340>)
 8000c8e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
 8000c92:	4b2e      	ldr	r3, [pc, #184]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c94:	2207      	movs	r2, #7
 8000c96:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8000c9a:	4b2c      	ldr	r3, [pc, #176]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
	DEFINE_DATA(data_id_eACC_RAW_ROLL,			(void*)&acc_raw[axe_eROLL],			data_format_e16B_FLOAT_2D,		"Acc Roll Raw",		use_format_eAS_OUTPUT);
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ca4:	220f      	movs	r2, #15
 8000ca6:	f883 2134 	strb.w	r2, [r3, #308]	; 0x134
 8000caa:	4a28      	ldr	r2, [pc, #160]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 8000cb2:	4b26      	ldr	r3, [pc, #152]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cb4:	222a      	movs	r2, #42	; 0x2a
 8000cb6:	f883 2135 	strb.w	r2, [r3, #309]	; 0x135
 8000cba:	4b24      	ldr	r3, [pc, #144]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cbc:	4a30      	ldr	r2, [pc, #192]	; (8000d80 <DATA_LOGGER_Init+0x344>)
 8000cbe:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
 8000cc2:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cc4:	220c      	movs	r2, #12
 8000cc6:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8000cca:	4b20      	ldr	r3, [pc, #128]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	DEFINE_DATA(data_id_eACC_RAW_PITCH,			(void*)&acc_raw[axe_ePITCH],		data_format_e16B_FLOAT_2D,		"Acc Pitch Raw",	use_format_eAS_OUTPUT);
 8000cd2:	4b1e      	ldr	r3, [pc, #120]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cd4:	2210      	movs	r2, #16
 8000cd6:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	4a1b      	ldr	r2, [pc, #108]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ce0:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144
 8000ce4:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000ce6:	222a      	movs	r2, #42	; 0x2a
 8000ce8:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cee:	4a25      	ldr	r2, [pc, #148]	; (8000d84 <DATA_LOGGER_Init+0x348>)
 8000cf0:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cf6:	220d      	movs	r2, #13
 8000cf8:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8000cfc:	4b13      	ldr	r3, [pc, #76]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	DEFINE_DATA(data_id_eACC_RAW_YAW,			(void*)&acc_raw[axe_eYAW],			data_format_e16B_FLOAT_2D,		"Acc Yaw Raw",		use_format_eAS_OUTPUT);
 8000d04:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d06:	2211      	movs	r2, #17
 8000d08:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	3308      	adds	r3, #8
 8000d10:	4a0e      	ldr	r2, [pc, #56]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d12:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d18:	222a      	movs	r2, #42	; 0x2a
 8000d1a:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d20:	4a19      	ldr	r2, [pc, #100]	; (8000d88 <DATA_LOGGER_Init+0x34c>)
 8000d22:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d28:	220b      	movs	r2, #11
 8000d2a:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
 8000d2e:	4b07      	ldr	r3, [pc, #28]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	f883 2165 	strb.w	r2, [r3, #357]	; 0x165

	/* -------------- Inputs ----------------- */
	DEFINE_DATA(data_id_eCONFIG_REQUEST,		NULL,	data_format_e0B_BUTTON,		"Send Configuration",	use_format_eAS_INPUT);
 8000d36:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	721a      	strb	r2, [r3, #8]
 8000d3c:	4b03      	ldr	r3, [pc, #12]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	4b02      	ldr	r3, [pc, #8]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	725a      	strb	r2, [r3, #9]
 8000d48:	4b00      	ldr	r3, [pc, #0]	; (8000d4c <DATA_LOGGER_Init+0x310>)
 8000d4a:	e01f      	b.n	8000d8c <DATA_LOGGER_Init+0x350>
 8000d4c:	20000198 	.word	0x20000198
 8000d50:	0800b670 	.word	0x0800b670
 8000d54:	0800b67c 	.word	0x0800b67c
 8000d58:	0800b688 	.word	0x0800b688
 8000d5c:	0800b694 	.word	0x0800b694
 8000d60:	0800b6a0 	.word	0x0800b6a0
 8000d64:	0800b6ac 	.word	0x0800b6ac
 8000d68:	0800b6b8 	.word	0x0800b6b8
 8000d6c:	0800b6c8 	.word	0x0800b6c8
 8000d70:	0800b6d8 	.word	0x0800b6d8
 8000d74:	0800b6e8 	.word	0x0800b6e8
 8000d78:	0800b6f4 	.word	0x0800b6f4
 8000d7c:	0800b700 	.word	0x0800b700
 8000d80:	0800b708 	.word	0x0800b708
 8000d84:	0800b718 	.word	0x0800b718
 8000d88:	0800b728 	.word	0x0800b728
 8000d8c:	4a1a      	ldr	r2, [pc, #104]	; (8000df8 <DATA_LOGGER_Init+0x3bc>)
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000d92:	2212      	movs	r2, #18
 8000d94:	741a      	strb	r2, [r3, #16]
 8000d96:	4b19      	ldr	r3, [pc, #100]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000d98:	2202      	movs	r2, #2
 8000d9a:	745a      	strb	r2, [r3, #17]
	DEFINE_DATA(data_id_eSTART_TRANSFER,		NULL,	data_format_e0B_BUTTON,		"Start Transfer",		use_format_eAS_INPUT);
 8000d9c:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	771a      	strb	r2, [r3, #28]
 8000da2:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
 8000da8:	4b14      	ldr	r3, [pc, #80]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	775a      	strb	r2, [r3, #29]
 8000dae:	4b13      	ldr	r3, [pc, #76]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000db0:	4a13      	ldr	r2, [pc, #76]	; (8000e00 <DATA_LOGGER_Init+0x3c4>)
 8000db2:	621a      	str	r2, [r3, #32]
 8000db4:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000db6:	220e      	movs	r2, #14
 8000db8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	DEFINE_DATA(data_id_eSTOP_TRANSFER,			NULL,	data_format_e0B_BUTTON,		"Stop Transfer",		use_format_eAS_INPUT);
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000ddc:	4a09      	ldr	r2, [pc, #36]	; (8000e04 <DATA_LOGGER_Init+0x3c8>)
 8000dde:	635a      	str	r2, [r3, #52]	; 0x34
 8000de0:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000de2:	220d      	movs	r2, #13
 8000de4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8000de8:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <DATA_LOGGER_Init+0x3c0>)
 8000dea:	2202      	movs	r2, #2
 8000dec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8000df0:	bf00      	nop
 8000df2:	3718      	adds	r7, #24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	0800b734 	.word	0x0800b734
 8000dfc:	20000198 	.word	0x20000198
 8000e00:	0800b748 	.word	0x0800b748
 8000e04:	0800b758 	.word	0x0800b758

08000e08 <DATA_LOGGER_Start>:
/*
 * @brief Request to start logging data
 */
void DATA_LOGGER_Start()
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
	start_flag = TRUE;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <DATA_LOGGER_Start+0x14>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	701a      	strb	r2, [r3, #0]
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	20000300 	.word	0x20000300

08000e20 <DATA_LOGGER_Stop>:
/*
 * @brief Request to stop logging data
 */
void DATA_LOGGER_Stop()
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	stop_flag = TRUE;
 8000e24:	4b03      	ldr	r3, [pc, #12]	; (8000e34 <DATA_LOGGER_Stop+0x14>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	20000302 	.word	0x20000302

08000e38 <DATA_LOGGER_Main>:

/*
 * @brief Call the state machine and the uart parser
 */
void DATA_LOGGER_Main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	state_machine();
 8000e3c:	f000 fab0 	bl	80013a0 <state_machine>
	parse_uart();
 8000e40:	f000 fbc0 	bl	80015c4 <parse_uart>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <DATA_LOGGER_Reception>:
/*
 * @brief Parse input data
 * @param input_buffer Buffer to use to parse the data
 */
void DATA_LOGGER_Reception(uint8_t * input_buffer)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	uint8_t id = input_buffer[0];
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	73fb      	strb	r3, [r7, #15]
	uint16_t tmp_uint_16 = 0 ;
 8000e56:	2300      	movs	r3, #0
 8000e58:	81bb      	strh	r3, [r7, #12]
	int16_t tmp_int_16 = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	817b      	strh	r3, [r7, #10]
	switch(data_list[id].format)
 8000e5e:	7bfa      	ldrb	r2, [r7, #15]
 8000e60:	4954      	ldr	r1, [pc, #336]	; (8000fb4 <DATA_LOGGER_Reception+0x16c>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	3309      	adds	r3, #9
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b2d      	cmp	r3, #45	; 0x2d
 8000e72:	f200 809a 	bhi.w	8000faa <DATA_LOGGER_Reception+0x162>
 8000e76:	a201      	add	r2, pc, #4	; (adr r2, 8000e7c <DATA_LOGGER_Reception+0x34>)
 8000e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e7c:	08000f35 	.word	0x08000f35
 8000e80:	08000fab 	.word	0x08000fab
 8000e84:	08000fab 	.word	0x08000fab
 8000e88:	08000fab 	.word	0x08000fab
 8000e8c:	08000fab 	.word	0x08000fab
 8000e90:	08000fab 	.word	0x08000fab
 8000e94:	08000fab 	.word	0x08000fab
 8000e98:	08000fab 	.word	0x08000fab
 8000e9c:	08000fab 	.word	0x08000fab
 8000ea0:	08000fab 	.word	0x08000fab
 8000ea4:	08000fab 	.word	0x08000fab
 8000ea8:	08000fab 	.word	0x08000fab
 8000eac:	08000fab 	.word	0x08000fab
 8000eb0:	08000fab 	.word	0x08000fab
 8000eb4:	08000fab 	.word	0x08000fab
 8000eb8:	08000fab 	.word	0x08000fab
 8000ebc:	08000fab 	.word	0x08000fab
 8000ec0:	08000fab 	.word	0x08000fab
 8000ec4:	08000fab 	.word	0x08000fab
 8000ec8:	08000fab 	.word	0x08000fab
 8000ecc:	08000fab 	.word	0x08000fab
 8000ed0:	08000f61 	.word	0x08000f61
 8000ed4:	08000fab 	.word	0x08000fab
 8000ed8:	08000fab 	.word	0x08000fab
 8000edc:	08000fab 	.word	0x08000fab
 8000ee0:	08000fab 	.word	0x08000fab
 8000ee4:	08000fab 	.word	0x08000fab
 8000ee8:	08000fab 	.word	0x08000fab
 8000eec:	08000fab 	.word	0x08000fab
 8000ef0:	08000fab 	.word	0x08000fab
 8000ef4:	08000fab 	.word	0x08000fab
 8000ef8:	08000fab 	.word	0x08000fab
 8000efc:	08000fab 	.word	0x08000fab
 8000f00:	08000fab 	.word	0x08000fab
 8000f04:	08000fab 	.word	0x08000fab
 8000f08:	08000fab 	.word	0x08000fab
 8000f0c:	08000fab 	.word	0x08000fab
 8000f10:	08000fab 	.word	0x08000fab
 8000f14:	08000fab 	.word	0x08000fab
 8000f18:	08000fab 	.word	0x08000fab
 8000f1c:	08000fab 	.word	0x08000fab
 8000f20:	08000fab 	.word	0x08000fab
 8000f24:	08000fab 	.word	0x08000fab
 8000f28:	08000fab 	.word	0x08000fab
 8000f2c:	08000f8d 	.word	0x08000f8d
 8000f30:	08000f6f 	.word	0x08000f6f
	{
		case data_format_e0B_BUTTON:
			/* Link an action to each id */
			switch(id)
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d00d      	beq.n	8000f56 <DATA_LOGGER_Reception+0x10e>
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	dc0e      	bgt.n	8000f5c <DATA_LOGGER_Reception+0x114>
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d002      	beq.n	8000f48 <DATA_LOGGER_Reception+0x100>
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d004      	beq.n	8000f50 <DATA_LOGGER_Reception+0x108>
			{
				default:
					break;
 8000f46:	e009      	b.n	8000f5c <DATA_LOGGER_Reception+0x114>
				case data_id_eCONFIG_REQUEST:
					send_config_flag = TRUE;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <DATA_LOGGER_Reception+0x170>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
					break;
 8000f4e:	e006      	b.n	8000f5e <DATA_LOGGER_Reception+0x116>
				case data_id_eSTART_TRANSFER:
					DATA_LOGGER_Start();
 8000f50:	f7ff ff5a 	bl	8000e08 <DATA_LOGGER_Start>
					break;
 8000f54:	e003      	b.n	8000f5e <DATA_LOGGER_Reception+0x116>
				case data_id_eSTOP_TRANSFER:
					DATA_LOGGER_Stop();
 8000f56:	f7ff ff63 	bl	8000e20 <DATA_LOGGER_Stop>
					break;
 8000f5a:	e000      	b.n	8000f5e <DATA_LOGGER_Reception+0x116>
					break;
 8000f5c:	bf00      	nop
			}
			break;
 8000f5e:	e025      	b.n	8000fac <DATA_LOGGER_Reception+0x164>
		case data_format_e8B_FLOAT_0D:
			break;
		case data_format_e8B_FLOAT_1D:
			break;
		case data_format_e8B_PWM:
			tmp_uint_16 = 4*input_buffer[1];
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3301      	adds	r3, #1
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	81bb      	strh	r3, [r7, #12]
			break;
 8000f6c:	e01e      	b.n	8000fac <DATA_LOGGER_Reception+0x164>
		case data_format_e16B_INT16:
			tmp_int_16 = (int16_t)input_buffer[1] << 8;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3301      	adds	r3, #1
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	817b      	strh	r3, [r7, #10]
			tmp_int_16 += (int16_t)input_buffer[2];
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	897b      	ldrh	r3, [r7, #10]
 8000f82:	4413      	add	r3, r2
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	817b      	strh	r3, [r7, #10]
			switch(id)
			{
				default:
					break;
 8000f88:	bf00      	nop
			}

			break;
 8000f8a:	e00f      	b.n	8000fac <DATA_LOGGER_Reception+0x164>
		case data_format_e16B_UINT16:
			tmp_uint_16 = (uint16_t)input_buffer[1] << 8;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	81bb      	strh	r3, [r7, #12]
			tmp_uint_16 += (uint16_t)input_buffer[2];
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	89bb      	ldrh	r3, [r7, #12]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	81bb      	strh	r3, [r7, #12]
			switch(id)
			{
				default:
					break;
 8000fa6:	bf00      	nop
			}

		case data_format_e16B_FLOAT_1D:
			break;
 8000fa8:	e000      	b.n	8000fac <DATA_LOGGER_Reception+0x164>
		default:
			break;
 8000faa:	bf00      	nop

	}
}
 8000fac:	bf00      	nop
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000198 	.word	0x20000198
 8000fb8:	20000301 	.word	0x20000301

08000fbc <DATA_LOGGER_Get_Data_Value>:
 * @param id Id of the data
 * @param buffer Buffer array
 * @return Number of bytes written
 */
uint8_t DATA_LOGGER_Get_Data_Value(data_id_e id, uint8_t * buffer)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b087      	sub	sp, #28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	73fb      	strb	r3, [r7, #15]

	/* Local temporary variables */
	int16_t tmp_16 = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	82fb      	strh	r3, [r7, #22]
	float tmp_float = 0;
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]

	/* First byte is reserved for the id */
	buffer[0] = id ;
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	7bfa      	ldrb	r2, [r7, #15]
 8000fd6:	701a      	strb	r2, [r3, #0]
	switch(data_list[id].format)
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	498f      	ldr	r1, [pc, #572]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 8000fdc:	4613      	mov	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4413      	add	r3, r2
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3309      	adds	r3, #9
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	3b14      	subs	r3, #20
 8000fec:	2b19      	cmp	r3, #25
 8000fee:	f200 80fb 	bhi.w	80011e8 <DATA_LOGGER_Get_Data_Value+0x22c>
 8000ff2:	a201      	add	r2, pc, #4	; (adr r2, 8000ff8 <DATA_LOGGER_Get_Data_Value+0x3c>)
 8000ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff8:	08001061 	.word	0x08001061
 8000ffc:	080011e9 	.word	0x080011e9
 8001000:	080011e9 	.word	0x080011e9
 8001004:	0800107d 	.word	0x0800107d
 8001008:	080011e9 	.word	0x080011e9
 800100c:	080011e9 	.word	0x080011e9
 8001010:	080011e9 	.word	0x080011e9
 8001014:	080011e9 	.word	0x080011e9
 8001018:	080011e9 	.word	0x080011e9
 800101c:	080011e9 	.word	0x080011e9
 8001020:	080011e9 	.word	0x080011e9
 8001024:	080011e9 	.word	0x080011e9
 8001028:	080011e9 	.word	0x080011e9
 800102c:	080011e9 	.word	0x080011e9
 8001030:	080011e9 	.word	0x080011e9
 8001034:	080011e9 	.word	0x080011e9
 8001038:	080011e9 	.word	0x080011e9
 800103c:	080011e9 	.word	0x080011e9
 8001040:	080011e9 	.word	0x080011e9
 8001044:	080011e9 	.word	0x080011e9
 8001048:	080011e9 	.word	0x080011e9
 800104c:	080010ad 	.word	0x080010ad
 8001050:	080010f5 	.word	0x080010f5
 8001054:	0800113d 	.word	0x0800113d
 8001058:	08001185 	.word	0x08001185
 800105c:	080011b7 	.word	0x080011b7
	{
		case data_format_e8B:
			buffer[1] = *(uint8_t*)data_list[id].data ;
 8001060:	7bfa      	ldrb	r2, [r7, #15]
 8001062:	496d      	ldr	r1, [pc, #436]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 8001064:	4613      	mov	r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	3304      	adds	r3, #4
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	3301      	adds	r3, #1
 8001076:	7812      	ldrb	r2, [r2, #0]
 8001078:	701a      	strb	r2, [r3, #0]
			break;
 800107a:	e0b6      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e8B_PWM:
			break;
		case data_format_e8B_FLOAT_0D:
			tmp_float = *(float*)data_list[id].data ;
 800107c:	7bfa      	ldrb	r2, [r7, #15]
 800107e:	4966      	ldr	r1, [pc, #408]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 8001080:	4613      	mov	r3, r2
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	4413      	add	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	440b      	add	r3, r1
 800108a:	3304      	adds	r3, #4
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	613b      	str	r3, [r7, #16]
			buffer[1] = (int8_t)tmp_float;
 8001092:	edd7 7a04 	vldr	s15, [r7, #16]
 8001096:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800109a:	edc7 7a01 	vstr	s15, [r7, #4]
 800109e:	793b      	ldrb	r3, [r7, #4]
 80010a0:	b25a      	sxtb	r2, r3
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3301      	adds	r3, #1
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	701a      	strb	r2, [r3, #0]
			break;
 80010aa:	e09e      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e8B_FLOAT_1D:
			break;
		case data_format_e16B:
			break;
		case data_format_e16B_FLOAT_1D:
			tmp_float = *(float*)data_list[id].data;
 80010ac:	7bfa      	ldrb	r2, [r7, #15]
 80010ae:	495a      	ldr	r1, [pc, #360]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	440b      	add	r3, r1
 80010ba:	3304      	adds	r3, #4
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	613b      	str	r3, [r7, #16]
			tmp_16 = tmp_float * 10;
 80010c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010c6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010d2:	ee17 3a90 	vmov	r3, s15
 80010d6:	82fb      	strh	r3, [r7, #22]
			buffer[1] = (uint8_t)((tmp_16 >> 8) & 0b11111111) ;
 80010d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010dc:	121b      	asrs	r3, r3, #8
 80010de:	b21a      	sxth	r2, r3
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	3301      	adds	r3, #1
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	701a      	strb	r2, [r3, #0]
			buffer[2] = (uint8_t)(tmp_16 & 0b11111111);
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	3302      	adds	r3, #2
 80010ec:	8afa      	ldrh	r2, [r7, #22]
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	701a      	strb	r2, [r3, #0]
			break;
 80010f2:	e07a      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e16B_FLOAT_2D:
			tmp_float = *(float*)data_list[id].data;
 80010f4:	7bfa      	ldrb	r2, [r7, #15]
 80010f6:	4948      	ldr	r1, [pc, #288]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 80010f8:	4613      	mov	r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	4413      	add	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	440b      	add	r3, r1
 8001102:	3304      	adds	r3, #4
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	613b      	str	r3, [r7, #16]
			tmp_16 = tmp_float * 100;
 800110a:	edd7 7a04 	vldr	s15, [r7, #16]
 800110e:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800121c <DATA_LOGGER_Get_Data_Value+0x260>
 8001112:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001116:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800111a:	ee17 3a90 	vmov	r3, s15
 800111e:	82fb      	strh	r3, [r7, #22]
			buffer[1] = (uint8_t)((tmp_16 >> 8) & 0b11111111) ;
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	121b      	asrs	r3, r3, #8
 8001126:	b21a      	sxth	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	3301      	adds	r3, #1
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	701a      	strb	r2, [r3, #0]
			buffer[2] = (uint8_t)(tmp_16 & 0b11111111);
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	3302      	adds	r3, #2
 8001134:	8afa      	ldrh	r2, [r7, #22]
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	701a      	strb	r2, [r3, #0]
			break;
 800113a:	e056      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e16B_FLOAT_3D:
			tmp_float = *(float*)data_list[id].data;
 800113c:	7bfa      	ldrb	r2, [r7, #15]
 800113e:	4936      	ldr	r1, [pc, #216]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 8001140:	4613      	mov	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	440b      	add	r3, r1
 800114a:	3304      	adds	r3, #4
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	613b      	str	r3, [r7, #16]
			tmp_16 = tmp_float * 1000;
 8001152:	edd7 7a04 	vldr	s15, [r7, #16]
 8001156:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001220 <DATA_LOGGER_Get_Data_Value+0x264>
 800115a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001162:	ee17 3a90 	vmov	r3, s15
 8001166:	82fb      	strh	r3, [r7, #22]
			buffer[1] = (uint8_t)((tmp_16 >> 8) & 0b11111111) ;
 8001168:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800116c:	121b      	asrs	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	3301      	adds	r3, #1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	701a      	strb	r2, [r3, #0]
			buffer[2] = (uint8_t)(tmp_16 & 0b11111111);
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	3302      	adds	r3, #2
 800117c:	8afa      	ldrh	r2, [r7, #22]
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	701a      	strb	r2, [r3, #0]
			break;
 8001182:	e032      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e16B_UINT16:
			tmp_16 = *(uint16_t*)data_list[id].data ;
 8001184:	7bfa      	ldrb	r2, [r7, #15]
 8001186:	4924      	ldr	r1, [pc, #144]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	440b      	add	r3, r1
 8001192:	3304      	adds	r3, #4
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	82fb      	strh	r3, [r7, #22]
			buffer[1] = (uint8_t)((tmp_16 >> 8) & 0b11111111) ;
 800119a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800119e:	121b      	asrs	r3, r3, #8
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	3301      	adds	r3, #1
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	701a      	strb	r2, [r3, #0]
			buffer[2] = (uint8_t)(tmp_16 & 0b11111111);
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	3302      	adds	r3, #2
 80011ae:	8afa      	ldrh	r2, [r7, #22]
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	701a      	strb	r2, [r3, #0]
			break;
 80011b4:	e019      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		case data_format_e16B_INT16:
			tmp_16 = *(int16_t*)data_list[id].data ;
 80011b6:	7bfa      	ldrb	r2, [r7, #15]
 80011b8:	4917      	ldr	r1, [pc, #92]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 80011ba:	4613      	mov	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	4413      	add	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	440b      	add	r3, r1
 80011c4:	3304      	adds	r3, #4
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	881b      	ldrh	r3, [r3, #0]
 80011ca:	82fb      	strh	r3, [r7, #22]
			buffer[1] = (uint8_t)((tmp_16 >> 8) & 0b11111111) ;
 80011cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011d0:	121b      	asrs	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	3301      	adds	r3, #1
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	701a      	strb	r2, [r3, #0]
			buffer[2] = (uint8_t)(tmp_16 & 0b11111111);
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3302      	adds	r3, #2
 80011e0:	8afa      	ldrh	r2, [r7, #22]
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	701a      	strb	r2, [r3, #0]
			break;
 80011e6:	e000      	b.n	80011ea <DATA_LOGGER_Get_Data_Value+0x22e>
		default:
			break;
 80011e8:	bf00      	nop
	}
	/* Length of the data array */
	return (data_list[id].format / 20) + 1;
 80011ea:	7bfa      	ldrb	r2, [r7, #15]
 80011ec:	490a      	ldr	r1, [pc, #40]	; (8001218 <DATA_LOGGER_Get_Data_Value+0x25c>)
 80011ee:	4613      	mov	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	3309      	adds	r3, #9
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4a09      	ldr	r2, [pc, #36]	; (8001224 <DATA_LOGGER_Get_Data_Value+0x268>)
 80011fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001202:	091b      	lsrs	r3, r3, #4
 8001204:	b2db      	uxtb	r3, r3
 8001206:	3301      	adds	r3, #1
 8001208:	b2db      	uxtb	r3, r3
}
 800120a:	4618      	mov	r0, r3
 800120c:	371c      	adds	r7, #28
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000198 	.word	0x20000198
 800121c:	42c80000 	.word	0x42c80000
 8001220:	447a0000 	.word	0x447a0000
 8001224:	cccccccd 	.word	0xcccccccd

08001228 <DATA_LOGGER_Get_Data_Config>:
 * @param id Id of the data
 * @param buffer Buffer array to write the configuration into
 * @return Number of bytes we wrote in the buffer
 */
uint8_t DATA_LOGGER_Get_Data_Config(data_id_e id, uint8_t * buffer)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	71fb      	strb	r3, [r7, #7]
	/* We send a configuration so it must start with 0xFF */
	buffer[0] = 0xFF;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	22ff      	movs	r2, #255	; 0xff
 8001238:	701a      	strb	r2, [r3, #0]
	/* Then we put the length of the name */
	buffer[1] = data_list[id].len_name;
 800123a:	79fa      	ldrb	r2, [r7, #7]
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	1c59      	adds	r1, r3, #1
 8001240:	4828      	ldr	r0, [pc, #160]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4403      	add	r3, r0
 800124c:	3310      	adds	r3, #16
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	700b      	strb	r3, [r1, #0]
	/* Then we write the data format */
	buffer[2] = data_list[id].format;
 8001252:	79fa      	ldrb	r2, [r7, #7]
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	1c99      	adds	r1, r3, #2
 8001258:	4822      	ldr	r0, [pc, #136]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4403      	add	r3, r0
 8001264:	3309      	adds	r3, #9
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	700b      	strb	r3, [r1, #0]
	/* Then the id of the data */
	buffer[3] = id;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	3303      	adds	r3, #3
 800126e:	79fa      	ldrb	r2, [r7, #7]
 8001270:	701a      	strb	r2, [r3, #0]
	/* When the data is used as output, we add 128 to the id */
	if(data_list[id].use_format == use_format_eAS_INPUT)
 8001272:	79fa      	ldrb	r2, [r7, #7]
 8001274:	491b      	ldr	r1, [pc, #108]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	3311      	adds	r3, #17
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d107      	bne.n	8001298 <DATA_LOGGER_Get_Data_Config+0x70>
	{
		buffer[3] += 128 ;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	3303      	adds	r3, #3
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	3303      	adds	r3, #3
 8001292:	3a80      	subs	r2, #128	; 0x80
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
	}
	/* Finally we write the name */
	memcpy(&buffer[4], data_list[id].name, data_list[id].len_name);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	1d18      	adds	r0, r3, #4
 800129c:	79fa      	ldrb	r2, [r7, #7]
 800129e:	4911      	ldr	r1, [pc, #68]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 80012a0:	4613      	mov	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	440b      	add	r3, r1
 80012aa:	330c      	adds	r3, #12
 80012ac:	6819      	ldr	r1, [r3, #0]
 80012ae:	79fa      	ldrb	r2, [r7, #7]
 80012b0:	4c0c      	ldr	r4, [pc, #48]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 80012b2:	4613      	mov	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4423      	add	r3, r4
 80012bc:	3310      	adds	r3, #16
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	f009 faff 	bl	800a8c4 <memcpy>

	return 4 + data_list[id].len_name ;
 80012c6:	79fa      	ldrb	r2, [r7, #7]
 80012c8:	4906      	ldr	r1, [pc, #24]	; (80012e4 <DATA_LOGGER_Get_Data_Config+0xbc>)
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	3310      	adds	r3, #16
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	3304      	adds	r3, #4
 80012da:	b2db      	uxtb	r3, r3
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd90      	pop	{r4, r7, pc}
 80012e4:	20000198 	.word	0x20000198

080012e8 <DATA_LOGGER_Get_Data>:
 * @brief Get data
 * @param id Id of the data
 * @return pointer to the data structure with the corresponding ID
 */
data_t * DATA_LOGGER_Get_Data(data_id_e id)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	71fb      	strb	r3, [r7, #7]
	return &data_list[id];
 80012f2:	79fa      	ldrb	r2, [r7, #7]
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4a03      	ldr	r2, [pc, #12]	; (800130c <DATA_LOGGER_Get_Data+0x24>)
 80012fe:	4413      	add	r3, r2
}
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000198 	.word	0x20000198

08001310 <push_data_to_uart>:
 * @brief Add the start byte and checksum to a message
 * @param buffer Data array to send
 * @param len Number of bytes to send
 */
void push_data_to_uart(uint8_t * buffer, uint8_t len)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b098      	sub	sp, #96	; 0x60
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer_new[80];
	uint32_t checksum = 0 ;
 800131c:	2300      	movs	r3, #0
 800131e:	65fb      	str	r3, [r7, #92]	; 0x5c
	buffer_new[0] = '$';
 8001320:	2324      	movs	r3, #36	; 0x24
 8001322:	723b      	strb	r3, [r7, #8]
	for(uint8_t b = 0; b < len; b++)
 8001324:	2300      	movs	r3, #0
 8001326:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800132a:	e01d      	b.n	8001368 <push_data_to_uart+0x58>
	{
		buffer_new[1 + b] = buffer[b];
 800132c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	441a      	add	r2, r3
 8001334:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001338:	3301      	adds	r3, #1
 800133a:	7812      	ldrb	r2, [r2, #0]
 800133c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001340:	440b      	add	r3, r1
 8001342:	f803 2c58 	strb.w	r2, [r3, #-88]
		checksum += (uint32_t)buffer_new[1 + b];
 8001346:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800134a:	3301      	adds	r3, #1
 800134c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001350:	4413      	add	r3, r2
 8001352:	f813 3c58 	ldrb.w	r3, [r3, #-88]
 8001356:	461a      	mov	r2, r3
 8001358:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800135a:	4413      	add	r3, r2
 800135c:	65fb      	str	r3, [r7, #92]	; 0x5c
	for(uint8_t b = 0; b < len; b++)
 800135e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001362:	3301      	adds	r3, #1
 8001364:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8001368:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	429a      	cmp	r2, r3
 8001370:	d3dc      	bcc.n	800132c <push_data_to_uart+0x1c>
	}
	buffer_new[1 + len] = (uint8_t)(checksum % 256) ;
 8001372:	78fb      	ldrb	r3, [r7, #3]
 8001374:	3301      	adds	r3, #1
 8001376:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800137e:	440b      	add	r3, r1
 8001380:	f803 2c58 	strb.w	r2, [r3, #-88]
	UART_Transmit(UART_TELEMETRY, buffer_new, len+2);
 8001384:	78fb      	ldrb	r3, [r7, #3]
 8001386:	b29b      	uxth	r3, r3
 8001388:	3302      	adds	r3, #2
 800138a:	b29a      	uxth	r2, r3
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	4619      	mov	r1, r3
 8001392:	2000      	movs	r0, #0
 8001394:	f001 f898 	bl	80024c8 <UART_Transmit>
}
 8001398:	bf00      	nop
 800139a:	3760      	adds	r7, #96	; 0x60
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <state_machine>:

/*
 * @brief data logger state machine
 */
static void state_machine(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
	/* Time management for periodic transmissions */
	static uint32_t next_time_state_machine = 0;
	static uint32_t current_period = PERIODE_PING;
	uint32_t time_ms = HAL_GetTick();
 80013a6:	f002 fe81 	bl	80040ac <HAL_GetTick>
 80013aa:	60b8      	str	r0, [r7, #8]
	if(time_ms < next_time_state_machine)
 80013ac:	4b78      	ldr	r3, [pc, #480]	; (8001590 <state_machine+0x1f0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	f0c0 80e6 	bcc.w	8001584 <state_machine+0x1e4>
	{
		return;
	}
	next_time_state_machine = time_ms + current_period;
 80013b8:	4b76      	ldr	r3, [pc, #472]	; (8001594 <state_machine+0x1f4>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	4413      	add	r3, r2
 80013c0:	4a73      	ldr	r2, [pc, #460]	; (8001590 <state_machine+0x1f0>)
 80013c2:	6013      	str	r3, [r2, #0]

	/* State machine variables */
	static data_logger_state_e state = data_logger_state_eIDLE;
	static data_logger_state_e previous_state = data_logger_state_eTRANSMIT_CONFIG ;
	bool_e entrance = previous_state != state ;
 80013c4:	4b74      	ldr	r3, [pc, #464]	; (8001598 <state_machine+0x1f8>)
 80013c6:	781a      	ldrb	r2, [r3, #0]
 80013c8:	4b74      	ldr	r3, [pc, #464]	; (800159c <state_machine+0x1fc>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	bf14      	ite	ne
 80013d0:	2301      	movne	r3, #1
 80013d2:	2300      	moveq	r3, #0
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	71fb      	strb	r3, [r7, #7]
	previous_state = state ;
 80013d8:	4b70      	ldr	r3, [pc, #448]	; (800159c <state_machine+0x1fc>)
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	4b6e      	ldr	r3, [pc, #440]	; (8001598 <state_machine+0x1f8>)
 80013de:	701a      	strb	r2, [r3, #0]
	switch(state)
 80013e0:	4b6e      	ldr	r3, [pc, #440]	; (800159c <state_machine+0x1fc>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	f000 8091 	beq.w	800150c <state_machine+0x16c>
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	f300 80cd 	bgt.w	800158a <state_machine+0x1ea>
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d002      	beq.n	80013fa <state_machine+0x5a>
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d043      	beq.n	8001480 <state_machine+0xe0>
 80013f8:	e0c7      	b.n	800158a <state_machine+0x1ea>
	{
		case data_logger_state_eIDLE :
			if(entrance)
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <state_machine+0x68>
			{
				/* When we are in the idle mode, we just ping the device at PERIODE_PING µs interval */
				current_period = PERIODE_PING;
 8001400:	4b64      	ldr	r3, [pc, #400]	; (8001594 <state_machine+0x1f4>)
 8001402:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001406:	601a      	str	r2, [r3, #0]
			}

			tmp_len = DATA_LOGGER_Get_Data_Config(data_id_eCONFIG_REQUEST, tmp);
 8001408:	4965      	ldr	r1, [pc, #404]	; (80015a0 <state_machine+0x200>)
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff0c 	bl	8001228 <DATA_LOGGER_Get_Data_Config>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	4b63      	ldr	r3, [pc, #396]	; (80015a4 <state_machine+0x204>)
 8001416:	701a      	strb	r2, [r3, #0]
			push_data_to_uart(tmp, tmp_len);
 8001418:	4b62      	ldr	r3, [pc, #392]	; (80015a4 <state_machine+0x204>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	4619      	mov	r1, r3
 800141e:	4860      	ldr	r0, [pc, #384]	; (80015a0 <state_machine+0x200>)
 8001420:	f7ff ff76 	bl	8001310 <push_data_to_uart>

			/* If we receive a configuration request, we change the state */
			if(send_config_flag)
 8001424:	4b60      	ldr	r3, [pc, #384]	; (80015a8 <state_machine+0x208>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d01a      	beq.n	8001462 <state_machine+0xc2>
			{
				/* Reset flags */
				start_flag = FALSE;
 800142c:	4b5f      	ldr	r3, [pc, #380]	; (80015ac <state_machine+0x20c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
				stop_flag = FALSE;
 8001432:	4b5f      	ldr	r3, [pc, #380]	; (80015b0 <state_machine+0x210>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
				send_config_flag = FALSE;
 8001438:	4b5b      	ldr	r3, [pc, #364]	; (80015a8 <state_machine+0x208>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
				/* Change the state */
				/* We send the configuration only if we did not send it before */
				if(config_not_sent)
 800143e:	4b5d      	ldr	r3, [pc, #372]	; (80015b4 <state_machine+0x214>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <state_machine+0xba>
				{
					id_init_counter = 0;
 8001446:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <state_machine+0x218>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
					is_any_data_used = FALSE;
 800144c:	4b5b      	ldr	r3, [pc, #364]	; (80015bc <state_machine+0x21c>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
					state = data_logger_state_eTRANSMIT_CONFIG;
 8001452:	4b52      	ldr	r3, [pc, #328]	; (800159c <state_machine+0x1fc>)
 8001454:	2201      	movs	r2, #1
 8001456:	701a      	strb	r2, [r3, #0]
			{
				start_flag = FALSE;
				stop_flag = FALSE;
				state = data_logger_state_eLOG;
			}
			break;
 8001458:	e096      	b.n	8001588 <state_machine+0x1e8>
					state = data_logger_state_eLOG;
 800145a:	4b50      	ldr	r3, [pc, #320]	; (800159c <state_machine+0x1fc>)
 800145c:	2202      	movs	r2, #2
 800145e:	701a      	strb	r2, [r3, #0]
			break;
 8001460:	e092      	b.n	8001588 <state_machine+0x1e8>
			else if(start_flag)
 8001462:	4b52      	ldr	r3, [pc, #328]	; (80015ac <state_machine+0x20c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 808e 	beq.w	8001588 <state_machine+0x1e8>
				start_flag = FALSE;
 800146c:	4b4f      	ldr	r3, [pc, #316]	; (80015ac <state_machine+0x20c>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
				stop_flag = FALSE;
 8001472:	4b4f      	ldr	r3, [pc, #316]	; (80015b0 <state_machine+0x210>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
				state = data_logger_state_eLOG;
 8001478:	4b48      	ldr	r3, [pc, #288]	; (800159c <state_machine+0x1fc>)
 800147a:	2202      	movs	r2, #2
 800147c:	701a      	strb	r2, [r3, #0]
			break;
 800147e:	e083      	b.n	8001588 <state_machine+0x1e8>

		case data_logger_state_eTRANSMIT_CONFIG :
			/* Change the data logger task period to send configuration slowly */
			if(entrance)
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d009      	beq.n	800149a <state_machine+0xfa>
			{
				current_period = PERIODE_CONFIG_SEND;
 8001486:	4b43      	ldr	r3, [pc, #268]	; (8001594 <state_machine+0x1f4>)
 8001488:	220a      	movs	r2, #10
 800148a:	601a      	str	r2, [r3, #0]
			}
			while(data_list[id_init_counter].use_format == use_format_eNOT_USED && id_init_counter < data_id_eCOUNT)
 800148c:	e005      	b.n	800149a <state_machine+0xfa>
			{
				id_init_counter ++ ;
 800148e:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <state_machine+0x218>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	3301      	adds	r3, #1
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b48      	ldr	r3, [pc, #288]	; (80015b8 <state_machine+0x218>)
 8001498:	701a      	strb	r2, [r3, #0]
			while(data_list[id_init_counter].use_format == use_format_eNOT_USED && id_init_counter < data_id_eCOUNT)
 800149a:	4b47      	ldr	r3, [pc, #284]	; (80015b8 <state_machine+0x218>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	4619      	mov	r1, r3
 80014a0:	4a47      	ldr	r2, [pc, #284]	; (80015c0 <state_machine+0x220>)
 80014a2:	460b      	mov	r3, r1
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	440b      	add	r3, r1
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	3311      	adds	r3, #17
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d103      	bne.n	80014bc <state_machine+0x11c>
 80014b4:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <state_machine+0x218>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b11      	cmp	r3, #17
 80014ba:	d9e8      	bls.n	800148e <state_machine+0xee>
			}
			if(id_init_counter < data_id_eCOUNT)
 80014bc:	4b3e      	ldr	r3, [pc, #248]	; (80015b8 <state_machine+0x218>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b11      	cmp	r3, #17
 80014c2:	d817      	bhi.n	80014f4 <state_machine+0x154>
			{
				is_any_data_used = TRUE;
 80014c4:	4b3d      	ldr	r3, [pc, #244]	; (80015bc <state_machine+0x21c>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	701a      	strb	r2, [r3, #0]
				/* Get data configuration */
				tmp_len = DATA_LOGGER_Get_Data_Config(id_init_counter++, tmp);
 80014ca:	4b3b      	ldr	r3, [pc, #236]	; (80015b8 <state_machine+0x218>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	b2d1      	uxtb	r1, r2
 80014d2:	4a39      	ldr	r2, [pc, #228]	; (80015b8 <state_machine+0x218>)
 80014d4:	7011      	strb	r1, [r2, #0]
 80014d6:	4932      	ldr	r1, [pc, #200]	; (80015a0 <state_machine+0x200>)
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fea5 	bl	8001228 <DATA_LOGGER_Get_Data_Config>
 80014de:	4603      	mov	r3, r0
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b30      	ldr	r3, [pc, #192]	; (80015a4 <state_machine+0x204>)
 80014e4:	701a      	strb	r2, [r3, #0]
				/* Send the configuration */
				push_data_to_uart(tmp, tmp_len);
 80014e6:	4b2f      	ldr	r3, [pc, #188]	; (80015a4 <state_machine+0x204>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	4619      	mov	r1, r3
 80014ec:	482c      	ldr	r0, [pc, #176]	; (80015a0 <state_machine+0x200>)
 80014ee:	f7ff ff0f 	bl	8001310 <push_data_to_uart>
				else
				{
					state = data_logger_state_eIDLE ;
				}
			}
			break;
 80014f2:	e04a      	b.n	800158a <state_machine+0x1ea>
				if(is_any_data_used)
 80014f4:	4b31      	ldr	r3, [pc, #196]	; (80015bc <state_machine+0x21c>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <state_machine+0x164>
					state = data_logger_state_eLOG ;
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <state_machine+0x1fc>)
 80014fe:	2202      	movs	r2, #2
 8001500:	701a      	strb	r2, [r3, #0]
			break;
 8001502:	e042      	b.n	800158a <state_machine+0x1ea>
					state = data_logger_state_eIDLE ;
 8001504:	4b25      	ldr	r3, [pc, #148]	; (800159c <state_machine+0x1fc>)
 8001506:	2200      	movs	r2, #0
 8001508:	701a      	strb	r2, [r3, #0]
			break;
 800150a:	e03e      	b.n	800158a <state_machine+0x1ea>

		case data_logger_state_eLOG:
			if(entrance)
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d002      	beq.n	8001518 <state_machine+0x178>
			{
				current_period = PERIODE_SEND;
 8001512:	4b20      	ldr	r3, [pc, #128]	; (8001594 <state_machine+0x1f4>)
 8001514:	2201      	movs	r2, #1
 8001516:	601a      	str	r2, [r3, #0]
			}
			if(stop_flag)
 8001518:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <state_machine+0x210>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d002      	beq.n	8001526 <state_machine+0x186>
			{
				state = data_logger_state_eIDLE;
 8001520:	4b1e      	ldr	r3, [pc, #120]	; (800159c <state_machine+0x1fc>)
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]
			}
			for(uint8_t d = 0; d < data_id_eCOUNT; d++)
 8001526:	2300      	movs	r3, #0
 8001528:	73fb      	strb	r3, [r7, #15]
 800152a:	e027      	b.n	800157c <state_machine+0x1dc>
			{
				if(data_list[d].use_format == use_format_eAS_OUTPUT && (data_list[d].data != NULL))
 800152c:	7bfa      	ldrb	r2, [r7, #15]
 800152e:	4924      	ldr	r1, [pc, #144]	; (80015c0 <state_machine+0x220>)
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	3311      	adds	r3, #17
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d119      	bne.n	8001576 <state_machine+0x1d6>
 8001542:	7bfa      	ldrb	r2, [r7, #15]
 8001544:	491e      	ldr	r1, [pc, #120]	; (80015c0 <state_machine+0x220>)
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	440b      	add	r3, r1
 8001550:	3304      	adds	r3, #4
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00e      	beq.n	8001576 <state_machine+0x1d6>
				{
					tmp_len = DATA_LOGGER_Get_Data_Value(d, tmp);
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	4911      	ldr	r1, [pc, #68]	; (80015a0 <state_machine+0x200>)
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd2d 	bl	8000fbc <DATA_LOGGER_Get_Data_Value>
 8001562:	4603      	mov	r3, r0
 8001564:	461a      	mov	r2, r3
 8001566:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <state_machine+0x204>)
 8001568:	701a      	strb	r2, [r3, #0]
					push_data_to_uart(tmp, tmp_len);
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <state_machine+0x204>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	4619      	mov	r1, r3
 8001570:	480b      	ldr	r0, [pc, #44]	; (80015a0 <state_machine+0x200>)
 8001572:	f7ff fecd 	bl	8001310 <push_data_to_uart>
			for(uint8_t d = 0; d < data_id_eCOUNT; d++)
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	3301      	adds	r3, #1
 800157a:	73fb      	strb	r3, [r7, #15]
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	2b11      	cmp	r3, #17
 8001580:	d9d4      	bls.n	800152c <state_machine+0x18c>
				}
			}
			break;
 8001582:	e002      	b.n	800158a <state_machine+0x1ea>
		return;
 8001584:	bf00      	nop
 8001586:	e000      	b.n	800158a <state_machine+0x1ea>
			break;
 8001588:	bf00      	nop
	}
}
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	2000033c 	.word	0x2000033c
 8001594:	20000094 	.word	0x20000094
 8001598:	20000098 	.word	0x20000098
 800159c:	20000340 	.word	0x20000340
 80015a0:	20000304 	.word	0x20000304
 80015a4:	20000336 	.word	0x20000336
 80015a8:	20000301 	.word	0x20000301
 80015ac:	20000300 	.word	0x20000300
 80015b0:	20000302 	.word	0x20000302
 80015b4:	20000090 	.word	0x20000090
 80015b8:	20000337 	.word	0x20000337
 80015bc:	20000338 	.word	0x20000338
 80015c0:	20000198 	.word	0x20000198

080015c4 <parse_uart>:

/*
 * @brief Parse incoming bytes
 */
static void parse_uart(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
	static uint8_t trame[20] = { 0 };
	static uint8_t nb_byte_to_buffer = 0;
	static uint8_t buffer_counter = 0;
	static uint16_t checksum = 0;
	/* Check for available data */
	if(UART_Availables(UART_TELEMETRY))
 80015ca:	2000      	movs	r0, #0
 80015cc:	f000 fed2 	bl	8002374 <UART_Availables>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d06c      	beq.n	80016b0 <parse_uart+0xec>
	{
		uint8_t c;
		UART_Get(UART_TELEMETRY, &c);
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	4619      	mov	r1, r3
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 fed8 	bl	8002390 <UART_Get>
		switch(state)
 80015e0:	4b35      	ldr	r3, [pc, #212]	; (80016b8 <parse_uart+0xf4>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d863      	bhi.n	80016b0 <parse_uart+0xec>
 80015e8:	a201      	add	r2, pc, #4	; (adr r2, 80015f0 <parse_uart+0x2c>)
 80015ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ee:	bf00      	nop
 80015f0:	08001601 	.word	0x08001601
 80015f4:	0800160f 	.word	0x0800160f
 80015f8:	08001655 	.word	0x08001655
 80015fc:	0800168d 	.word	0x0800168d
		{
			case parser_state_eSTART_BYTE:
				if(c == '$')
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2b24      	cmp	r3, #36	; 0x24
 8001604:	d14f      	bne.n	80016a6 <parse_uart+0xe2>
				{
					state = parser_state_eID;
 8001606:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <parse_uart+0xf4>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
				}
				break;
 800160c:	e04b      	b.n	80016a6 <parse_uart+0xe2>

			case parser_state_eID:
				if(c < data_id_eCOUNT)
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2b11      	cmp	r3, #17
 8001612:	d84a      	bhi.n	80016aa <parse_uart+0xe6>
				{
					/* Store the id for later use */
					trame[0] = c;
 8001614:	79fa      	ldrb	r2, [r7, #7]
 8001616:	4b29      	ldr	r3, [pc, #164]	; (80016bc <parse_uart+0xf8>)
 8001618:	701a      	strb	r2, [r3, #0]
					/* Reset the checksum */
					checksum = c;
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	b29a      	uxth	r2, r3
 800161e:	4b28      	ldr	r3, [pc, #160]	; (80016c0 <parse_uart+0xfc>)
 8001620:	801a      	strh	r2, [r3, #0]
					/* Get the data length according to the data format */
					nb_byte_to_buffer = (DATA_LOGGER_Get_Data(c)->format / 20);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fe5f 	bl	80012e8 <DATA_LOGGER_Get_Data>
 800162a:	4603      	mov	r3, r0
 800162c:	7a5b      	ldrb	r3, [r3, #9]
 800162e:	4a25      	ldr	r2, [pc, #148]	; (80016c4 <parse_uart+0x100>)
 8001630:	fba2 2303 	umull	r2, r3, r2, r3
 8001634:	091b      	lsrs	r3, r3, #4
 8001636:	b2da      	uxtb	r2, r3
 8001638:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <parse_uart+0x104>)
 800163a:	701a      	strb	r2, [r3, #0]
					if(nb_byte_to_buffer)
 800163c:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <parse_uart+0x104>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <parse_uart+0x88>
					{
						state = parser_state_eDATA;
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <parse_uart+0xf4>)
 8001646:	2202      	movs	r2, #2
 8001648:	701a      	strb	r2, [r3, #0]
					else
					{
						state = parser_state_eCHECKSUM;
					}
				}
				break;
 800164a:	e02e      	b.n	80016aa <parse_uart+0xe6>
						state = parser_state_eCHECKSUM;
 800164c:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <parse_uart+0xf4>)
 800164e:	2203      	movs	r2, #3
 8001650:	701a      	strb	r2, [r3, #0]
				break;
 8001652:	e02a      	b.n	80016aa <parse_uart+0xe6>
			case parser_state_eDATA:
				trame[1+buffer_counter++] = c;
 8001654:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <parse_uart+0x108>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	1c5a      	adds	r2, r3, #1
 800165a:	b2d1      	uxtb	r1, r2
 800165c:	4a1b      	ldr	r2, [pc, #108]	; (80016cc <parse_uart+0x108>)
 800165e:	7011      	strb	r1, [r2, #0]
 8001660:	3301      	adds	r3, #1
 8001662:	79f9      	ldrb	r1, [r7, #7]
 8001664:	4a15      	ldr	r2, [pc, #84]	; (80016bc <parse_uart+0xf8>)
 8001666:	54d1      	strb	r1, [r2, r3]
				checksum += c;
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	b29a      	uxth	r2, r3
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <parse_uart+0xfc>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	4413      	add	r3, r2
 8001672:	b29a      	uxth	r2, r3
 8001674:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <parse_uart+0xfc>)
 8001676:	801a      	strh	r2, [r3, #0]
				if(buffer_counter == nb_byte_to_buffer)
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <parse_uart+0x108>)
 800167a:	781a      	ldrb	r2, [r3, #0]
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <parse_uart+0x104>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d114      	bne.n	80016ae <parse_uart+0xea>
				{
					state = parser_state_eCHECKSUM;
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <parse_uart+0xf4>)
 8001686:	2203      	movs	r2, #3
 8001688:	701a      	strb	r2, [r3, #0]
				}
				break;
 800168a:	e010      	b.n	80016ae <parse_uart+0xea>
			case parser_state_eCHECKSUM:
				if(checksum == c)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	b29a      	uxth	r2, r3
 8001690:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <parse_uart+0xfc>)
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d102      	bne.n	800169e <parse_uart+0xda>
				{
					DATA_LOGGER_Reception(trame);
 8001698:	4808      	ldr	r0, [pc, #32]	; (80016bc <parse_uart+0xf8>)
 800169a:	f7ff fbd5 	bl	8000e48 <DATA_LOGGER_Reception>
				}
				state = parser_state_eSTART_BYTE;
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <parse_uart+0xf4>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	701a      	strb	r2, [r3, #0]
				break;
 80016a4:	e004      	b.n	80016b0 <parse_uart+0xec>
				break;
 80016a6:	bf00      	nop
 80016a8:	e002      	b.n	80016b0 <parse_uart+0xec>
				break;
 80016aa:	bf00      	nop
 80016ac:	e000      	b.n	80016b0 <parse_uart+0xec>
				break;
 80016ae:	bf00      	nop


		}
	}

}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000341 	.word	0x20000341
 80016bc:	20000344 	.word	0x20000344
 80016c0:	20000358 	.word	0x20000358
 80016c4:	cccccccd 	.word	0xcccccccd
 80016c8:	2000035a 	.word	0x2000035a
 80016cc:	2000035b 	.word	0x2000035b

080016d0 <HIGH_LEVEL_Init>:
#define RADIO_TO_ANGLE_RATE_YAW	((float)0.7f)

static high_level_t high_level = { 0 };

void HIGH_LEVEL_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	high_level.radio = RADIO_Get_Channel();
 80016d4:	f001 f928 	bl	8002928 <RADIO_Get_Channel>
 80016d8:	4603      	mov	r3, r0
 80016da:	4a0c      	ldr	r2, [pc, #48]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 80016dc:	6053      	str	r3, [r2, #4]
	high_level.target_angle = CONTROLLER_Get_Angle_Target();
 80016de:	f7ff f999 	bl	8000a14 <CONTROLLER_Get_Angle_Target>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4a09      	ldr	r2, [pc, #36]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 80016e6:	60d3      	str	r3, [r2, #12]
	high_level.target_angle_speed = CONTROLLER_Get_Angle_Speed_Target();
 80016e8:	f7ff f99e 	bl	8000a28 <CONTROLLER_Get_Angle_Speed_Target>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4a07      	ldr	r2, [pc, #28]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 80016f0:	6113      	str	r3, [r2, #16]
	high_level.power = MOTOR_MIXER_Get_Power_Input_Ptr();
 80016f2:	f000 fa5d 	bl	8001bb0 <MOTOR_MIXER_Get_Power_Input_Ptr>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 80016fa:	6093      	str	r3, [r2, #8]
	high_level.state = high_level_eGROUND;
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
	high_level.previous_state = high_level_eACCRO;
 8001702:	4b02      	ldr	r3, [pc, #8]	; (800170c <HIGH_LEVEL_Init+0x3c>)
 8001704:	2201      	movs	r2, #1
 8001706:	705a      	strb	r2, [r3, #1]
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000035c 	.word	0x2000035c

08001710 <HIGH_LEVEL_Process_Main>:

void HIGH_LEVEL_Process_Main(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
	/* entrance is used to know if we changed of state */
	bool_e entrance = high_level.state == high_level.previous_state;
 8001716:	4b9c      	ldr	r3, [pc, #624]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001718:	781a      	ldrb	r2, [r3, #0]
 800171a:	4b9b      	ldr	r3, [pc, #620]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800171c:	785b      	ldrb	r3, [r3, #1]
 800171e:	429a      	cmp	r2, r3
 8001720:	bf0c      	ite	eq
 8001722:	2301      	moveq	r3, #1
 8001724:	2300      	movne	r3, #0
 8001726:	b2db      	uxtb	r3, r3
 8001728:	71fb      	strb	r3, [r7, #7]
	high_level.previous_state = high_level.state;
 800172a:	4b97      	ldr	r3, [pc, #604]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800172c:	781a      	ldrb	r2, [r3, #0]
 800172e:	4b96      	ldr	r3, [pc, #600]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001730:	705a      	strb	r2, [r3, #1]
	/* state machine */
	bool_e is_fly_allowed = MPU_Is_Ok();						/* We need the gyro to fly */
 8001732:	f001 fb49 	bl	8002dc8 <MPU_Is_Ok>
 8001736:	4603      	mov	r3, r0
 8001738:	71bb      	strb	r3, [r7, #6]
	is_fly_allowed &= high_level.radio[4] > 1500;				/* And the "Arm" switch */
 800173a:	4b93      	ldr	r3, [pc, #588]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	3308      	adds	r3, #8
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001746:	4293      	cmp	r3, r2
 8001748:	bf8c      	ite	hi
 800174a:	2301      	movhi	r3, #1
 800174c:	2300      	movls	r3, #0
 800174e:	b2db      	uxtb	r3, r3
 8001750:	b25a      	sxtb	r2, r3
 8001752:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001756:	4013      	ands	r3, r2
 8001758:	b25b      	sxtb	r3, r3
 800175a:	71bb      	strb	r3, [r7, #6]
	is_fly_allowed &= (RADIO_Get_State() == radio_state_eOK);	/* We also need a working radio so it doesn't fly away */
 800175c:	f001 f8d8 	bl	8002910 <RADIO_Get_State>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	bf0c      	ite	eq
 8001766:	2301      	moveq	r3, #1
 8001768:	2300      	movne	r3, #0
 800176a:	b2db      	uxtb	r3, r3
 800176c:	b25a      	sxtb	r2, r3
 800176e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001772:	4013      	ands	r3, r2
 8001774:	b25b      	sxtb	r3, r3
 8001776:	71bb      	strb	r3, [r7, #6]
	switch(high_level.state)
 8001778:	4b83      	ldr	r3, [pc, #524]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d039      	beq.n	80017f4 <HIGH_LEVEL_Process_Main+0xe4>
 8001780:	2b02      	cmp	r3, #2
 8001782:	f300 80fc 	bgt.w	800197e <HIGH_LEVEL_Process_Main+0x26e>
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HIGH_LEVEL_Process_Main+0x82>
 800178a:	2b01      	cmp	r3, #1
 800178c:	f000 8092 	beq.w	80018b4 <HIGH_LEVEL_Process_Main+0x1a4>
			{
				high_level.state = high_level_eANGLE;
			}
			break;
	}
}
 8001790:	e0f5      	b.n	800197e <HIGH_LEVEL_Process_Main+0x26e>
			if(entrance)
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d007      	beq.n	80017a8 <HIGH_LEVEL_Process_Main+0x98>
				CONTROLLER_Set_State(controller_state_eDISABLED);
 8001798:	2000      	movs	r0, #0
 800179a:	f7ff f929 	bl	80009f0 <CONTROLLER_Set_State>
				*high_level.power = 0;
 800179e:	4b7a      	ldr	r3, [pc, #488]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
			if(is_fly_allowed && high_level.radio[2] < 1050)
 80017a8:	79bb      	ldrb	r3, [r7, #6]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 80e2 	beq.w	8001974 <HIGH_LEVEL_Process_Main+0x264>
 80017b0:	4b75      	ldr	r3, [pc, #468]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	3304      	adds	r3, #4
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	f240 4219 	movw	r2, #1049	; 0x419
 80017bc:	4293      	cmp	r3, r2
 80017be:	f200 80d9 	bhi.w	8001974 <HIGH_LEVEL_Process_Main+0x264>
				if(high_level.radio[5] < 1300)
 80017c2:	4b71      	ldr	r3, [pc, #452]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	330a      	adds	r3, #10
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	f240 5213 	movw	r2, #1299	; 0x513
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d803      	bhi.n	80017da <HIGH_LEVEL_Process_Main+0xca>
					high_level.state = high_level_eANGLE;
 80017d2:	4b6d      	ldr	r3, [pc, #436]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017d4:	2202      	movs	r2, #2
 80017d6:	701a      	strb	r2, [r3, #0]
			break;
 80017d8:	e0cc      	b.n	8001974 <HIGH_LEVEL_Process_Main+0x264>
				else if(high_level.radio[5] > 1300)
 80017da:	4b6b      	ldr	r3, [pc, #428]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	330a      	adds	r3, #10
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	f240 5214 	movw	r2, #1300	; 0x514
 80017e6:	4293      	cmp	r3, r2
 80017e8:	f240 80c4 	bls.w	8001974 <HIGH_LEVEL_Process_Main+0x264>
					high_level.state = high_level_eACCRO;
 80017ec:	4b66      	ldr	r3, [pc, #408]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
			break;
 80017f2:	e0bf      	b.n	8001974 <HIGH_LEVEL_Process_Main+0x264>
			if(entrance)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d002      	beq.n	8001800 <HIGH_LEVEL_Process_Main+0xf0>
				CONTROLLER_Set_State(controller_state_eANGLE);
 80017fa:	2002      	movs	r0, #2
 80017fc:	f7ff f8f8 	bl	80009f0 <CONTROLLER_Set_State>
			high_level.target_angle[axe_eROLL] = (float)(high_level.radio[0]-1500) * RADIO_TO_ANGLE;
 8001800:	4b61      	ldr	r3, [pc, #388]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001812:	4b5d      	ldr	r3, [pc, #372]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800198c <HIGH_LEVEL_Process_Main+0x27c>
 800181a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800181e:	edc3 7a00 	vstr	s15, [r3]
			high_level.target_angle[axe_ePITCH] = (float)(high_level.radio[1]-1500) * RADIO_TO_ANGLE;
 8001822:	4b59      	ldr	r3, [pc, #356]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	3302      	adds	r3, #2
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800182e:	ee07 3a90 	vmov	s15, r3
 8001832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001836:	4b54      	ldr	r3, [pc, #336]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	3304      	adds	r3, #4
 800183c:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800198c <HIGH_LEVEL_Process_Main+0x27c>
 8001840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001844:	edc3 7a00 	vstr	s15, [r3]
			high_level.target_angle_speed[axe_eYAW] = -(float)(high_level.radio[3]-1500) * RADIO_TO_ANGLE_RATE_YAW;
 8001848:	4b4f      	ldr	r3, [pc, #316]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	3306      	adds	r3, #6
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800185c:	eef1 7a67 	vneg.f32	s15, s15
 8001860:	4b49      	ldr	r3, [pc, #292]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001862:	691b      	ldr	r3, [r3, #16]
 8001864:	3308      	adds	r3, #8
 8001866:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001990 <HIGH_LEVEL_Process_Main+0x280>
 800186a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186e:	edc3 7a00 	vstr	s15, [r3]
			*high_level.power = high_level.radio[2]-1000;
 8001872:	4b45      	ldr	r3, [pc, #276]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	3304      	adds	r3, #4
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800187e:	4b42      	ldr	r3, [pc, #264]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	ee07 2a90 	vmov	s15, r2
 8001886:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800188a:	edc3 7a00 	vstr	s15, [r3]
			if(!is_fly_allowed)
 800188e:	79bb      	ldrb	r3, [r7, #6]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d103      	bne.n	800189c <HIGH_LEVEL_Process_Main+0x18c>
				high_level.state = high_level_eGROUND;
 8001894:	4b3c      	ldr	r3, [pc, #240]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
			break;
 800189a:	e06d      	b.n	8001978 <HIGH_LEVEL_Process_Main+0x268>
			else if(high_level.radio[5] > 1300)
 800189c:	4b3a      	ldr	r3, [pc, #232]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	330a      	adds	r3, #10
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	f240 5214 	movw	r2, #1300	; 0x514
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d965      	bls.n	8001978 <HIGH_LEVEL_Process_Main+0x268>
				high_level.state = high_level_eACCRO;
 80018ac:	4b36      	ldr	r3, [pc, #216]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
			break;
 80018b2:	e061      	b.n	8001978 <HIGH_LEVEL_Process_Main+0x268>
			if(entrance)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <HIGH_LEVEL_Process_Main+0x1b0>
				CONTROLLER_Set_State(controller_state_eSPEED);
 80018ba:	2001      	movs	r0, #1
 80018bc:	f7ff f898 	bl	80009f0 <CONTROLLER_Set_State>
			high_level.target_angle_speed[axe_eROLL] = (float)(high_level.radio[0]-1500) * RADIO_TO_ANGLE_RATE;
 80018c0:	4b31      	ldr	r3, [pc, #196]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80018ca:	ee07 3a90 	vmov	s15, r3
 80018ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d2:	4b2d      	ldr	r3, [pc, #180]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80018da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018de:	edc3 7a00 	vstr	s15, [r3]
			high_level.target_angle_speed[axe_ePITCH] = (float)(high_level.radio[1]-1500) * RADIO_TO_ANGLE_RATE;
 80018e2:	4b29      	ldr	r3, [pc, #164]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	3302      	adds	r3, #2
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	4b24      	ldr	r3, [pc, #144]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	3304      	adds	r3, #4
 80018fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001904:	edc3 7a00 	vstr	s15, [r3]
			high_level.target_angle_speed[axe_eYAW] = -(float)(high_level.radio[3]-1500) * RADIO_TO_ANGLE_RATE_YAW;
 8001908:	4b1f      	ldr	r3, [pc, #124]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	3306      	adds	r3, #6
 800190e:	881b      	ldrh	r3, [r3, #0]
 8001910:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191c:	eef1 7a67 	vneg.f32	s15, s15
 8001920:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	3308      	adds	r3, #8
 8001926:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001990 <HIGH_LEVEL_Process_Main+0x280>
 800192a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800192e:	edc3 7a00 	vstr	s15, [r3]
			*high_level.power = high_level.radio[2]-1000;
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	3304      	adds	r3, #4
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800193e:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	ee07 2a90 	vmov	s15, r2
 8001946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800194a:	edc3 7a00 	vstr	s15, [r3]
			if(!is_fly_allowed)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d103      	bne.n	800195c <HIGH_LEVEL_Process_Main+0x24c>
				high_level.state = high_level_eGROUND;
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
			break;
 800195a:	e00f      	b.n	800197c <HIGH_LEVEL_Process_Main+0x26c>
			else if(high_level.radio[5] < 1300)
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	330a      	adds	r3, #10
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	f240 5213 	movw	r2, #1299	; 0x513
 8001968:	4293      	cmp	r3, r2
 800196a:	d807      	bhi.n	800197c <HIGH_LEVEL_Process_Main+0x26c>
				high_level.state = high_level_eANGLE;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HIGH_LEVEL_Process_Main+0x278>)
 800196e:	2202      	movs	r2, #2
 8001970:	701a      	strb	r2, [r3, #0]
			break;
 8001972:	e003      	b.n	800197c <HIGH_LEVEL_Process_Main+0x26c>
			break;
 8001974:	bf00      	nop
 8001976:	e002      	b.n	800197e <HIGH_LEVEL_Process_Main+0x26e>
			break;
 8001978:	bf00      	nop
 800197a:	e000      	b.n	800197e <HIGH_LEVEL_Process_Main+0x26e>
			break;
 800197c:	bf00      	nop
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	2000035c 	.word	0x2000035c
 800198c:	3dcccccd 	.word	0x3dcccccd
 8001990:	3f333333 	.word	0x3f333333

08001994 <Led_main_ms>:

/*
 * @brief called by main_ms, turn the led on or off to follow the sequence
 */
void Led_main_ms(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
	for (uint8_t led = 0; led < led_eCOUNT; led++)
 800199a:	2300      	movs	r3, #0
 800199c:	71fb      	strb	r3, [r7, #7]
 800199e:	e043      	b.n	8001a28 <Led_main_ms+0x94>
	{
		if (current_sequence[led] != led_sequence_eSEQUENCE_DISABLED)
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	4a25      	ldr	r2, [pc, #148]	; (8001a38 <Led_main_ms+0xa4>)
 80019a4:	5cd3      	ldrb	r3, [r2, r3]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d03b      	beq.n	8001a22 <Led_main_ms+0x8e>
		{
			counter[led]++;
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	4a23      	ldr	r2, [pc, #140]	; (8001a3c <Led_main_ms+0xa8>)
 80019ae:	5cd2      	ldrb	r2, [r2, r3]
 80019b0:	3201      	adds	r2, #1
 80019b2:	b2d1      	uxtb	r1, r2
 80019b4:	4a21      	ldr	r2, [pc, #132]	; (8001a3c <Led_main_ms+0xa8>)
 80019b6:	54d1      	strb	r1, [r2, r3]
			if (counter[led] == LED_PERIOD)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	4a20      	ldr	r2, [pc, #128]	; (8001a3c <Led_main_ms+0xa8>)
 80019bc:	5cd3      	ldrb	r3, [r2, r3]
 80019be:	2bc8      	cmp	r3, #200	; 0xc8
 80019c0:	d12f      	bne.n	8001a22 <Led_main_ms+0x8e>
			{
				uint8_t current_bit = 1	<< ((SEQUENCE_LENGTH - 1) - sequence_index[led]);
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	4a1e      	ldr	r2, [pc, #120]	; (8001a40 <Led_main_ms+0xac>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	f1c3 0307 	rsb	r3, r3, #7
 80019cc:	2201      	movs	r2, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	71bb      	strb	r3, [r7, #6]
				if (current_sequence[led] & current_bit)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	4a18      	ldr	r2, [pc, #96]	; (8001a38 <Led_main_ms+0xa4>)
 80019d8:	5cd2      	ldrb	r2, [r2, r3]
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	4013      	ands	r3, r2
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <Led_main_ms+0x5c>
				{
					Led_Set(led, LED_HIGH);
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	2101      	movs	r1, #1
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 f82b 	bl	8001a44 <Led_Set>
 80019ee:	e004      	b.n	80019fa <Led_main_ms+0x66>
				}
				else
				{
					Led_Set(led, LED_LOW);
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 f825 	bl	8001a44 <Led_Set>
				}
				sequence_index[led]++;
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <Led_main_ms+0xac>)
 80019fe:	5cd2      	ldrb	r2, [r2, r3]
 8001a00:	3201      	adds	r2, #1
 8001a02:	b2d1      	uxtb	r1, r2
 8001a04:	4a0e      	ldr	r2, [pc, #56]	; (8001a40 <Led_main_ms+0xac>)
 8001a06:	54d1      	strb	r1, [r2, r3]
				counter[led] = 0;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	4a0c      	ldr	r2, [pc, #48]	; (8001a3c <Led_main_ms+0xa8>)
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	54d1      	strb	r1, [r2, r3]
				if (sequence_index[led] == 8)
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	4a0b      	ldr	r2, [pc, #44]	; (8001a40 <Led_main_ms+0xac>)
 8001a14:	5cd3      	ldrb	r3, [r2, r3]
 8001a16:	2b08      	cmp	r3, #8
 8001a18:	d103      	bne.n	8001a22 <Led_main_ms+0x8e>
				{
					sequence_index[led] = 0;
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <Led_main_ms+0xac>)
 8001a1e:	2100      	movs	r1, #0
 8001a20:	54d1      	strb	r1, [r2, r3]
	for (uint8_t led = 0; led < led_eCOUNT; led++)
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	3301      	adds	r3, #1
 8001a26:	71fb      	strb	r3, [r7, #7]
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d9b8      	bls.n	80019a0 <Led_main_ms+0xc>
				}
			}
		}
	}
}
 8001a2e:	bf00      	nop
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000370 	.word	0x20000370
 8001a3c:	20000378 	.word	0x20000378
 8001a40:	20000374 	.word	0x20000374

08001a44 <Led_Set>:
/*
 * @brief Set the state of the led
 * @param state State of the led to set
 */
void Led_Set(led_t led, LED_state_e state)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	460a      	mov	r2, r1
 8001a4e:	71fb      	strb	r3, [r7, #7]
 8001a50:	4613      	mov	r3, r2
 8001a52:	71bb      	strb	r3, [r7, #6]
	switch (led)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d002      	beq.n	8001a60 <Led_Set+0x1c>
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d008      	beq.n	8001a70 <Led_Set+0x2c>
			break;
		case led_eSTATE2:
			GPIO_Write_Pin(LED_STATE2_GPIO_Port, LED_STATE2_Pin, (GPIO_state_e) state);
			break;
		default:
			break;
 8001a5e:	e00f      	b.n	8001a80 <Led_Set+0x3c>
			GPIO_Write_Pin(LED_STATE_GPIO_Port, LED_STATE_Pin, (GPIO_state_e) state);
 8001a60:	79bb      	ldrb	r3, [r7, #6]
 8001a62:	461a      	mov	r2, r3
 8001a64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a68:	4807      	ldr	r0, [pc, #28]	; (8001a88 <Led_Set+0x44>)
 8001a6a:	f000 fa6d 	bl	8001f48 <GPIO_Write_Pin>
			break;
 8001a6e:	e007      	b.n	8001a80 <Led_Set+0x3c>
			GPIO_Write_Pin(LED_STATE2_GPIO_Port, LED_STATE2_Pin, (GPIO_state_e) state);
 8001a70:	79bb      	ldrb	r3, [r7, #6]
 8001a72:	461a      	mov	r2, r3
 8001a74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a78:	4803      	ldr	r0, [pc, #12]	; (8001a88 <Led_Set+0x44>)
 8001a7a:	f000 fa65 	bl	8001f48 <GPIO_Write_Pin>
			break;
 8001a7e:	bf00      	nop
	}
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40020800 	.word	0x40020800

08001a8c <Led_Set_Sequence>:
/*
 * @brief Set the current led sequence
 * @param sequence The new sequence
 */
void Led_Set_Sequence(led_t led, led_sequence_e sequence)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	460a      	mov	r2, r1
 8001a96:	71fb      	strb	r3, [r7, #7]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	71bb      	strb	r3, [r7, #6]
	if(current_sequence[led] == sequence)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4a0c      	ldr	r2, [pc, #48]	; (8001ad0 <Led_Set_Sequence+0x44>)
 8001aa0:	5cd3      	ldrb	r3, [r2, r3]
 8001aa2:	79ba      	ldrb	r2, [r7, #6]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d00c      	beq.n	8001ac2 <Led_Set_Sequence+0x36>
	{
		return;
	}
	/* Change the current led sequence */
	current_sequence[led] = sequence;
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	4909      	ldr	r1, [pc, #36]	; (8001ad0 <Led_Set_Sequence+0x44>)
 8001aac:	79ba      	ldrb	r2, [r7, #6]
 8001aae:	54ca      	strb	r2, [r1, r3]
	/* Reset counters to start from the beginning of the sequence */
	counter[led] = 0;
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4a08      	ldr	r2, [pc, #32]	; (8001ad4 <Led_Set_Sequence+0x48>)
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	54d1      	strb	r1, [r2, r3]
	sequence_index[led] = 0;
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	4a07      	ldr	r2, [pc, #28]	; (8001ad8 <Led_Set_Sequence+0x4c>)
 8001abc:	2100      	movs	r1, #0
 8001abe:	54d1      	strb	r1, [r2, r3]
 8001ac0:	e000      	b.n	8001ac4 <Led_Set_Sequence+0x38>
		return;
 8001ac2:	bf00      	nop
}
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000370 	.word	0x20000370
 8001ad4:	20000378 	.word	0x20000378
 8001ad8:	20000374 	.word	0x20000374

08001adc <MOTOR_MIXER_Process>:
#include "Motor_Mixer.h"

static motor_mixer_t motor_mixer = { 0 };

void MOTOR_MIXER_Process(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	motor_mixer.output[motor_eFRONT_LEFT] = 	motor_mixer.input_power + motor_mixer.input_angle[axe_eROLL] - motor_mixer.input_angle[axe_ePITCH] - motor_mixer.input_angle[axe_eYAW];
 8001ae0:	4b2c      	ldr	r3, [pc, #176]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001ae2:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001af0:	4b28      	ldr	r3, [pc, #160]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001af2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001af6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001afc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b04:	4b23      	ldr	r3, [pc, #140]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b06:	edc3 7a07 	vstr	s15, [r3, #28]
	motor_mixer.output[motor_eFRONT_RIGHT] = 	motor_mixer.input_power - motor_mixer.input_angle[axe_eROLL] - motor_mixer.input_angle[axe_ePITCH] + motor_mixer.input_angle[axe_eYAW];
 8001b0a:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b0c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b10:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b12:	edd3 7a00 	vldr	s15, [r3]
 8001b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b1a:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b1c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b24:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b26:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2e:	4b19      	ldr	r3, [pc, #100]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b30:	edc3 7a05 	vstr	s15, [r3, #20]
	motor_mixer.output[motor_eBACK_RIGHT] = 	motor_mixer.input_power - motor_mixer.input_angle[axe_eROLL] + motor_mixer.input_angle[axe_ePITCH] - motor_mixer.input_angle[axe_eYAW];
 8001b34:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b36:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b3a:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b3c:	edd3 7a00 	vldr	s15, [r3]
 8001b40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b46:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b50:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b58:	4b0e      	ldr	r3, [pc, #56]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b5a:	edc3 7a04 	vstr	s15, [r3, #16]
	motor_mixer.output[motor_eBACK_LEFT] = 		motor_mixer.input_power + motor_mixer.input_angle[axe_eROLL] + motor_mixer.input_angle[axe_ePITCH] + motor_mixer.input_angle[axe_eYAW];
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b60:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b6e:	4b09      	ldr	r3, [pc, #36]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b70:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b78:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b7a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <MOTOR_MIXER_Process+0xb8>)
 8001b84:	edc3 7a06 	vstr	s15, [r3, #24]

	MOTOR_Set(motor_mixer.output);
 8001b88:	4803      	ldr	r0, [pc, #12]	; (8001b98 <MOTOR_MIXER_Process+0xbc>)
 8001b8a:	f000 f863 	bl	8001c54 <MOTOR_Set>
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	2000037c 	.word	0x2000037c
 8001b98:	2000038c 	.word	0x2000038c

08001b9c <MOTOR_MIXER_Get_Angle_Input_Ptr>:
float * MOTOR_MIXER_Get_Angle_Input_Ptr(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
	return motor_mixer.input_angle;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <MOTOR_MIXER_Get_Angle_Input_Ptr+0x10>)
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	2000037c 	.word	0x2000037c

08001bb0 <MOTOR_MIXER_Get_Power_Input_Ptr>:
float * MOTOR_MIXER_Get_Power_Input_Ptr(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
	return &motor_mixer.input_power;
 8001bb4:	4b02      	ldr	r3, [pc, #8]	; (8001bc0 <MOTOR_MIXER_Get_Power_Input_Ptr+0x10>)
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	20000388 	.word	0x20000388

08001bc4 <MOTOR_Init>:
static bool_e flag_stop = FALSE;



void MOTOR_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	 TIMER_Start_All_Channels(TIMER_MOTOR);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f000 fa53 	bl	8002074 <TIMER_Start_All_Channels>
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <MOTOR_Process>:

void MOTOR_Process(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	if(flag_stop)
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <MOTOR_Process+0x70>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d009      	beq.n	8001bf4 <MOTOR_Process+0x20>
	{
		/* Clear flag */
		flag_stop = FALSE;
 8001be0:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <MOTOR_Process+0x70>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
		/* Stop pwm on every channel */
		TIMER_Stop_All_Channels(TIMER_MOTOR);
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 fa70 	bl	80020cc <TIMER_Stop_All_Channels>
		motor.is_enabled = FALSE;
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <MOTOR_Process+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e01c      	b.n	8001c2e <MOTOR_Process+0x5a>
	}
	else if(flag_start)
 8001bf4:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <MOTOR_Process+0x78>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d018      	beq.n	8001c2e <MOTOR_Process+0x5a>
	{
		/* Clear flag */
		flag_start = FALSE;
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <MOTOR_Process+0x78>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
		/* Reset target to 0 */
		motor.output[0] = 1000;
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <MOTOR_Process+0x74>)
 8001c04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c08:	805a      	strh	r2, [r3, #2]
		motor.output[1] = 1000;
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <MOTOR_Process+0x74>)
 8001c0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c10:	809a      	strh	r2, [r3, #4]
		motor.output[2] = 1000;
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <MOTOR_Process+0x74>)
 8001c14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c18:	80da      	strh	r2, [r3, #6]
		motor.output[3] = 1000;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <MOTOR_Process+0x74>)
 8001c1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c20:	811a      	strh	r2, [r3, #8]
		/* Start the pwm */
		TIMER_Start_All_Channels(TIMER_MOTOR);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f000 fa26 	bl	8002074 <TIMER_Start_All_Channels>
		motor.is_enabled = TRUE;
 8001c28:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <MOTOR_Process+0x74>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	701a      	strb	r2, [r3, #0]
	}
	if(motor.is_enabled)
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <MOTOR_Process+0x74>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <MOTOR_Process+0x6a>
	{
		TIMER_Set_All_CCR(TIMER_MOTOR, motor.output);
 8001c36:	4906      	ldr	r1, [pc, #24]	; (8001c50 <MOTOR_Process+0x7c>)
 8001c38:	2000      	movs	r0, #0
 8001c3a:	f000 fa73 	bl	8002124 <TIMER_Set_All_CCR>
	}
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200003a6 	.word	0x200003a6
 8001c48:	2000039c 	.word	0x2000039c
 8001c4c:	20000099 	.word	0x20000099
 8001c50:	2000039e 	.word	0x2000039e

08001c54 <MOTOR_Set>:
/*
 * @brief update motor target values
 * @param array of new float values
 */
void MOTOR_Set(float * target)
{
 8001c54:	b590      	push	{r4, r7, lr}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	target[0] = (uint16_t)MAX(target[0], 0);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	edd3 7a00 	vldr	s15, [r3]
 8001c62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6a:	dd0c      	ble.n	8001c86 <MOTOR_Set+0x32>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	edd3 7a00 	vldr	s15, [r3]
 8001c72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c76:	ee17 3a90 	vmov	r3, s15
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c84:	e001      	b.n	8001c8a <MOTOR_Set+0x36>
 8001c86:	eddf 7aac 	vldr	s15, [pc, #688]	; 8001f38 <MOTOR_Set+0x2e4>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	edc3 7a00 	vstr	s15, [r3]
	target[1] = (uint16_t)MAX(target[1], 0);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3304      	adds	r3, #4
 8001c94:	edd3 7a00 	vldr	s15, [r3]
 8001c98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca0:	dd0d      	ble.n	8001cbe <MOTOR_Set+0x6a>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	edd3 7a00 	vldr	s15, [r3]
 8001caa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cae:	ee17 3a90 	vmov	r3, s15
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	ee07 3a90 	vmov	s15, r3
 8001cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cbc:	e001      	b.n	8001cc2 <MOTOR_Set+0x6e>
 8001cbe:	eddf 7a9e 	vldr	s15, [pc, #632]	; 8001f38 <MOTOR_Set+0x2e4>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	edc3 7a00 	vstr	s15, [r3]
	target[2] = (uint16_t)MAX(target[2], 0);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3308      	adds	r3, #8
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	dd0d      	ble.n	8001cf8 <MOTOR_Set+0xa4>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3308      	adds	r3, #8
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ce8:	ee17 3a90 	vmov	r3, s15
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cf6:	e001      	b.n	8001cfc <MOTOR_Set+0xa8>
 8001cf8:	eddf 7a8f 	vldr	s15, [pc, #572]	; 8001f38 <MOTOR_Set+0x2e4>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3308      	adds	r3, #8
 8001d00:	edc3 7a00 	vstr	s15, [r3]
	target[3] = (uint16_t)MAX(target[3], 0);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	330c      	adds	r3, #12
 8001d08:	edd3 7a00 	vldr	s15, [r3]
 8001d0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	dd0d      	ble.n	8001d32 <MOTOR_Set+0xde>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	330c      	adds	r3, #12
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d22:	ee17 3a90 	vmov	r3, s15
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	ee07 3a90 	vmov	s15, r3
 8001d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d30:	e001      	b.n	8001d36 <MOTOR_Set+0xe2>
 8001d32:	eddf 7a81 	vldr	s15, [pc, #516]	; 8001f38 <MOTOR_Set+0x2e4>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	330c      	adds	r3, #12
 8001d3a:	edc3 7a00 	vstr	s15, [r3]

	target[0] = (uint16_t)MIN(target[0], MOTOR_SIGNAL_MAX);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	edd3 7a00 	vldr	s15, [r3]
 8001d44:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001f3c <MOTOR_Set+0x2e8>
 8001d48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d50:	dd02      	ble.n	8001d58 <MOTOR_Set+0x104>
 8001d52:	eddf 7a7a 	vldr	s15, [pc, #488]	; 8001f3c <MOTOR_Set+0x2e8>
 8001d56:	e00b      	b.n	8001d70 <MOTOR_Set+0x11c>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d62:	ee17 3a90 	vmov	r3, s15
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	ee07 3a90 	vmov	s15, r3
 8001d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	edc3 7a00 	vstr	s15, [r3]
	target[1] = (uint16_t)MIN(target[1], MOTOR_SIGNAL_MAX);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	edd3 7a00 	vldr	s15, [r3]
 8001d7e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001f3c <MOTOR_Set+0x2e8>
 8001d82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8a:	dd02      	ble.n	8001d92 <MOTOR_Set+0x13e>
 8001d8c:	eddf 7a6b 	vldr	s15, [pc, #428]	; 8001f3c <MOTOR_Set+0x2e8>
 8001d90:	e00c      	b.n	8001dac <MOTOR_Set+0x158>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3304      	adds	r3, #4
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d9e:	ee17 3a90 	vmov	r3, s15
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3304      	adds	r3, #4
 8001db0:	edc3 7a00 	vstr	s15, [r3]
	target[2] = (uint16_t)MIN(target[2], MOTOR_SIGNAL_MAX);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3308      	adds	r3, #8
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001f3c <MOTOR_Set+0x2e8>
 8001dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	dd02      	ble.n	8001dd0 <MOTOR_Set+0x17c>
 8001dca:	eddf 7a5c 	vldr	s15, [pc, #368]	; 8001f3c <MOTOR_Set+0x2e8>
 8001dce:	e00c      	b.n	8001dea <MOTOR_Set+0x196>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3308      	adds	r3, #8
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ddc:	ee17 3a90 	vmov	r3, s15
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3308      	adds	r3, #8
 8001dee:	edc3 7a00 	vstr	s15, [r3]
	target[3] = (uint16_t)MIN(target[3], MOTOR_SIGNAL_MAX);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	330c      	adds	r3, #12
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001f3c <MOTOR_Set+0x2e8>
 8001dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e06:	dd02      	ble.n	8001e0e <MOTOR_Set+0x1ba>
 8001e08:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8001f3c <MOTOR_Set+0x2e8>
 8001e0c:	e00c      	b.n	8001e28 <MOTOR_Set+0x1d4>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	330c      	adds	r3, #12
 8001e12:	edd3 7a00 	vldr	s15, [r3]
 8001e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e1a:	ee17 3a90 	vmov	r3, s15
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	ee07 3a90 	vmov	s15, r3
 8001e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	330c      	adds	r3, #12
 8001e2c:	edc3 7a00 	vstr	s15, [r3]

	target[0] = sqrtf(1000*target[0]);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	edd3 7a00 	vldr	s15, [r3]
 8001e36:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001f40 <MOTOR_Set+0x2ec>
 8001e3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e42:	f008 fdc9 	bl	800a9d8 <sqrtf>
 8001e46:	eef0 7a40 	vmov.f32	s15, s0
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	edc3 7a00 	vstr	s15, [r3]
	target[1] = sqrtf(1000*target[1]);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3304      	adds	r3, #4
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001f40 <MOTOR_Set+0x2ec>
 8001e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	1d1c      	adds	r4, r3, #4
 8001e64:	eeb0 0a67 	vmov.f32	s0, s15
 8001e68:	f008 fdb6 	bl	800a9d8 <sqrtf>
 8001e6c:	eef0 7a40 	vmov.f32	s15, s0
 8001e70:	edc4 7a00 	vstr	s15, [r4]
	target[2] = sqrtf(1000*target[2]);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3308      	adds	r3, #8
 8001e78:	edd3 7a00 	vldr	s15, [r3]
 8001e7c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001f40 <MOTOR_Set+0x2ec>
 8001e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f103 0408 	add.w	r4, r3, #8
 8001e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8e:	f008 fda3 	bl	800a9d8 <sqrtf>
 8001e92:	eef0 7a40 	vmov.f32	s15, s0
 8001e96:	edc4 7a00 	vstr	s15, [r4]
	target[3] = sqrtf(1000*target[3]);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	330c      	adds	r3, #12
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001f40 <MOTOR_Set+0x2ec>
 8001ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f103 040c 	add.w	r4, r3, #12
 8001eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb4:	f008 fd90 	bl	800a9d8 <sqrtf>
 8001eb8:	eef0 7a40 	vmov.f32	s15, s0
 8001ebc:	edc4 7a00 	vstr	s15, [r4]

	motor.output[0] = (uint16_t)target[0]+999;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	edd3 7a00 	vldr	s15, [r3]
 8001ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eca:	ee17 3a90 	vmov	r3, s15
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <MOTOR_Set+0x2f0>)
 8001ed8:	805a      	strh	r2, [r3, #2]
	motor.output[1] = (uint16_t)target[1]+999;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3304      	adds	r3, #4
 8001ede:	edd3 7a00 	vldr	s15, [r3]
 8001ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ee6:	ee17 3a90 	vmov	r3, s15
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <MOTOR_Set+0x2f0>)
 8001ef4:	809a      	strh	r2, [r3, #4]
	motor.output[2] = (uint16_t)target[2]+999;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3308      	adds	r3, #8
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f02:	ee17 3a90 	vmov	r3, s15
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <MOTOR_Set+0x2f0>)
 8001f10:	80da      	strh	r2, [r3, #6]
	motor.output[3] = (uint16_t)target[3]+999;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	330c      	adds	r3, #12
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f1e:	ee17 3a90 	vmov	r3, s15
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <MOTOR_Set+0x2f0>)
 8001f2c:	811a      	strh	r2, [r3, #8]
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd90      	pop	{r4, r7, pc}
 8001f36:	bf00      	nop
 8001f38:	00000000 	.word	0x00000000
 8001f3c:	442f0000 	.word	0x442f0000
 8001f40:	447a0000 	.word	0x447a0000
 8001f44:	2000039c 	.word	0x2000039c

08001f48 <GPIO_Write_Pin>:
 * @param GPIOx pointer to an hal gpio handler structure
 * @param GPIO_Pin Number of the pin
 * @param state State to write to the pin
 */
void GPIO_Write_Pin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_state_e state)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, state);
 8001f58:	787a      	ldrb	r2, [r7, #1]
 8001f5a:	887b      	ldrh	r3, [r7, #2]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f002 ff9e 	bl	8004ea0 <HAL_GPIO_WritePin>
}
 8001f64:	bf00      	nop
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <I2C_Mem_Write>:

void I2C_Init(void)
{
}
HAL_StatusTypeDef I2C_Mem_Write(i2c_e i2c_id, uint8_t device_address, uint8_t mem_address, uint8_t * data, uint8_t size)
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af04      	add	r7, sp, #16
 8001f72:	603b      	str	r3, [r7, #0]
 8001f74:	4603      	mov	r3, r0
 8001f76:	71fb      	strb	r3, [r7, #7]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	71bb      	strb	r3, [r7, #6]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(i2c[i2c_id].hi2c, device_address, mem_address, I2C_MEMADD_SIZE_8BIT, data, size, I2C_OPERATION_TIMEOUT);
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <I2C_Mem_Write+0x44>)
 8001f84:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001f88:	79bb      	ldrb	r3, [r7, #6]
 8001f8a:	b299      	uxth	r1, r3
 8001f8c:	797b      	ldrb	r3, [r7, #5]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	7e3b      	ldrb	r3, [r7, #24]
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	240a      	movs	r4, #10
 8001f96:	9402      	str	r4, [sp, #8]
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	f003 f8dc 	bl	800515c <HAL_I2C_Mem_Write>
 8001fa4:	4603      	mov	r3, r0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd90      	pop	{r4, r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	2000009c 	.word	0x2000009c

08001fb4 <I2C_Mem_Read>:

HAL_StatusTypeDef I2C_Mem_Read(i2c_e i2c_id, uint8_t device_address, uint8_t mem_address, uint8_t * data, uint8_t size)
{
 8001fb4:	b590      	push	{r4, r7, lr}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af04      	add	r7, sp, #16
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	71bb      	strb	r3, [r7, #6]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(i2c[i2c_id].hi2c, device_address, mem_address, I2C_MEMADD_SIZE_8BIT, data, size, I2C_OPERATION_TIMEOUT);
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <I2C_Mem_Read+0x44>)
 8001fcc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fd0:	79bb      	ldrb	r3, [r7, #6]
 8001fd2:	b299      	uxth	r1, r3
 8001fd4:	797b      	ldrb	r3, [r7, #5]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	7e3b      	ldrb	r3, [r7, #24]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	240a      	movs	r4, #10
 8001fde:	9402      	str	r4, [sp, #8]
 8001fe0:	9301      	str	r3, [sp, #4]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	f003 f9b2 	bl	8005350 <HAL_I2C_Mem_Read>
 8001fec:	4603      	mov	r3, r0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd90      	pop	{r4, r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	2000009c 	.word	0x2000009c

08001ffc <I2C_Mem_Read_Dma>:

HAL_StatusTypeDef I2C_Mem_Read_Dma(i2c_e i2c_id, uint8_t device_address, uint8_t mem_address, uint8_t * data, uint8_t size)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af02      	add	r7, sp, #8
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	4603      	mov	r3, r0
 8002006:	71fb      	strb	r3, [r7, #7]
 8002008:	460b      	mov	r3, r1
 800200a:	71bb      	strb	r3, [r7, #6]
 800200c:	4613      	mov	r3, r2
 800200e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read_DMA(i2c[i2c_id].hi2c, device_address, mem_address, I2C_MEMADD_SIZE_8BIT, data, size);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	4a0a      	ldr	r2, [pc, #40]	; (800203c <I2C_Mem_Read_Dma+0x40>)
 8002014:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002018:	79bb      	ldrb	r3, [r7, #6]
 800201a:	b299      	uxth	r1, r3
 800201c:	797b      	ldrb	r3, [r7, #5]
 800201e:	b29a      	uxth	r2, r3
 8002020:	7c3b      	ldrb	r3, [r7, #16]
 8002022:	b29b      	uxth	r3, r3
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2301      	movs	r3, #1
 800202c:	f003 fbb6 	bl	800579c <HAL_I2C_Mem_Read_DMA>
 8002030:	4603      	mov	r3, r0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	2000009c 	.word	0x2000009c

08002040 <I2C_Is_Device_Ready>:

HAL_StatusTypeDef I2C_Is_Device_Ready(i2c_e i2c_id, uint8_t device_address)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	460a      	mov	r2, r1
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	4613      	mov	r3, r2
 800204e:	71bb      	strb	r3, [r7, #6]
	return HAL_I2C_IsDeviceReady(i2c[i2c_id].hi2c, device_address, 10, 10);
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4a07      	ldr	r2, [pc, #28]	; (8002070 <I2C_Is_Device_Ready+0x30>)
 8002054:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002058:	79bb      	ldrb	r3, [r7, #6]
 800205a:	b299      	uxth	r1, r3
 800205c:	230a      	movs	r3, #10
 800205e:	220a      	movs	r2, #10
 8002060:	f003 fd30 	bl	8005ac4 <HAL_I2C_IsDeviceReady>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000009c 	.word	0x2000009c

08002074 <TIMER_Start_All_Channels>:
/*
 * @brief Start all channels of a timer
 * @param timer_id id of the timer
 */
void TIMER_Start_All_Channels(timer_e timer_id)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_PWM_Start(timer[timer_id].htim, TIM_CHANNEL_1);
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	4a11      	ldr	r2, [pc, #68]	; (80020c8 <TIMER_Start_All_Channels+0x54>)
 8002082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002086:	2100      	movs	r1, #0
 8002088:	4618      	mov	r0, r3
 800208a:	f006 fc6d 	bl	8008968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(timer[timer_id].htim, TIM_CHANNEL_2);
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	4a0d      	ldr	r2, [pc, #52]	; (80020c8 <TIMER_Start_All_Channels+0x54>)
 8002092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002096:	2104      	movs	r1, #4
 8002098:	4618      	mov	r0, r3
 800209a:	f006 fc65 	bl	8008968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(timer[timer_id].htim, TIM_CHANNEL_3);
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	4a09      	ldr	r2, [pc, #36]	; (80020c8 <TIMER_Start_All_Channels+0x54>)
 80020a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a6:	2108      	movs	r1, #8
 80020a8:	4618      	mov	r0, r3
 80020aa:	f006 fc5d 	bl	8008968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(timer[timer_id].htim, TIM_CHANNEL_4);
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <TIMER_Start_All_Channels+0x54>)
 80020b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b6:	210c      	movs	r1, #12
 80020b8:	4618      	mov	r0, r3
 80020ba:	f006 fc55 	bl	8008968 <HAL_TIM_PWM_Start>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	200000a0 	.word	0x200000a0

080020cc <TIMER_Stop_All_Channels>:
/*
 * @brief Stop all channels of a timer
 * @param timer_id id of the timer
 */
void TIMER_Stop_All_Channels(timer_e timer_id)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_PWM_Stop(timer[timer_id].htim, TIM_CHANNEL_1);
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	4a11      	ldr	r2, [pc, #68]	; (8002120 <TIMER_Stop_All_Channels+0x54>)
 80020da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f006 fd09 	bl	8008af8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(timer[timer_id].htim, TIM_CHANNEL_2);
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	4a0d      	ldr	r2, [pc, #52]	; (8002120 <TIMER_Stop_All_Channels+0x54>)
 80020ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ee:	2104      	movs	r1, #4
 80020f0:	4618      	mov	r0, r3
 80020f2:	f006 fd01 	bl	8008af8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(timer[timer_id].htim, TIM_CHANNEL_3);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	4a09      	ldr	r2, [pc, #36]	; (8002120 <TIMER_Stop_All_Channels+0x54>)
 80020fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fe:	2108      	movs	r1, #8
 8002100:	4618      	mov	r0, r3
 8002102:	f006 fcf9 	bl	8008af8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(timer[timer_id].htim, TIM_CHANNEL_4);
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	4a05      	ldr	r2, [pc, #20]	; (8002120 <TIMER_Stop_All_Channels+0x54>)
 800210a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210e:	210c      	movs	r1, #12
 8002110:	4618      	mov	r0, r3
 8002112:	f006 fcf1 	bl	8008af8 <HAL_TIM_PWM_Stop>
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200000a0 	.word	0x200000a0

08002124 <TIMER_Set_All_CCR>:
 * @brief Set new capture compare values
 * @param tiemr_id The timer to use
 * @param values The new values
 */
void TIMER_Set_All_CCR(timer_e timer_id, uint16_t * values)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	6039      	str	r1, [r7, #0]
 800212e:	71fb      	strb	r3, [r7, #7]
	timer[timer_id].htim->Instance->CCR1 = values[0];
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	8819      	ldrh	r1, [r3, #0]
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	4a15      	ldr	r2, [pc, #84]	; (800218c <TIMER_Set_All_CCR+0x68>)
 8002138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	460a      	mov	r2, r1
 8002140:	635a      	str	r2, [r3, #52]	; 0x34
	timer[timer_id].htim->Instance->CCR2 = values[1];
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	3302      	adds	r3, #2
 8002146:	8819      	ldrh	r1, [r3, #0]
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	4a10      	ldr	r2, [pc, #64]	; (800218c <TIMER_Set_All_CCR+0x68>)
 800214c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	460a      	mov	r2, r1
 8002154:	639a      	str	r2, [r3, #56]	; 0x38
	timer[timer_id].htim->Instance->CCR3 = values[2];
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	3304      	adds	r3, #4
 800215a:	8819      	ldrh	r1, [r3, #0]
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	4a0b      	ldr	r2, [pc, #44]	; (800218c <TIMER_Set_All_CCR+0x68>)
 8002160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	460a      	mov	r2, r1
 8002168:	63da      	str	r2, [r3, #60]	; 0x3c
	timer[timer_id].htim->Instance->CCR4 = values[3];
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	3306      	adds	r3, #6
 800216e:	8819      	ldrh	r1, [r3, #0]
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	4a06      	ldr	r2, [pc, #24]	; (800218c <TIMER_Set_All_CCR+0x68>)
 8002174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	460a      	mov	r2, r1
 800217c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	200000a0 	.word	0x200000a0

08002190 <UART_Idle_Line_Callback>:
/* -------------------------- Public callback functions -------------------------- */
/*
 * @brief Update the read index when the idle flag is raised
 */
void UART_Idle_Line_Callback(uart_e id)
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
	if(__HAL_UART_GET_FLAG(uart[id].huart, UART_FLAG_IDLE))
 800219a:	79fa      	ldrb	r2, [r7, #7]
 800219c:	4922      	ldr	r1, [pc, #136]	; (8002228 <UART_Idle_Line_Callback+0x98>)
 800219e:	4613      	mov	r3, r2
 80021a0:	01db      	lsls	r3, r3, #7
 80021a2:	4413      	add	r3, r2
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	440b      	add	r3, r1
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b10      	cmp	r3, #16
 80021b4:	d132      	bne.n	800221c <UART_Idle_Line_Callback+0x8c>
	{
		uart[id].index_write_rx = LEN_BUFFER - uart[id].huart->hdmarx->Instance->NDTR ;
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	491b      	ldr	r1, [pc, #108]	; (8002228 <UART_Idle_Line_Callback+0x98>)
 80021ba:	4613      	mov	r3, r2
 80021bc:	01db      	lsls	r3, r3, #7
 80021be:	4413      	add	r3, r2
 80021c0:	011b      	lsls	r3, r3, #4
 80021c2:	440b      	add	r3, r1
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80021d4:	b298      	uxth	r0, r3
 80021d6:	4914      	ldr	r1, [pc, #80]	; (8002228 <UART_Idle_Line_Callback+0x98>)
 80021d8:	4613      	mov	r3, r2
 80021da:	01db      	lsls	r3, r3, #7
 80021dc:	4413      	add	r3, r2
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	440b      	add	r3, r1
 80021e2:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 80021e6:	4602      	mov	r2, r0
 80021e8:	801a      	strh	r2, [r3, #0]
	  __HAL_UART_CLEAR_IDLEFLAG(uart[id].huart);
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	79fa      	ldrb	r2, [r7, #7]
 80021f0:	490d      	ldr	r1, [pc, #52]	; (8002228 <UART_Idle_Line_Callback+0x98>)
 80021f2:	4613      	mov	r3, r2
 80021f4:	01db      	lsls	r3, r3, #7
 80021f6:	4413      	add	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	440b      	add	r3, r1
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	79fa      	ldrb	r2, [r7, #7]
 8002206:	4908      	ldr	r1, [pc, #32]	; (8002228 <UART_Idle_Line_Callback+0x98>)
 8002208:	4613      	mov	r3, r2
 800220a:	01db      	lsls	r3, r3, #7
 800220c:	4413      	add	r3, r2
 800220e:	011b      	lsls	r3, r3, #4
 8002210:	440b      	add	r3, r1
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	68fb      	ldr	r3, [r7, #12]
	}
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	200003a8 	.word	0x200003a8

0800222c <UART_Transfer_Complete_Callback>:

/*
 * @brief Re start the dma transfer if there is data to send or reset the transmission state to idle
 */
void UART_Transfer_Complete_Callback(uart_e id)
{
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
	if(uart[id].index_write_tx != uart[id].index_read_tx)
 8002236:	79fa      	ldrb	r2, [r7, #7]
 8002238:	494d      	ldr	r1, [pc, #308]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800223a:	4613      	mov	r3, r2
 800223c:	01db      	lsls	r3, r3, #7
 800223e:	4413      	add	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	440b      	add	r3, r1
 8002244:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002248:	8819      	ldrh	r1, [r3, #0]
 800224a:	79fa      	ldrb	r2, [r7, #7]
 800224c:	4848      	ldr	r0, [pc, #288]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800224e:	4613      	mov	r3, r2
 8002250:	01db      	lsls	r3, r3, #7
 8002252:	4413      	add	r3, r2
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	4403      	add	r3, r0
 8002258:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	4299      	cmp	r1, r3
 8002260:	d077      	beq.n	8002352 <UART_Transfer_Complete_Callback+0x126>
	{
		uint16_t nb_bytes_to_read = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	81fb      	strh	r3, [r7, #14]
		if(uart[id].index_write_tx > uart[id].index_read_tx)
 8002266:	79fa      	ldrb	r2, [r7, #7]
 8002268:	4941      	ldr	r1, [pc, #260]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800226a:	4613      	mov	r3, r2
 800226c:	01db      	lsls	r3, r3, #7
 800226e:	4413      	add	r3, r2
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	440b      	add	r3, r1
 8002274:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002278:	8819      	ldrh	r1, [r3, #0]
 800227a:	79fa      	ldrb	r2, [r7, #7]
 800227c:	483c      	ldr	r0, [pc, #240]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800227e:	4613      	mov	r3, r2
 8002280:	01db      	lsls	r3, r3, #7
 8002282:	4413      	add	r3, r2
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	4403      	add	r3, r0
 8002288:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	4299      	cmp	r1, r3
 8002290:	d916      	bls.n	80022c0 <UART_Transfer_Complete_Callback+0x94>
		{
			nb_bytes_to_read = uart[id].index_write_tx - uart[id].index_read_tx;
 8002292:	79fa      	ldrb	r2, [r7, #7]
 8002294:	4936      	ldr	r1, [pc, #216]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 8002296:	4613      	mov	r3, r2
 8002298:	01db      	lsls	r3, r3, #7
 800229a:	4413      	add	r3, r2
 800229c:	011b      	lsls	r3, r3, #4
 800229e:	440b      	add	r3, r1
 80022a0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80022a4:	8819      	ldrh	r1, [r3, #0]
 80022a6:	79fa      	ldrb	r2, [r7, #7]
 80022a8:	4831      	ldr	r0, [pc, #196]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 80022aa:	4613      	mov	r3, r2
 80022ac:	01db      	lsls	r3, r3, #7
 80022ae:	4413      	add	r3, r2
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	4403      	add	r3, r0
 80022b4:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	1acb      	subs	r3, r1, r3
 80022bc:	81fb      	strh	r3, [r7, #14]
 80022be:	e00c      	b.n	80022da <UART_Transfer_Complete_Callback+0xae>
		}
		else
		{
			nb_bytes_to_read = LEN_BUFFER - uart[id].index_read_tx;
 80022c0:	79fa      	ldrb	r2, [r7, #7]
 80022c2:	492b      	ldr	r1, [pc, #172]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 80022c4:	4613      	mov	r3, r2
 80022c6:	01db      	lsls	r3, r3, #7
 80022c8:	4413      	add	r3, r2
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	440b      	add	r3, r1
 80022ce:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80022d8:	81fb      	strh	r3, [r7, #14]
		}
		HAL_UART_Transmit_DMA(uart[id].huart, &uart[id].buffer_tx[uart[id].index_read_tx], nb_bytes_to_read);
 80022da:	79fa      	ldrb	r2, [r7, #7]
 80022dc:	4924      	ldr	r1, [pc, #144]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 80022de:	4613      	mov	r3, r2
 80022e0:	01db      	lsls	r3, r3, #7
 80022e2:	4413      	add	r3, r2
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	440b      	add	r3, r1
 80022e8:	6818      	ldr	r0, [r3, #0]
 80022ea:	79fa      	ldrb	r2, [r7, #7]
 80022ec:	79f9      	ldrb	r1, [r7, #7]
 80022ee:	4c20      	ldr	r4, [pc, #128]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 80022f0:	460b      	mov	r3, r1
 80022f2:	01db      	lsls	r3, r3, #7
 80022f4:	440b      	add	r3, r1
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	4423      	add	r3, r4
 80022fa:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	4613      	mov	r3, r2
 8002304:	01db      	lsls	r3, r3, #7
 8002306:	4413      	add	r3, r2
 8002308:	011b      	lsls	r3, r3, #4
 800230a:	440b      	add	r3, r1
 800230c:	4a18      	ldr	r2, [pc, #96]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800230e:	4413      	add	r3, r2
 8002310:	3306      	adds	r3, #6
 8002312:	89fa      	ldrh	r2, [r7, #14]
 8002314:	4619      	mov	r1, r3
 8002316:	f007 f9c3 	bl	80096a0 <HAL_UART_Transmit_DMA>
		uart[id].index_read_tx = (uart[id].index_read_tx + nb_bytes_to_read) % LEN_BUFFER;
 800231a:	79fa      	ldrb	r2, [r7, #7]
 800231c:	4914      	ldr	r1, [pc, #80]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800231e:	4613      	mov	r3, r2
 8002320:	01db      	lsls	r3, r3, #7
 8002322:	4413      	add	r3, r2
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	440b      	add	r3, r1
 8002328:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800232c:	881a      	ldrh	r2, [r3, #0]
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	4413      	add	r3, r2
 8002332:	b29b      	uxth	r3, r3
 8002334:	79fa      	ldrb	r2, [r7, #7]
 8002336:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800233a:	b298      	uxth	r0, r3
 800233c:	490c      	ldr	r1, [pc, #48]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 800233e:	4613      	mov	r3, r2
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	4413      	add	r3, r2
 8002344:	011b      	lsls	r3, r3, #4
 8002346:	440b      	add	r3, r1
 8002348:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800234c:	4602      	mov	r2, r0
 800234e:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		uart[id].transmission_state = transmission_state_eIDLE;
	}
}
 8002350:	e009      	b.n	8002366 <UART_Transfer_Complete_Callback+0x13a>
		uart[id].transmission_state = transmission_state_eIDLE;
 8002352:	79fa      	ldrb	r2, [r7, #7]
 8002354:	4906      	ldr	r1, [pc, #24]	; (8002370 <UART_Transfer_Complete_Callback+0x144>)
 8002356:	4613      	mov	r3, r2
 8002358:	01db      	lsls	r3, r3, #7
 800235a:	4413      	add	r3, r2
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	440b      	add	r3, r1
 8002360:	3305      	adds	r3, #5
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
}
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bd90      	pop	{r4, r7, pc}
 800236e:	bf00      	nop
 8002370:	200003a8 	.word	0x200003a8

08002374 <UART_Availables>:
 * @brief Number of byte available in the RX buffer
 * @param id Id of the uart we are interested in
 * @return Number of bytes
 */
uint16_t UART_Availables(uart_e id)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
	return get_nb_bytes_available(id);
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	4618      	mov	r0, r3
 8002382:	f000 f955 	bl	8002630 <get_nb_bytes_available>
 8002386:	4603      	mov	r3, r0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <UART_Get>:
 * 		  Does nothing if there are no characters available
 * @param id Id of the uart
 * @param c Buffer to write the character into
 */
void UART_Get(uart_e id, uint8_t * c)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
	if(get_nb_bytes_available(id))
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 f946 	bl	8002630 <get_nb_bytes_available>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d035      	beq.n	8002416 <UART_Get+0x86>
	{
		*c = uart[id].buffer_rx[uart[id].index_read_rx];
 80023aa:	79fa      	ldrb	r2, [r7, #7]
 80023ac:	79f9      	ldrb	r1, [r7, #7]
 80023ae:	481c      	ldr	r0, [pc, #112]	; (8002420 <UART_Get+0x90>)
 80023b0:	460b      	mov	r3, r1
 80023b2:	01db      	lsls	r3, r3, #7
 80023b4:	440b      	add	r3, r1
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	4403      	add	r3, r0
 80023ba:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 80023be:	881b      	ldrh	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	4917      	ldr	r1, [pc, #92]	; (8002420 <UART_Get+0x90>)
 80023c4:	4613      	mov	r3, r2
 80023c6:	01db      	lsls	r3, r3, #7
 80023c8:	4413      	add	r3, r2
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	440b      	add	r3, r1
 80023ce:	4403      	add	r3, r0
 80023d0:	f203 430a 	addw	r3, r3, #1034	; 0x40a
 80023d4:	781a      	ldrb	r2, [r3, #0]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	701a      	strb	r2, [r3, #0]
		uart[id].index_read_rx = (uart[id].index_read_rx + 1) % LEN_BUFFER;
 80023da:	79fa      	ldrb	r2, [r7, #7]
 80023dc:	4910      	ldr	r1, [pc, #64]	; (8002420 <UART_Get+0x90>)
 80023de:	4613      	mov	r3, r2
 80023e0:	01db      	lsls	r3, r3, #7
 80023e2:	4413      	add	r3, r2
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	440b      	add	r3, r1
 80023e8:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	3301      	adds	r3, #1
 80023f0:	425a      	negs	r2, r3
 80023f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023f6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80023fa:	bf58      	it	pl
 80023fc:	4253      	negpl	r3, r2
 80023fe:	79fa      	ldrb	r2, [r7, #7]
 8002400:	b298      	uxth	r0, r3
 8002402:	4907      	ldr	r1, [pc, #28]	; (8002420 <UART_Get+0x90>)
 8002404:	4613      	mov	r3, r2
 8002406:	01db      	lsls	r3, r3, #7
 8002408:	4413      	add	r3, r2
 800240a:	011b      	lsls	r3, r3, #4
 800240c:	440b      	add	r3, r1
 800240e:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 8002412:	4602      	mov	r2, r0
 8002414:	801a      	strh	r2, [r3, #0]
	}
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200003a8 	.word	0x200003a8

08002424 <UART_Init>:

/*
 * @brief Initialize every uarts and start dma reception
 */
void UART_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
	/* Link  huarts to the right uarts structures */
	uart[uart_e1].huart = &huart1;
 800242a:	4b23      	ldr	r3, [pc, #140]	; (80024b8 <UART_Init+0x94>)
 800242c:	4a23      	ldr	r2, [pc, #140]	; (80024bc <UART_Init+0x98>)
 800242e:	601a      	str	r2, [r3, #0]
	uart[uart_e3].huart = &huart3;
 8002430:	4b21      	ldr	r3, [pc, #132]	; (80024b8 <UART_Init+0x94>)
 8002432:	4a23      	ldr	r2, [pc, #140]	; (80024c0 <UART_Init+0x9c>)
 8002434:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
	uart[uart_e4].huart = &huart4;
 8002438:	4b1f      	ldr	r3, [pc, #124]	; (80024b8 <UART_Init+0x94>)
 800243a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800243e:	4a21      	ldr	r2, [pc, #132]	; (80024c4 <UART_Init+0xa0>)
 8002440:	601a      	str	r2, [r3, #0]

	/* Initialization */
	for(uint8_t u = 0; u < uart_eCOUNT; u ++)
 8002442:	2300      	movs	r3, #0
 8002444:	71fb      	strb	r3, [r7, #7]
 8002446:	e02f      	b.n	80024a8 <UART_Init+0x84>
	{
		__HAL_UART_ENABLE_IT(uart[u].huart, UART_IT_IDLE);
 8002448:	79fa      	ldrb	r2, [r7, #7]
 800244a:	491b      	ldr	r1, [pc, #108]	; (80024b8 <UART_Init+0x94>)
 800244c:	4613      	mov	r3, r2
 800244e:	01db      	lsls	r3, r3, #7
 8002450:	4413      	add	r3, r2
 8002452:	011b      	lsls	r3, r3, #4
 8002454:	440b      	add	r3, r1
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68d9      	ldr	r1, [r3, #12]
 800245c:	79fa      	ldrb	r2, [r7, #7]
 800245e:	4816      	ldr	r0, [pc, #88]	; (80024b8 <UART_Init+0x94>)
 8002460:	4613      	mov	r3, r2
 8002462:	01db      	lsls	r3, r3, #7
 8002464:	4413      	add	r3, r2
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	4403      	add	r3, r0
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f041 0210 	orr.w	r2, r1, #16
 8002472:	60da      	str	r2, [r3, #12]
		HAL_UART_Receive_DMA(uart[u].huart, uart[u].buffer_rx, LEN_BUFFER);
 8002474:	79fa      	ldrb	r2, [r7, #7]
 8002476:	4910      	ldr	r1, [pc, #64]	; (80024b8 <UART_Init+0x94>)
 8002478:	4613      	mov	r3, r2
 800247a:	01db      	lsls	r3, r3, #7
 800247c:	4413      	add	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	440b      	add	r3, r1
 8002482:	6818      	ldr	r0, [r3, #0]
 8002484:	79fa      	ldrb	r2, [r7, #7]
 8002486:	4613      	mov	r3, r2
 8002488:	01db      	lsls	r3, r3, #7
 800248a:	4413      	add	r3, r2
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8002492:	4a09      	ldr	r2, [pc, #36]	; (80024b8 <UART_Init+0x94>)
 8002494:	4413      	add	r3, r2
 8002496:	3302      	adds	r3, #2
 8002498:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800249c:	4619      	mov	r1, r3
 800249e:	f007 f97d 	bl	800979c <HAL_UART_Receive_DMA>
	for(uint8_t u = 0; u < uart_eCOUNT; u ++)
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	3301      	adds	r3, #1
 80024a6:	71fb      	strb	r3, [r7, #7]
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d9cc      	bls.n	8002448 <UART_Init+0x24>
	}
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	200003a8 	.word	0x200003a8
 80024bc:	200023e4 	.word	0x200023e4
 80024c0:	20002280 	.word	0x20002280
 80024c4:	20002428 	.word	0x20002428

080024c8 <UART_Transmit>:
 * @param id Id of the uart to use
 * @param data Array with the data
 * @param len Length of the data array
 */
void UART_Transmit(uart_e id, uint8_t * data, uint16_t len)
{
 80024c8:	b590      	push	{r4, r7, lr}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	6039      	str	r1, [r7, #0]
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	4613      	mov	r3, r2
 80024d6:	80bb      	strh	r3, [r7, #4]
	for(uint16_t c = 0; c < len; c ++)
 80024d8:	2300      	movs	r3, #0
 80024da:	81fb      	strh	r3, [r7, #14]
 80024dc:	e020      	b.n	8002520 <UART_Transmit+0x58>
	{
		uart[id].buffer_tx[(uart[id].index_write_tx + c) % LEN_BUFFER] = data[c];
 80024de:	89fb      	ldrh	r3, [r7, #14]
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	18d0      	adds	r0, r2, r3
 80024e4:	79fa      	ldrb	r2, [r7, #7]
 80024e6:	79f9      	ldrb	r1, [r7, #7]
 80024e8:	4c50      	ldr	r4, [pc, #320]	; (800262c <UART_Transmit+0x164>)
 80024ea:	460b      	mov	r3, r1
 80024ec:	01db      	lsls	r3, r3, #7
 80024ee:	440b      	add	r3, r1
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	4423      	add	r3, r4
 80024f4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80024f8:	8819      	ldrh	r1, [r3, #0]
 80024fa:	89fb      	ldrh	r3, [r7, #14]
 80024fc:	440b      	add	r3, r1
 80024fe:	b29b      	uxth	r3, r3
 8002500:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8002504:	7804      	ldrb	r4, [r0, #0]
 8002506:	4849      	ldr	r0, [pc, #292]	; (800262c <UART_Transmit+0x164>)
 8002508:	4613      	mov	r3, r2
 800250a:	01db      	lsls	r3, r3, #7
 800250c:	4413      	add	r3, r2
 800250e:	011b      	lsls	r3, r3, #4
 8002510:	4403      	add	r3, r0
 8002512:	440b      	add	r3, r1
 8002514:	3306      	adds	r3, #6
 8002516:	4622      	mov	r2, r4
 8002518:	701a      	strb	r2, [r3, #0]
	for(uint16_t c = 0; c < len; c ++)
 800251a:	89fb      	ldrh	r3, [r7, #14]
 800251c:	3301      	adds	r3, #1
 800251e:	81fb      	strh	r3, [r7, #14]
 8002520:	89fa      	ldrh	r2, [r7, #14]
 8002522:	88bb      	ldrh	r3, [r7, #4]
 8002524:	429a      	cmp	r2, r3
 8002526:	d3da      	bcc.n	80024de <UART_Transmit+0x16>
	}
	uart[id].index_write_tx = (uart[id].index_write_tx + len) % LEN_BUFFER;
 8002528:	79fa      	ldrb	r2, [r7, #7]
 800252a:	4940      	ldr	r1, [pc, #256]	; (800262c <UART_Transmit+0x164>)
 800252c:	4613      	mov	r3, r2
 800252e:	01db      	lsls	r3, r3, #7
 8002530:	4413      	add	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	440b      	add	r3, r1
 8002536:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800253a:	881a      	ldrh	r2, [r3, #0]
 800253c:	88bb      	ldrh	r3, [r7, #4]
 800253e:	4413      	add	r3, r2
 8002540:	b29b      	uxth	r3, r3
 8002542:	79fa      	ldrb	r2, [r7, #7]
 8002544:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002548:	b298      	uxth	r0, r3
 800254a:	4938      	ldr	r1, [pc, #224]	; (800262c <UART_Transmit+0x164>)
 800254c:	4613      	mov	r3, r2
 800254e:	01db      	lsls	r3, r3, #7
 8002550:	4413      	add	r3, r2
 8002552:	011b      	lsls	r3, r3, #4
 8002554:	440b      	add	r3, r1
 8002556:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800255a:	4602      	mov	r2, r0
 800255c:	801a      	strh	r2, [r3, #0]
	if(uart[id].transmission_state == transmission_state_eIDLE)
 800255e:	79fa      	ldrb	r2, [r7, #7]
 8002560:	4932      	ldr	r1, [pc, #200]	; (800262c <UART_Transmit+0x164>)
 8002562:	4613      	mov	r3, r2
 8002564:	01db      	lsls	r3, r3, #7
 8002566:	4413      	add	r3, r2
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	440b      	add	r3, r1
 800256c:	3305      	adds	r3, #5
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d157      	bne.n	8002624 <UART_Transmit+0x15c>
	{
		uart[id].transmission_state = transmission_state_eIN_PROGRESS;
 8002574:	79fa      	ldrb	r2, [r7, #7]
 8002576:	492d      	ldr	r1, [pc, #180]	; (800262c <UART_Transmit+0x164>)
 8002578:	4613      	mov	r3, r2
 800257a:	01db      	lsls	r3, r3, #7
 800257c:	4413      	add	r3, r2
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	440b      	add	r3, r1
 8002582:	3305      	adds	r3, #5
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
		uint16_t nb_bytes_before_end_of_buffer = LEN_BUFFER - uart[id].index_read_tx;
 8002588:	79fa      	ldrb	r2, [r7, #7]
 800258a:	4928      	ldr	r1, [pc, #160]	; (800262c <UART_Transmit+0x164>)
 800258c:	4613      	mov	r3, r2
 800258e:	01db      	lsls	r3, r3, #7
 8002590:	4413      	add	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	440b      	add	r3, r1
 8002596:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80025a0:	81bb      	strh	r3, [r7, #12]
		len = MIN(len, nb_bytes_before_end_of_buffer);
 80025a2:	88ba      	ldrh	r2, [r7, #4]
 80025a4:	89bb      	ldrh	r3, [r7, #12]
 80025a6:	4293      	cmp	r3, r2
 80025a8:	bf28      	it	cs
 80025aa:	4613      	movcs	r3, r2
 80025ac:	80bb      	strh	r3, [r7, #4]
		HAL_UART_Transmit_DMA(uart[id].huart, &uart[id].buffer_tx[uart[id].index_read_tx], len);
 80025ae:	79fa      	ldrb	r2, [r7, #7]
 80025b0:	491e      	ldr	r1, [pc, #120]	; (800262c <UART_Transmit+0x164>)
 80025b2:	4613      	mov	r3, r2
 80025b4:	01db      	lsls	r3, r3, #7
 80025b6:	4413      	add	r3, r2
 80025b8:	011b      	lsls	r3, r3, #4
 80025ba:	440b      	add	r3, r1
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	79fa      	ldrb	r2, [r7, #7]
 80025c0:	79f9      	ldrb	r1, [r7, #7]
 80025c2:	4c1a      	ldr	r4, [pc, #104]	; (800262c <UART_Transmit+0x164>)
 80025c4:	460b      	mov	r3, r1
 80025c6:	01db      	lsls	r3, r3, #7
 80025c8:	440b      	add	r3, r1
 80025ca:	011b      	lsls	r3, r3, #4
 80025cc:	4423      	add	r3, r4
 80025ce:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	4619      	mov	r1, r3
 80025d6:	4613      	mov	r3, r2
 80025d8:	01db      	lsls	r3, r3, #7
 80025da:	4413      	add	r3, r2
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	440b      	add	r3, r1
 80025e0:	4a12      	ldr	r2, [pc, #72]	; (800262c <UART_Transmit+0x164>)
 80025e2:	4413      	add	r3, r2
 80025e4:	3306      	adds	r3, #6
 80025e6:	88ba      	ldrh	r2, [r7, #4]
 80025e8:	4619      	mov	r1, r3
 80025ea:	f007 f859 	bl	80096a0 <HAL_UART_Transmit_DMA>
		uart[id].index_read_tx = (uart[id].index_read_tx + len) % LEN_BUFFER;
 80025ee:	79fa      	ldrb	r2, [r7, #7]
 80025f0:	490e      	ldr	r1, [pc, #56]	; (800262c <UART_Transmit+0x164>)
 80025f2:	4613      	mov	r3, r2
 80025f4:	01db      	lsls	r3, r3, #7
 80025f6:	4413      	add	r3, r2
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	440b      	add	r3, r1
 80025fc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8002600:	881a      	ldrh	r2, [r3, #0]
 8002602:	88bb      	ldrh	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	b29b      	uxth	r3, r3
 8002608:	79fa      	ldrb	r2, [r7, #7]
 800260a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800260e:	b298      	uxth	r0, r3
 8002610:	4906      	ldr	r1, [pc, #24]	; (800262c <UART_Transmit+0x164>)
 8002612:	4613      	mov	r3, r2
 8002614:	01db      	lsls	r3, r3, #7
 8002616:	4413      	add	r3, r2
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	440b      	add	r3, r1
 800261c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8002620:	4602      	mov	r2, r0
 8002622:	801a      	strh	r2, [r3, #0]
	}
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bd90      	pop	{r4, r7, pc}
 800262c:	200003a8 	.word	0x200003a8

08002630 <get_nb_bytes_available>:
 * @brief Compute the numbers of byte available in the buffer
 * @param id Id of the uart
 * @return nb of bytes available
 */
uint16_t get_nb_bytes_available(uart_e id)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
	uint16_t nb = 0 ;
 800263a:	2300      	movs	r3, #0
 800263c:	81fb      	strh	r3, [r7, #14]
	if(uart[id].index_write_rx > uart[id].index_read_rx)
 800263e:	79fa      	ldrb	r2, [r7, #7]
 8002640:	4932      	ldr	r1, [pc, #200]	; (800270c <get_nb_bytes_available+0xdc>)
 8002642:	4613      	mov	r3, r2
 8002644:	01db      	lsls	r3, r3, #7
 8002646:	4413      	add	r3, r2
 8002648:	011b      	lsls	r3, r3, #4
 800264a:	440b      	add	r3, r1
 800264c:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	b299      	uxth	r1, r3
 8002654:	79fa      	ldrb	r2, [r7, #7]
 8002656:	482d      	ldr	r0, [pc, #180]	; (800270c <get_nb_bytes_available+0xdc>)
 8002658:	4613      	mov	r3, r2
 800265a:	01db      	lsls	r3, r3, #7
 800265c:	4413      	add	r3, r2
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	4403      	add	r3, r0
 8002662:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	4299      	cmp	r1, r3
 800266a:	d917      	bls.n	800269c <get_nb_bytes_available+0x6c>
	{
		nb = uart[id].index_write_rx - uart[id].index_read_rx ;
 800266c:	79fa      	ldrb	r2, [r7, #7]
 800266e:	4927      	ldr	r1, [pc, #156]	; (800270c <get_nb_bytes_available+0xdc>)
 8002670:	4613      	mov	r3, r2
 8002672:	01db      	lsls	r3, r3, #7
 8002674:	4413      	add	r3, r2
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	440b      	add	r3, r1
 800267a:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	b299      	uxth	r1, r3
 8002682:	79fa      	ldrb	r2, [r7, #7]
 8002684:	4821      	ldr	r0, [pc, #132]	; (800270c <get_nb_bytes_available+0xdc>)
 8002686:	4613      	mov	r3, r2
 8002688:	01db      	lsls	r3, r3, #7
 800268a:	4413      	add	r3, r2
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	4403      	add	r3, r0
 8002690:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	1acb      	subs	r3, r1, r3
 8002698:	81fb      	strh	r3, [r7, #14]
 800269a:	e030      	b.n	80026fe <get_nb_bytes_available+0xce>
	}
	else if(uart[id].index_write_rx < uart[id].index_read_rx)
 800269c:	79fa      	ldrb	r2, [r7, #7]
 800269e:	491b      	ldr	r1, [pc, #108]	; (800270c <get_nb_bytes_available+0xdc>)
 80026a0:	4613      	mov	r3, r2
 80026a2:	01db      	lsls	r3, r3, #7
 80026a4:	4413      	add	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	440b      	add	r3, r1
 80026aa:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 80026ae:	881b      	ldrh	r3, [r3, #0]
 80026b0:	b299      	uxth	r1, r3
 80026b2:	79fa      	ldrb	r2, [r7, #7]
 80026b4:	4815      	ldr	r0, [pc, #84]	; (800270c <get_nb_bytes_available+0xdc>)
 80026b6:	4613      	mov	r3, r2
 80026b8:	01db      	lsls	r3, r3, #7
 80026ba:	4413      	add	r3, r2
 80026bc:	011b      	lsls	r3, r3, #4
 80026be:	4403      	add	r3, r0
 80026c0:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	4299      	cmp	r1, r3
 80026c8:	d219      	bcs.n	80026fe <get_nb_bytes_available+0xce>
	{
		nb = LEN_BUFFER - uart[id].index_read_rx + uart[id].index_write_rx ;
 80026ca:	79fa      	ldrb	r2, [r7, #7]
 80026cc:	490f      	ldr	r1, [pc, #60]	; (800270c <get_nb_bytes_available+0xdc>)
 80026ce:	4613      	mov	r3, r2
 80026d0:	01db      	lsls	r3, r3, #7
 80026d2:	4413      	add	r3, r2
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	440b      	add	r3, r1
 80026d8:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	b299      	uxth	r1, r3
 80026e0:	79fa      	ldrb	r2, [r7, #7]
 80026e2:	480a      	ldr	r0, [pc, #40]	; (800270c <get_nb_bytes_available+0xdc>)
 80026e4:	4613      	mov	r3, r2
 80026e6:	01db      	lsls	r3, r3, #7
 80026e8:	4413      	add	r3, r2
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	4403      	add	r3, r0
 80026ee:	f603 030c 	addw	r3, r3, #2060	; 0x80c
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	1acb      	subs	r3, r1, r3
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026fc:	81fb      	strh	r3, [r7, #14]
	}
	return nb;
 80026fe:	89fb      	ldrh	r3, [r7, #14]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	200003a8 	.word	0x200003a8

08002710 <IBUS_Init>:
#define NB_BYTE_MAX_PER_PROCESS		50

static ibus_t ibus = { 0 };

void IBUS_Init(uint16_t * channels)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
	ibus.channels = channels;
 8002718:	4a04      	ldr	r2, [pc, #16]	; (800272c <IBUS_Init+0x1c>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6013      	str	r3, [r2, #0]
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20001bd8 	.word	0x20001bd8

08002730 <IBUS_Process>:
/*
 * @brief Check for new data on the uart and update channels array
 * @return True when a new have been successfully read
 */
bool_e IBUS_Process(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
	uint16_t nb_to_read = UART_Availables(UART_IBUS);
 8002736:	2001      	movs	r0, #1
 8002738:	f7ff fe1c 	bl	8002374 <UART_Availables>
 800273c:	4603      	mov	r3, r0
 800273e:	81fb      	strh	r3, [r7, #14]
	if(!nb_to_read)
 8002740:	89fb      	ldrh	r3, [r7, #14]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <IBUS_Process+0x1a>
	{
		return FALSE;
 8002746:	2300      	movs	r3, #0
 8002748:	e092      	b.n	8002870 <IBUS_Process+0x140>
	}
	nb_to_read = MIN(nb_to_read, NB_BYTE_MAX_PER_PROCESS);
 800274a:	89fb      	ldrh	r3, [r7, #14]
 800274c:	2b32      	cmp	r3, #50	; 0x32
 800274e:	bf28      	it	cs
 8002750:	2332      	movcs	r3, #50	; 0x32
 8002752:	81fb      	strh	r3, [r7, #14]
	bool_e to_return = FALSE;
 8002754:	2300      	movs	r3, #0
 8002756:	737b      	strb	r3, [r7, #13]
	uint8_t c = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	70fb      	strb	r3, [r7, #3]
	while(nb_to_read)
 800275c:	e083      	b.n	8002866 <IBUS_Process+0x136>
	{
		UART_Get(UART_IBUS, &c);
 800275e:	1cfb      	adds	r3, r7, #3
 8002760:	4619      	mov	r1, r3
 8002762:	2001      	movs	r0, #1
 8002764:	f7ff fe14 	bl	8002390 <UART_Get>
		switch(ibus.state)
 8002768:	4b43      	ldr	r3, [pc, #268]	; (8002878 <IBUS_Process+0x148>)
 800276a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800276e:	2b02      	cmp	r3, #2
 8002770:	d027      	beq.n	80027c2 <IBUS_Process+0x92>
 8002772:	2b02      	cmp	r3, #2
 8002774:	dc74      	bgt.n	8002860 <IBUS_Process+0x130>
 8002776:	2b00      	cmp	r3, #0
 8002778:	d002      	beq.n	8002780 <IBUS_Process+0x50>
 800277a:	2b01      	cmp	r3, #1
 800277c:	d00b      	beq.n	8002796 <IBUS_Process+0x66>
 800277e:	e06f      	b.n	8002860 <IBUS_Process+0x130>
		{
			case STATE_IBUS_LENGTH :
				if(c == 0x20)
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	2b20      	cmp	r3, #32
 8002784:	d167      	bne.n	8002856 <IBUS_Process+0x126>
				{
					ibus.state = STATE_IBUS_COMMAND ;
 8002786:	4b3c      	ldr	r3, [pc, #240]	; (8002878 <IBUS_Process+0x148>)
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
					ibus.buffer[0] = c ;
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	4b39      	ldr	r3, [pc, #228]	; (8002878 <IBUS_Process+0x148>)
 8002792:	711a      	strb	r2, [r3, #4]
				}
				break;
 8002794:	e05f      	b.n	8002856 <IBUS_Process+0x126>
			case STATE_IBUS_COMMAND :
				if(c == 0x40)
 8002796:	78fb      	ldrb	r3, [r7, #3]
 8002798:	2b40      	cmp	r3, #64	; 0x40
 800279a:	d10a      	bne.n	80027b2 <IBUS_Process+0x82>
				{
					ibus.state = STATE_IBUS_CHANNELS ;
 800279c:	4b36      	ldr	r3, [pc, #216]	; (8002878 <IBUS_Process+0x148>)
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
					ibus.buffer[1] = c ;
 80027a4:	78fa      	ldrb	r2, [r7, #3]
 80027a6:	4b34      	ldr	r3, [pc, #208]	; (8002878 <IBUS_Process+0x148>)
 80027a8:	715a      	strb	r2, [r3, #5]
					ibus.compteur = 2 ;
 80027aa:	4b33      	ldr	r3, [pc, #204]	; (8002878 <IBUS_Process+0x148>)
 80027ac:	2202      	movs	r2, #2
 80027ae:	849a      	strh	r2, [r3, #36]	; 0x24
				}
				else if(c != 0x20)
				{
					ibus.state = STATE_IBUS_LENGTH ;
				}
				break ;
 80027b0:	e053      	b.n	800285a <IBUS_Process+0x12a>
				else if(c != 0x20)
 80027b2:	78fb      	ldrb	r3, [r7, #3]
 80027b4:	2b20      	cmp	r3, #32
 80027b6:	d050      	beq.n	800285a <IBUS_Process+0x12a>
					ibus.state = STATE_IBUS_LENGTH ;
 80027b8:	4b2f      	ldr	r3, [pc, #188]	; (8002878 <IBUS_Process+0x148>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				break ;
 80027c0:	e04b      	b.n	800285a <IBUS_Process+0x12a>

			case STATE_IBUS_CHANNELS :
				ibus.buffer[ibus.compteur++] = c ;
 80027c2:	4b2d      	ldr	r3, [pc, #180]	; (8002878 <IBUS_Process+0x148>)
 80027c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80027c6:	1c5a      	adds	r2, r3, #1
 80027c8:	b291      	uxth	r1, r2
 80027ca:	4a2b      	ldr	r2, [pc, #172]	; (8002878 <IBUS_Process+0x148>)
 80027cc:	8491      	strh	r1, [r2, #36]	; 0x24
 80027ce:	4619      	mov	r1, r3
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <IBUS_Process+0x148>)
 80027d4:	440b      	add	r3, r1
 80027d6:	711a      	strb	r2, [r3, #4]
				if(ibus.compteur == 32)
 80027d8:	4b27      	ldr	r3, [pc, #156]	; (8002878 <IBUS_Process+0x148>)
 80027da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80027dc:	2b20      	cmp	r3, #32
 80027de:	d13e      	bne.n	800285e <IBUS_Process+0x12e>
				{
					uint32_t cs = (uint32_t)(ibus.buffer[30] | (ibus.buffer[31] << 8)) ;
 80027e0:	4b25      	ldr	r3, [pc, #148]	; (8002878 <IBUS_Process+0x148>)
 80027e2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80027e6:	461a      	mov	r2, r3
 80027e8:	4b23      	ldr	r3, [pc, #140]	; (8002878 <IBUS_Process+0x148>)
 80027ea:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80027ee:	021b      	lsls	r3, r3, #8
 80027f0:	4313      	orrs	r3, r2
 80027f2:	607b      	str	r3, [r7, #4]
					if(0xFFFF - check_sum_f(ibus.buffer)== cs)
 80027f4:	4821      	ldr	r0, [pc, #132]	; (800287c <IBUS_Process+0x14c>)
 80027f6:	f000 f843 	bl	8002880 <check_sum_f>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002800:	33ff      	adds	r3, #255	; 0xff
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	429a      	cmp	r2, r3
 8002806:	d121      	bne.n	800284c <IBUS_Process+0x11c>
					{
						for(uint32_t radio = 0; radio < 28; radio +=2)
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	e019      	b.n	8002842 <IBUS_Process+0x112>
						{
							ibus.channels[radio / 2] = (int32_t)(ibus.buffer[radio+2] | (ibus.buffer[radio + 3] << 8));
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	3302      	adds	r3, #2
 8002812:	4a19      	ldr	r2, [pc, #100]	; (8002878 <IBUS_Process+0x148>)
 8002814:	4413      	add	r3, r2
 8002816:	791b      	ldrb	r3, [r3, #4]
 8002818:	b21a      	sxth	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	3303      	adds	r3, #3
 800281e:	4916      	ldr	r1, [pc, #88]	; (8002878 <IBUS_Process+0x148>)
 8002820:	440b      	add	r3, r1
 8002822:	791b      	ldrb	r3, [r3, #4]
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	b21b      	sxth	r3, r3
 8002828:	4313      	orrs	r3, r2
 800282a:	b219      	sxth	r1, r3
 800282c:	4b12      	ldr	r3, [pc, #72]	; (8002878 <IBUS_Process+0x148>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	4413      	add	r3, r2
 8002838:	b28a      	uxth	r2, r1
 800283a:	801a      	strh	r2, [r3, #0]
						for(uint32_t radio = 0; radio < 28; radio +=2)
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	3302      	adds	r3, #2
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b1b      	cmp	r3, #27
 8002846:	d9e2      	bls.n	800280e <IBUS_Process+0xde>
						}
						to_return = TRUE;
 8002848:	2301      	movs	r3, #1
 800284a:	737b      	strb	r3, [r7, #13]
					}
					ibus.state = STATE_IBUS_LENGTH ;
 800284c:	4b0a      	ldr	r3, [pc, #40]	; (8002878 <IBUS_Process+0x148>)
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				}
				break;
 8002854:	e003      	b.n	800285e <IBUS_Process+0x12e>
				break;
 8002856:	bf00      	nop
 8002858:	e002      	b.n	8002860 <IBUS_Process+0x130>
				break ;
 800285a:	bf00      	nop
 800285c:	e000      	b.n	8002860 <IBUS_Process+0x130>
				break;
 800285e:	bf00      	nop
		}
		nb_to_read --;
 8002860:	89fb      	ldrh	r3, [r7, #14]
 8002862:	3b01      	subs	r3, #1
 8002864:	81fb      	strh	r3, [r7, #14]
	while(nb_to_read)
 8002866:	89fb      	ldrh	r3, [r7, #14]
 8002868:	2b00      	cmp	r3, #0
 800286a:	f47f af78 	bne.w	800275e <IBUS_Process+0x2e>
	}

	return to_return;
 800286e:	7b7b      	ldrb	r3, [r7, #13]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	20001bd8 	.word	0x20001bd8
 800287c:	20001bdc 	.word	0x20001bdc

08002880 <check_sum_f>:

uint32_t check_sum_f(uint8_t * buffer)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	uint32_t sum = 0 ;
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 800288c:	2300      	movs	r3, #0
 800288e:	72fb      	strb	r3, [r7, #11]
 8002890:	e00a      	b.n	80028a8 <check_sum_f+0x28>
		sum += (uint32_t)buffer[b];
 8002892:	7afb      	ldrb	r3, [r7, #11]
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	4413      	add	r3, r2
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4413      	add	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 80028a2:	7afb      	ldrb	r3, [r7, #11]
 80028a4:	3301      	adds	r3, #1
 80028a6:	72fb      	strb	r3, [r7, #11]
 80028a8:	7afb      	ldrb	r3, [r7, #11]
 80028aa:	2b1d      	cmp	r3, #29
 80028ac:	d9f1      	bls.n	8002892 <check_sum_f+0x12>
	return sum ;
 80028ae:	68fb      	ldr	r3, [r7, #12]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <RADIO_Process_Init>:
#define TIMEOUT_RADIO_MS	50

static radio_t radio = { 0 };

void RADIO_Process_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
#if USE_IBUS
	IBUS_Init(radio.channels);
 80028c0:	4802      	ldr	r0, [pc, #8]	; (80028cc <RADIO_Process_Init+0x10>)
 80028c2:	f7ff ff25 	bl	8002710 <IBUS_Init>
#endif
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20001c04 	.word	0x20001c04

080028d0 <RADIO_Process_Main>:

void RADIO_Process_Main(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0

#if USE_IBUS
	if(IBUS_Process())
 80028d4:	f7ff ff2c 	bl	8002730 <IBUS_Process>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d009      	beq.n	80028f2 <RADIO_Process_Main+0x22>
	{
		radio.next_update = HAL_GetTick() + TIMEOUT_RADIO_MS;
 80028de:	f001 fbe5 	bl	80040ac <HAL_GetTick>
 80028e2:	4603      	mov	r3, r0
 80028e4:	3332      	adds	r3, #50	; 0x32
 80028e6:	4a09      	ldr	r2, [pc, #36]	; (800290c <RADIO_Process_Main+0x3c>)
 80028e8:	6213      	str	r3, [r2, #32]
		radio.state = radio_state_eOK;
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <RADIO_Process_Main+0x3c>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	771a      	strb	r2, [r3, #28]
	else if(HAL_GetTick() > radio.next_update)
	{
		radio.state = radio_state_eTIMEOUT;
	}
#endif
}
 80028f0:	e009      	b.n	8002906 <RADIO_Process_Main+0x36>
	else if(HAL_GetTick() > radio.next_update)
 80028f2:	f001 fbdb 	bl	80040ac <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <RADIO_Process_Main+0x3c>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d902      	bls.n	8002906 <RADIO_Process_Main+0x36>
		radio.state = radio_state_eTIMEOUT;
 8002900:	4b02      	ldr	r3, [pc, #8]	; (800290c <RADIO_Process_Main+0x3c>)
 8002902:	2201      	movs	r2, #1
 8002904:	771a      	strb	r2, [r3, #28]
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20001c04 	.word	0x20001c04

08002910 <RADIO_Get_State>:

radio_state_e RADIO_Get_State(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
	return radio.state;
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <RADIO_Get_State+0x14>)
 8002916:	7f1b      	ldrb	r3, [r3, #28]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	20001c04 	.word	0x20001c04

08002928 <RADIO_Get_Channel>:

uint16_t * RADIO_Get_Channel(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
	return radio.channels;
 800292c:	4b02      	ldr	r3, [pc, #8]	; (8002938 <RADIO_Get_Channel+0x10>)
}
 800292e:	4618      	mov	r0, r3
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	20001c04 	.word	0x20001c04

0800293c <MPU_Init>:
/*
 * @brief Wake up the MPU6000
 *		  Configure the Gyroscope and the Accelerometer
 */
void MPU_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af02      	add	r7, sp, #8
	/* Set the Gyroscope and Accelerometer data buffer */
	mpu.gyro_data = &mpu.data[8];
 8002942:	4b59      	ldr	r3, [pc, #356]	; (8002aa8 <MPU_Init+0x16c>)
 8002944:	4a59      	ldr	r2, [pc, #356]	; (8002aac <MPU_Init+0x170>)
 8002946:	611a      	str	r2, [r3, #16]
	mpu.acc_data = &mpu.data[0];
 8002948:	4b57      	ldr	r3, [pc, #348]	; (8002aa8 <MPU_Init+0x16c>)
 800294a:	4a59      	ldr	r2, [pc, #356]	; (8002ab0 <MPU_Init+0x174>)
 800294c:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Disable I2C */
	SPI_Transmit(SPI_MPU, CS_MPU, mpu_disable_i2c, 2);
	HAL_Delay(150);
#else
	/* Check is the mpu responds */
	if(I2C_Is_Device_Ready(I2C_MPU, MPU6050_I2C_ADDR))
 800294e:	21d0      	movs	r1, #208	; 0xd0
 8002950:	2000      	movs	r0, #0
 8002952:	f7ff fb75 	bl	8002040 <I2C_Is_Device_Ready>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <MPU_Init+0x28>
	{
		mpu.state = mpu_state_eERROR;
 800295c:	4b52      	ldr	r3, [pc, #328]	; (8002aa8 <MPU_Init+0x16c>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	e09d      	b.n	8002aa0 <MPU_Init+0x164>
		return;
	}
	/* Power up the mpu an wait for it to start */
	HAL_GPIO_WritePin(MPU_POWER_GPIO_Port, MPU_POWER_Pin, GPIO_PIN_SET);
 8002964:	2201      	movs	r2, #1
 8002966:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800296a:	4852      	ldr	r0, [pc, #328]	; (8002ab4 <MPU_Init+0x178>)
 800296c:	f002 fa98 	bl	8004ea0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8002970:	20c8      	movs	r0, #200	; 0xc8
 8002972:	f001 fba7 	bl	80040c4 <HAL_Delay>
	/* Wake up the mpu */
	uint8_t wakeup_data = 0x80;
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	71fb      	strb	r3, [r7, #7]
	I2C_Mem_Write(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_PWR_MGMT_1, &wakeup_data, 1);
 800297a:	1dfb      	adds	r3, r7, #7
 800297c:	2201      	movs	r2, #1
 800297e:	9200      	str	r2, [sp, #0]
 8002980:	226b      	movs	r2, #107	; 0x6b
 8002982:	21d0      	movs	r1, #208	; 0xd0
 8002984:	2000      	movs	r0, #0
 8002986:	f7ff faf1 	bl	8001f6c <I2C_Mem_Write>
	HAL_Delay(15);
 800298a:	200f      	movs	r0, #15
 800298c:	f001 fb9a 	bl	80040c4 <HAL_Delay>
	/* Select the clock */
	uint8_t clock_select = 0x03;
 8002990:	2303      	movs	r3, #3
 8002992:	71bb      	strb	r3, [r7, #6]
	I2C_Mem_Write(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_PWR_MGMT_1, &clock_select, 1);
 8002994:	1dbb      	adds	r3, r7, #6
 8002996:	2201      	movs	r2, #1
 8002998:	9200      	str	r2, [sp, #0]
 800299a:	226b      	movs	r2, #107	; 0x6b
 800299c:	21d0      	movs	r1, #208	; 0xd0
 800299e:	2000      	movs	r0, #0
 80029a0:	f7ff fae4 	bl	8001f6c <I2C_Mem_Write>
	SPI_Transmit(SPI_MPU, CS_MPU, temp_write, 2);
	HAL_Delay(150);
#else
	/* Sensitivity configuration */
	uint8_t temp;
	I2C_Mem_Read(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_GYRO_CONFIG, &temp, 1);
 80029a4:	1d7b      	adds	r3, r7, #5
 80029a6:	2201      	movs	r2, #1
 80029a8:	9200      	str	r2, [sp, #0]
 80029aa:	221b      	movs	r2, #27
 80029ac:	21d0      	movs	r1, #208	; 0xd0
 80029ae:	2000      	movs	r0, #0
 80029b0:	f7ff fb00 	bl	8001fb4 <I2C_Mem_Read>
	temp = (temp & 0xE7) | (uint8_t)mpu.gyro_range << 3;
 80029b4:	797b      	ldrb	r3, [r7, #5]
 80029b6:	b25b      	sxtb	r3, r3
 80029b8:	f023 0318 	bic.w	r3, r3, #24
 80029bc:	b25a      	sxtb	r2, r3
 80029be:	4b3a      	ldr	r3, [pc, #232]	; (8002aa8 <MPU_Init+0x16c>)
 80029c0:	7bdb      	ldrb	r3, [r3, #15]
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	b25b      	sxtb	r3, r3
 80029c6:	4313      	orrs	r3, r2
 80029c8:	b25b      	sxtb	r3, r3
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	717b      	strb	r3, [r7, #5]
	I2C_Mem_Write(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_GYRO_CONFIG, &temp, 1);
 80029ce:	1d7b      	adds	r3, r7, #5
 80029d0:	2201      	movs	r2, #1
 80029d2:	9200      	str	r2, [sp, #0]
 80029d4:	221b      	movs	r2, #27
 80029d6:	21d0      	movs	r1, #208	; 0xd0
 80029d8:	2000      	movs	r0, #0
 80029da:	f7ff fac7 	bl	8001f6c <I2C_Mem_Write>
#endif
	switch(mpu.gyro_range)
 80029de:	4b32      	ldr	r3, [pc, #200]	; (8002aa8 <MPU_Init+0x16c>)
 80029e0:	7bdb      	ldrb	r3, [r3, #15]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d81a      	bhi.n	8002a1c <MPU_Init+0xe0>
 80029e6:	a201      	add	r2, pc, #4	; (adr r2, 80029ec <MPU_Init+0xb0>)
 80029e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ec:	080029fd 	.word	0x080029fd
 80029f0:	08002a05 	.word	0x08002a05
 80029f4:	08002a0d 	.word	0x08002a0d
 80029f8:	08002a15 	.word	0x08002a15
	{
		case MPU_GYRO_250s :
			mpu.gyro_conversion = (float)1 / MPU6050_GYRO_SENS_250 ;
 80029fc:	4b2a      	ldr	r3, [pc, #168]	; (8002aa8 <MPU_Init+0x16c>)
 80029fe:	4a2e      	ldr	r2, [pc, #184]	; (8002ab8 <MPU_Init+0x17c>)
 8002a00:	615a      	str	r2, [r3, #20]
			break;
 8002a02:	e00b      	b.n	8002a1c <MPU_Init+0xe0>
		case MPU_GYRO_500s :
			mpu.gyro_conversion = (float)1 / MPU6050_GYRO_SENS_500 ;
 8002a04:	4b28      	ldr	r3, [pc, #160]	; (8002aa8 <MPU_Init+0x16c>)
 8002a06:	4a2d      	ldr	r2, [pc, #180]	; (8002abc <MPU_Init+0x180>)
 8002a08:	615a      	str	r2, [r3, #20]
			break;
 8002a0a:	e007      	b.n	8002a1c <MPU_Init+0xe0>
		case MPU_GYRO_1000s :
			mpu.gyro_conversion = (float)1 / MPU6050_GYRO_SENS_1000 ;
 8002a0c:	4b26      	ldr	r3, [pc, #152]	; (8002aa8 <MPU_Init+0x16c>)
 8002a0e:	4a2c      	ldr	r2, [pc, #176]	; (8002ac0 <MPU_Init+0x184>)
 8002a10:	615a      	str	r2, [r3, #20]
			break;
 8002a12:	e003      	b.n	8002a1c <MPU_Init+0xe0>
		case MPU_GYRO_2000s :
			mpu.gyro_conversion = (float)1 / MPU6050_GYRO_SENS_2000 ;
 8002a14:	4b24      	ldr	r3, [pc, #144]	; (8002aa8 <MPU_Init+0x16c>)
 8002a16:	4a2b      	ldr	r2, [pc, #172]	; (8002ac4 <MPU_Init+0x188>)
 8002a18:	615a      	str	r2, [r3, #20]
			break;
 8002a1a:	bf00      	nop
	temp_write[1] = (temp_read[1] & 0xE7) | (uint8_t)mpu.acc_range << 3;
	SPI_Transmit(SPI_MPU, CS_MPU, temp_write, 2);
	HAL_Delay(150);
#else
	/* Sensitivity configuration */
	I2C_Mem_Read(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_ACCEL_CONFIG, &temp, 1);
 8002a1c:	1d7b      	adds	r3, r7, #5
 8002a1e:	2201      	movs	r2, #1
 8002a20:	9200      	str	r2, [sp, #0]
 8002a22:	221c      	movs	r2, #28
 8002a24:	21d0      	movs	r1, #208	; 0xd0
 8002a26:	2000      	movs	r0, #0
 8002a28:	f7ff fac4 	bl	8001fb4 <I2C_Mem_Read>
	temp = (temp & 0xE7) | (uint8_t)mpu.acc_range << 3;
 8002a2c:	797b      	ldrb	r3, [r7, #5]
 8002a2e:	b25b      	sxtb	r3, r3
 8002a30:	f023 0318 	bic.w	r3, r3, #24
 8002a34:	b25a      	sxtb	r2, r3
 8002a36:	4b1c      	ldr	r3, [pc, #112]	; (8002aa8 <MPU_Init+0x16c>)
 8002a38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a3c:	00db      	lsls	r3, r3, #3
 8002a3e:	b25b      	sxtb	r3, r3
 8002a40:	4313      	orrs	r3, r2
 8002a42:	b25b      	sxtb	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	717b      	strb	r3, [r7, #5]
	I2C_Mem_Write(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_ACCEL_CONFIG, &temp, 1);
 8002a48:	1d7b      	adds	r3, r7, #5
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	9200      	str	r2, [sp, #0]
 8002a4e:	221c      	movs	r2, #28
 8002a50:	21d0      	movs	r1, #208	; 0xd0
 8002a52:	2000      	movs	r0, #0
 8002a54:	f7ff fa8a 	bl	8001f6c <I2C_Mem_Write>
#endif
	switch(mpu.acc_range)
 8002a58:	4b13      	ldr	r3, [pc, #76]	; (8002aa8 <MPU_Init+0x16c>)
 8002a5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d81e      	bhi.n	8002aa0 <MPU_Init+0x164>
 8002a62:	a201      	add	r2, pc, #4	; (adr r2, 8002a68 <MPU_Init+0x12c>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002a79 	.word	0x08002a79
 8002a6c:	08002a83 	.word	0x08002a83
 8002a70:	08002a8d 	.word	0x08002a8d
 8002a74:	08002a97 	.word	0x08002a97
	{
		case MPU_ACC_2G :
			mpu.acc_conversion = (float)1 / MPU6050_ACCE_SENS_2 ;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <MPU_Init+0x16c>)
 8002a7a:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8002a7e:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8002a80:	e00e      	b.n	8002aa0 <MPU_Init+0x164>
		case MPU_ACC_4G :
			mpu.acc_conversion = (float)1 / MPU6050_ACCE_SENS_4 ;
 8002a82:	4b09      	ldr	r3, [pc, #36]	; (8002aa8 <MPU_Init+0x16c>)
 8002a84:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002a88:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8002a8a:	e009      	b.n	8002aa0 <MPU_Init+0x164>
		case MPU_ACC_8G :
			mpu.acc_conversion = (float)1 / MPU6050_ACCE_SENS_8 ;
 8002a8c:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <MPU_Init+0x16c>)
 8002a8e:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002a92:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8002a94:	e004      	b.n	8002aa0 <MPU_Init+0x164>
		case MPU_ACC_16G :
			mpu.acc_conversion = (float)1 / MPU6050_ACCE_SENS_16 ;
 8002a96:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <MPU_Init+0x16c>)
 8002a98:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002a9c:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8002a9e:	bf00      	nop
	}
}
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200000a4 	.word	0x200000a4
 8002aac:	200000ad 	.word	0x200000ad
 8002ab0:	200000a5 	.word	0x200000a5
 8002ab4:	40020800 	.word	0x40020800
 8002ab8:	3bfa232d 	.word	0x3bfa232d
 8002abc:	3c7a232d 	.word	0x3c7a232d
 8002ac0:	3cf9c190 	.word	0x3cf9c190
 8002ac4:	3d79c190 	.word	0x3d79c190

08002ac8 <MPU_Get_Gyro_Ptr>:
float * MPU_Get_Gyro_Ptr(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
	return mpu.gyro;
 8002acc:	4b02      	ldr	r3, [pc, #8]	; (8002ad8 <MPU_Get_Gyro_Ptr+0x10>)
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	200000bc 	.word	0x200000bc

08002adc <MPU_Get_Gyro_Raw_Ptr>:

float * MPU_Get_Gyro_Raw_Ptr(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
	return mpu.gyro_raw;
 8002ae0:	4b02      	ldr	r3, [pc, #8]	; (8002aec <MPU_Get_Gyro_Raw_Ptr+0x10>)
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	200000c8 	.word	0x200000c8

08002af0 <MPU_Get_Acc_Ptr>:

float * MPU_Get_Acc_Ptr(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
	return mpu.acc;
 8002af4:	4b02      	ldr	r3, [pc, #8]	; (8002b00 <MPU_Get_Acc_Ptr+0x10>)
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	200000ec 	.word	0x200000ec

08002b04 <MPU_Get_Acc_Raw_Ptr>:

float * MPU_Get_Acc_Raw_Ptr(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
	return mpu.acc_raw;
 8002b08:	4b02      	ldr	r3, [pc, #8]	; (8002b14 <MPU_Get_Acc_Raw_Ptr+0x10>)
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	200000f8 	.word	0x200000f8

08002b18 <MPU_Read_All_Dma>:
	MPU_Convert_Acc_Data();
	MPU_Convert_Gyro_Data();
}

void MPU_Read_All_Dma(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af02      	add	r7, sp, #8
	if(mpu.state == mpu_state_eERROR)
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <MPU_Read_All_Dma+0x44>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d015      	beq.n	8002b52 <MPU_Read_All_Dma+0x3a>
	}
#if USE_SPI
	uint8_t registers [14] = {MPU6050_ACCEL_XOUT_H | MPU6050_READ};
	SPI_Transmit_Receive(SPI_MPU, CS_MPU, registers, mpu.data, 14);
#else
	HAL_StatusTypeDef state = I2C_Mem_Read_Dma(I2C_MPU, MPU6050_I2C_ADDR, MPU6050_ACCEL_XOUT_H, mpu.data, 14);
 8002b26:	230e      	movs	r3, #14
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <MPU_Read_All_Dma+0x48>)
 8002b2c:	223b      	movs	r2, #59	; 0x3b
 8002b2e:	21d0      	movs	r1, #208	; 0xd0
 8002b30:	2000      	movs	r0, #0
 8002b32:	f7ff fa63 	bl	8001ffc <I2C_Mem_Read_Dma>
 8002b36:	4603      	mov	r3, r0
 8002b38:	71fb      	strb	r3, [r7, #7]
	if(state)
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <MPU_Read_All_Dma+0x30>
	{
		mpu.state = mpu_state_eERROR;
 8002b40:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <MPU_Read_All_Dma+0x44>)
 8002b42:	2201      	movs	r2, #1
 8002b44:	701a      	strb	r2, [r3, #0]
		return;
 8002b46:	e005      	b.n	8002b54 <MPU_Read_All_Dma+0x3c>
	}
	mpu.dma_state = dma_state_eIN_PORGRESS_ALL;
 8002b48:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <MPU_Read_All_Dma+0x44>)
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8002b50:	e000      	b.n	8002b54 <MPU_Read_All_Dma+0x3c>
		return;
 8002b52:	bf00      	nop
#endif
}
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200000a4 	.word	0x200000a4
 8002b60:	200000a5 	.word	0x200000a5

08002b64 <MPU_Convert_Acc_Data>:

/*
 * @brief Convert acc bytes to measurement
 */
void MPU_Convert_Acc_Data(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
	mpu.acc_raw[0] = ((int16_t)(mpu.acc_data[1] | (mpu.acc_data[0] << 8)) * mpu.acc_conversion) - 0.12f;
 8002b68:	4b49      	ldr	r3, [pc, #292]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	b21a      	sxth	r2, r3
 8002b72:	4b47      	ldr	r3, [pc, #284]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	021b      	lsls	r3, r3, #8
 8002b7a:	b21b      	sxth	r3, r3
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	b21b      	sxth	r3, r3
 8002b80:	ee07 3a90 	vmov	s15, r3
 8002b84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b88:	4b41      	ldr	r3, [pc, #260]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002b8a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b92:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002c94 <MPU_Convert_Acc_Data+0x130>
 8002b96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b9a:	4b3d      	ldr	r3, [pc, #244]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002b9c:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	mpu.acc_raw[1] = ((int16_t)(mpu.acc_data[3] | (mpu.acc_data[2] << 8)) * mpu.acc_conversion) - 0.54f;
 8002ba0:	4b3b      	ldr	r3, [pc, #236]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba4:	3303      	adds	r3, #3
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	b21a      	sxth	r2, r3
 8002baa:	4b39      	ldr	r3, [pc, #228]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	3302      	adds	r3, #2
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	b21b      	sxth	r3, r3
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	ee07 3a90 	vmov	s15, r3
 8002bbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bc2:	4b33      	ldr	r3, [pc, #204]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002bc4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bcc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002c98 <MPU_Convert_Acc_Data+0x134>
 8002bd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002bd4:	4b2e      	ldr	r3, [pc, #184]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002bd6:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	mpu.acc_raw[2] = ((int16_t)(mpu.acc_data[5] | (mpu.acc_data[4] << 8)) * mpu.acc_conversion) - 0.66f;
 8002bda:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bde:	3305      	adds	r3, #5
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	b21a      	sxth	r2, r3
 8002be4:	4b2a      	ldr	r3, [pc, #168]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be8:	3304      	adds	r3, #4
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	021b      	lsls	r3, r3, #8
 8002bee:	b21b      	sxth	r3, r3
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	b21b      	sxth	r3, r3
 8002bf4:	ee07 3a90 	vmov	s15, r3
 8002bf8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bfc:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002bfe:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c06:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002c9c <MPU_Convert_Acc_Data+0x138>
 8002c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c0e:	4b20      	ldr	r3, [pc, #128]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c10:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Filtering */
	mpu.acc[0] = (mpu.acc[0] * COEF_ACC_FILTERING) + (mpu.acc_raw[0] * (float)(1-COEF_ACC_FILTERING));
 8002c14:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c16:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002c1a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002ca0 <MPU_Convert_Acc_Data+0x13c>
 8002c1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c22:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c24:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002c28:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002ca4 <MPU_Convert_Acc_Data+0x140>
 8002c2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c34:	4b16      	ldr	r3, [pc, #88]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c36:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	mpu.acc[1] = (mpu.acc[1] * COEF_ACC_FILTERING) + (mpu.acc_raw[1] * (float)(1-COEF_ACC_FILTERING));
 8002c3a:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c3c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002c40:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002ca0 <MPU_Convert_Acc_Data+0x13c>
 8002c44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c4a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002c4e:	eddf 6a15 	vldr	s13, [pc, #84]	; 8002ca4 <MPU_Convert_Acc_Data+0x140>
 8002c52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c5c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	mpu.acc[2] = (mpu.acc[2] * COEF_ACC_FILTERING) + (mpu.acc_raw[2] * (float)(1-COEF_ACC_FILTERING));
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c62:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002c66:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002ca0 <MPU_Convert_Acc_Data+0x13c>
 8002c6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c70:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002c74:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8002ca4 <MPU_Convert_Acc_Data+0x140>
 8002c78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c80:	4b03      	ldr	r3, [pc, #12]	; (8002c90 <MPU_Convert_Acc_Data+0x12c>)
 8002c82:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
}
 8002c86:	bf00      	nop
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	200000a4 	.word	0x200000a4
 8002c94:	3df5c28f 	.word	0x3df5c28f
 8002c98:	3f0a3d71 	.word	0x3f0a3d71
 8002c9c:	3f28f5c3 	.word	0x3f28f5c3
 8002ca0:	3f666666 	.word	0x3f666666
 8002ca4:	3dccccd0 	.word	0x3dccccd0

08002ca8 <MPU_Convert_Gyro_Data>:

/*
 * @brief Convert gyro bytes to measurement
 */
void MPU_Convert_Gyro_Data(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
	/* Data convertion */
	mpu.gyro_raw[0] = (int16_t)(mpu.gyro_data[1] | (mpu.gyro_data[0] << 8)) * mpu.gyro_conversion;
 8002cac:	4b43      	ldr	r3, [pc, #268]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	b21a      	sxth	r2, r3
 8002cb6:	4b41      	ldr	r3, [pc, #260]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	b21b      	sxth	r3, r3
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	b21b      	sxth	r3, r3
 8002cc4:	ee07 3a90 	vmov	s15, r3
 8002cc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ccc:	4b3b      	ldr	r3, [pc, #236]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002cce:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd6:	4b39      	ldr	r3, [pc, #228]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002cd8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	mpu.gyro_raw[1] = (int16_t)(mpu.gyro_data[3] | (mpu.gyro_data[2] << 8)) * mpu.gyro_conversion;
 8002cdc:	4b37      	ldr	r3, [pc, #220]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	3303      	adds	r3, #3
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	b21a      	sxth	r2, r3
 8002ce6:	4b35      	ldr	r3, [pc, #212]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	3302      	adds	r3, #2
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	b21b      	sxth	r3, r3
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	b21b      	sxth	r3, r3
 8002cf6:	ee07 3a90 	vmov	s15, r3
 8002cfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cfe:	4b2f      	ldr	r3, [pc, #188]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d00:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d08:	4b2c      	ldr	r3, [pc, #176]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d0a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	mpu.gyro_raw[2] = (int16_t)(mpu.gyro_data[5] | (mpu.gyro_data[4] << 8)) * mpu.gyro_conversion;
 8002d0e:	4b2b      	ldr	r3, [pc, #172]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	3305      	adds	r3, #5
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b21a      	sxth	r2, r3
 8002d18:	4b28      	ldr	r3, [pc, #160]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	b21b      	sxth	r3, r3
 8002d24:	4313      	orrs	r3, r2
 8002d26:	b21b      	sxth	r3, r3
 8002d28:	ee07 3a90 	vmov	s15, r3
 8002d2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d30:	4b22      	ldr	r3, [pc, #136]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d32:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d3a:	4b20      	ldr	r3, [pc, #128]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d3c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	/* Filtering */
	mpu.gyro[0] = (mpu.gyro[0] * COEF_GYRO_FILTERING) + (mpu.gyro_raw[0] * (float)(1-COEF_GYRO_FILTERING));
 8002d40:	4b1e      	ldr	r3, [pc, #120]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d42:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d46:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002dc0 <MPU_Convert_Gyro_Data+0x118>
 8002d4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d50:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d54:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002dc4 <MPU_Convert_Gyro_Data+0x11c>
 8002d58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d60:	4b16      	ldr	r3, [pc, #88]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d62:	edc3 7a06 	vstr	s15, [r3, #24]
	mpu.gyro[1] = (mpu.gyro[1] * COEF_GYRO_FILTERING) + (mpu.gyro_raw[1] * (float)(1-COEF_GYRO_FILTERING));
 8002d66:	4b15      	ldr	r3, [pc, #84]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d68:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d6c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002dc0 <MPU_Convert_Gyro_Data+0x118>
 8002d70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d74:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d76:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002d7a:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002dc4 <MPU_Convert_Gyro_Data+0x11c>
 8002d7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d86:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d88:	edc3 7a07 	vstr	s15, [r3, #28]
	mpu.gyro[2] = (mpu.gyro[2] * COEF_GYRO_FILTERING) + (mpu.gyro_raw[2] * (float)(1-COEF_GYRO_FILTERING));
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d8e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d92:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002dc0 <MPU_Convert_Gyro_Data+0x118>
 8002d96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d9a:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002d9c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002da0:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002dc4 <MPU_Convert_Gyro_Data+0x11c>
 8002da4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <MPU_Convert_Gyro_Data+0x114>)
 8002dae:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	200000a4 	.word	0x200000a4
 8002dc0:	3f666666 	.word	0x3f666666
 8002dc4:	3dccccd0 	.word	0x3dccccd0

08002dc8 <MPU_Is_Ok>:

/*
 * @brief get state of the mpu
 */
bool_e MPU_Is_Ok(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
	return mpu.state == mpu_state_eOK;
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <MPU_Is_Ok+0x1c>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	200000a4 	.word	0x200000a4

08002de8 <MPU_Rx_Complete_Callback>:

/*
 * @brief Called back on half rx cplt it
 */
bool_e MPU_Rx_Complete_Callback(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
	if(mpu.dma_state)
 8002dec:	4b12      	ldr	r3, [pc, #72]	; (8002e38 <MPU_Rx_Complete_Callback+0x50>)
 8002dee:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d01d      	beq.n	8002e32 <MPU_Rx_Complete_Callback+0x4a>
	{
		switch(mpu.dma_state)
 8002df6:	4b10      	ldr	r3, [pc, #64]	; (8002e38 <MPU_Rx_Complete_Callback+0x50>)
 8002df8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d00c      	beq.n	8002e1a <MPU_Rx_Complete_Callback+0x32>
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	dc0f      	bgt.n	8002e24 <MPU_Rx_Complete_Callback+0x3c>
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d002      	beq.n	8002e0e <MPU_Rx_Complete_Callback+0x26>
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d003      	beq.n	8002e14 <MPU_Rx_Complete_Callback+0x2c>
			case dma_state_eIN_PORGRESS_ALL:
				MPU_Convert_Acc_Data();
				MPU_Convert_Gyro_Data();
				break;
			default:
				break;
 8002e0c:	e00a      	b.n	8002e24 <MPU_Rx_Complete_Callback+0x3c>
				MPU_Convert_Gyro_Data();
 8002e0e:	f7ff ff4b 	bl	8002ca8 <MPU_Convert_Gyro_Data>
				break;
 8002e12:	e008      	b.n	8002e26 <MPU_Rx_Complete_Callback+0x3e>
				MPU_Convert_Acc_Data();
 8002e14:	f7ff fea6 	bl	8002b64 <MPU_Convert_Acc_Data>
				break;
 8002e18:	e005      	b.n	8002e26 <MPU_Rx_Complete_Callback+0x3e>
				MPU_Convert_Acc_Data();
 8002e1a:	f7ff fea3 	bl	8002b64 <MPU_Convert_Acc_Data>
				MPU_Convert_Gyro_Data();
 8002e1e:	f7ff ff43 	bl	8002ca8 <MPU_Convert_Gyro_Data>
				break;
 8002e22:	e000      	b.n	8002e26 <MPU_Rx_Complete_Callback+0x3e>
				break;
 8002e24:	bf00      	nop
		}
		mpu.dma_state = dma_state_eIDLE;
 8002e26:	4b04      	ldr	r3, [pc, #16]	; (8002e38 <MPU_Rx_Complete_Callback+0x50>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		return TRUE;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e000      	b.n	8002e34 <MPU_Rx_Complete_Callback+0x4c>
	}
	return FALSE;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	200000a4 	.word	0x200000a4

08002e3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	607b      	str	r3, [r7, #4]
 8002e46:	4b2f      	ldr	r3, [pc, #188]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4a2e      	ldr	r2, [pc, #184]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e50:	6313      	str	r3, [r2, #48]	; 0x30
 8002e52:	4b2c      	ldr	r3, [pc, #176]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	603b      	str	r3, [r7, #0]
 8002e62:	4b28      	ldr	r3, [pc, #160]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	4a27      	ldr	r2, [pc, #156]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6e:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <MX_DMA_Init+0xc8>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e76:	603b      	str	r3, [r7, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	200b      	movs	r0, #11
 8002e80:	f001 fa1f 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002e84:	200b      	movs	r0, #11
 8002e86:	f001 fa38 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	200c      	movs	r0, #12
 8002e90:	f001 fa17 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002e94:	200c      	movs	r0, #12
 8002e96:	f001 fa30 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	200d      	movs	r0, #13
 8002ea0:	f001 fa0f 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002ea4:	200d      	movs	r0, #13
 8002ea6:	f001 fa28 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2100      	movs	r1, #0
 8002eae:	200e      	movs	r0, #14
 8002eb0:	f001 fa07 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002eb4:	200e      	movs	r0, #14
 8002eb6:	f001 fa20 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	200f      	movs	r0, #15
 8002ec0:	f001 f9ff 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002ec4:	200f      	movs	r0, #15
 8002ec6:	f001 fa18 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	2011      	movs	r0, #17
 8002ed0:	f001 f9f7 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002ed4:	2011      	movs	r0, #17
 8002ed6:	f001 fa10 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002eda:	2200      	movs	r2, #0
 8002edc:	2100      	movs	r1, #0
 8002ede:	203a      	movs	r0, #58	; 0x3a
 8002ee0:	f001 f9ef 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002ee4:	203a      	movs	r0, #58	; 0x3a
 8002ee6:	f001 fa08 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002eea:	2200      	movs	r2, #0
 8002eec:	2100      	movs	r1, #0
 8002eee:	2046      	movs	r0, #70	; 0x46
 8002ef0:	f001 f9e7 	bl	80042c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002ef4:	2046      	movs	r0, #70	; 0x46
 8002ef6:	f001 fa00 	bl	80042fa <HAL_NVIC_EnableIRQ>

}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800

08002f08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0e:	f107 030c 	add.w	r3, r7, #12
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
 8002f1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	4b20      	ldr	r3, [pc, #128]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	4a1f      	ldr	r2, [pc, #124]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f28:	f043 0304 	orr.w	r3, r3, #4
 8002f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f2e:	4b1d      	ldr	r3, [pc, #116]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	4b19      	ldr	r3, [pc, #100]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	4a18      	ldr	r2, [pc, #96]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4a:	4b16      	ldr	r3, [pc, #88]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	603b      	str	r3, [r7, #0]
 8002f5a:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	4a11      	ldr	r2, [pc, #68]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	6313      	str	r3, [r2, #48]	; 0x30
 8002f66:	4b0f      	ldr	r3, [pc, #60]	; (8002fa4 <MX_GPIO_Init+0x9c>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_STATE_Pin|LED_STATE2_Pin|MPU_POWER_Pin, GPIO_PIN_RESET);
 8002f72:	2200      	movs	r2, #0
 8002f74:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8002f78:	480b      	ldr	r0, [pc, #44]	; (8002fa8 <MX_GPIO_Init+0xa0>)
 8002f7a:	f001 ff91 	bl	8004ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|LED_STATE2_Pin|MPU_POWER_Pin;
 8002f7e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f84:	2301      	movs	r3, #1
 8002f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f90:	f107 030c 	add.w	r3, r7, #12
 8002f94:	4619      	mov	r1, r3
 8002f96:	4804      	ldr	r0, [pc, #16]	; (8002fa8 <MX_GPIO_Init+0xa0>)
 8002f98:	f001 fde6 	bl	8004b68 <HAL_GPIO_Init>

}
 8002f9c:	bf00      	nop
 8002f9e:	3720      	adds	r7, #32
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40020800 	.word	0x40020800

08002fac <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fb0:	4b12      	ldr	r3, [pc, #72]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fb2:	4a13      	ldr	r2, [pc, #76]	; (8003000 <MX_I2C1_Init+0x54>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002fb6:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fb8:	4a12      	ldr	r2, [pc, #72]	; (8003004 <MX_I2C1_Init+0x58>)
 8002fba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fbc:	4b0f      	ldr	r3, [pc, #60]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002fc2:	4b0e      	ldr	r3, [pc, #56]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fd6:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fdc:	4b07      	ldr	r3, [pc, #28]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fe2:	4b06      	ldr	r3, [pc, #24]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fe8:	4804      	ldr	r0, [pc, #16]	; (8002ffc <MX_I2C1_Init+0x50>)
 8002fea:	f001 ff73 	bl	8004ed4 <HAL_I2C_Init>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ff4:	f000 f9d6 	bl	80033a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ff8:	bf00      	nop
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	200020c4 	.word	0x200020c4
 8003000:	40005400 	.word	0x40005400
 8003004:	00061a80 	.word	0x00061a80

08003008 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08a      	sub	sp, #40	; 0x28
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003010:	f107 0314 	add.w	r3, r7, #20
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	605a      	str	r2, [r3, #4]
 800301a:	609a      	str	r2, [r3, #8]
 800301c:	60da      	str	r2, [r3, #12]
 800301e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a50      	ldr	r2, [pc, #320]	; (8003168 <HAL_I2C_MspInit+0x160>)
 8003026:	4293      	cmp	r3, r2
 8003028:	f040 8099 	bne.w	800315e <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800302c:	2300      	movs	r3, #0
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	4b4e      	ldr	r3, [pc, #312]	; (800316c <HAL_I2C_MspInit+0x164>)
 8003032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003034:	4a4d      	ldr	r2, [pc, #308]	; (800316c <HAL_I2C_MspInit+0x164>)
 8003036:	f043 0302 	orr.w	r3, r3, #2
 800303a:	6313      	str	r3, [r2, #48]	; 0x30
 800303c:	4b4b      	ldr	r3, [pc, #300]	; (800316c <HAL_I2C_MspInit+0x164>)
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003048:	f44f 7340 	mov.w	r3, #768	; 0x300
 800304c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800304e:	2312      	movs	r3, #18
 8003050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003056:	2303      	movs	r3, #3
 8003058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800305a:	2304      	movs	r3, #4
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800305e:	f107 0314 	add.w	r3, r7, #20
 8003062:	4619      	mov	r1, r3
 8003064:	4842      	ldr	r0, [pc, #264]	; (8003170 <HAL_I2C_MspInit+0x168>)
 8003066:	f001 fd7f 	bl	8004b68 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	4b3f      	ldr	r3, [pc, #252]	; (800316c <HAL_I2C_MspInit+0x164>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	4a3e      	ldr	r2, [pc, #248]	; (800316c <HAL_I2C_MspInit+0x164>)
 8003074:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003078:	6413      	str	r3, [r2, #64]	; 0x40
 800307a:	4b3c      	ldr	r3, [pc, #240]	; (800316c <HAL_I2C_MspInit+0x164>)
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8003086:	4b3b      	ldr	r3, [pc, #236]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 8003088:	4a3b      	ldr	r2, [pc, #236]	; (8003178 <HAL_I2C_MspInit+0x170>)
 800308a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800308c:	4b39      	ldr	r3, [pc, #228]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 800308e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003092:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003094:	4b37      	ldr	r3, [pc, #220]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800309a:	4b36      	ldr	r3, [pc, #216]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 800309c:	2200      	movs	r2, #0
 800309e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030a0:	4b34      	ldr	r3, [pc, #208]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030a6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030a8:	4b32      	ldr	r3, [pc, #200]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030ae:	4b31      	ldr	r3, [pc, #196]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80030b4:	4b2f      	ldr	r3, [pc, #188]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030ba:	4b2e      	ldr	r3, [pc, #184]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030bc:	2200      	movs	r2, #0
 80030be:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030c0:	4b2c      	ldr	r3, [pc, #176]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80030c6:	482b      	ldr	r0, [pc, #172]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030c8:	f001 f932 	bl	8004330 <HAL_DMA_Init>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80030d2:	f000 f967 	bl	80033a4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a26      	ldr	r2, [pc, #152]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030da:	639a      	str	r2, [r3, #56]	; 0x38
 80030dc:	4a25      	ldr	r2, [pc, #148]	; (8003174 <HAL_I2C_MspInit+0x16c>)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 80030e2:	4b26      	ldr	r3, [pc, #152]	; (800317c <HAL_I2C_MspInit+0x174>)
 80030e4:	4a26      	ldr	r2, [pc, #152]	; (8003180 <HAL_I2C_MspInit+0x178>)
 80030e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80030e8:	4b24      	ldr	r3, [pc, #144]	; (800317c <HAL_I2C_MspInit+0x174>)
 80030ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030f0:	4b22      	ldr	r3, [pc, #136]	; (800317c <HAL_I2C_MspInit+0x174>)
 80030f2:	2240      	movs	r2, #64	; 0x40
 80030f4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030f6:	4b21      	ldr	r3, [pc, #132]	; (800317c <HAL_I2C_MspInit+0x174>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030fc:	4b1f      	ldr	r3, [pc, #124]	; (800317c <HAL_I2C_MspInit+0x174>)
 80030fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003102:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003104:	4b1d      	ldr	r3, [pc, #116]	; (800317c <HAL_I2C_MspInit+0x174>)
 8003106:	2200      	movs	r2, #0
 8003108:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800310a:	4b1c      	ldr	r3, [pc, #112]	; (800317c <HAL_I2C_MspInit+0x174>)
 800310c:	2200      	movs	r2, #0
 800310e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003110:	4b1a      	ldr	r3, [pc, #104]	; (800317c <HAL_I2C_MspInit+0x174>)
 8003112:	2200      	movs	r2, #0
 8003114:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003116:	4b19      	ldr	r3, [pc, #100]	; (800317c <HAL_I2C_MspInit+0x174>)
 8003118:	2200      	movs	r2, #0
 800311a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_I2C_MspInit+0x174>)
 800311e:	2200      	movs	r2, #0
 8003120:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003122:	4816      	ldr	r0, [pc, #88]	; (800317c <HAL_I2C_MspInit+0x174>)
 8003124:	f001 f904 	bl	8004330 <HAL_DMA_Init>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 800312e:	f000 f939 	bl	80033a4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a11      	ldr	r2, [pc, #68]	; (800317c <HAL_I2C_MspInit+0x174>)
 8003136:	635a      	str	r2, [r3, #52]	; 0x34
 8003138:	4a10      	ldr	r2, [pc, #64]	; (800317c <HAL_I2C_MspInit+0x174>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800313e:	2200      	movs	r2, #0
 8003140:	2100      	movs	r1, #0
 8003142:	201f      	movs	r0, #31
 8003144:	f001 f8bd 	bl	80042c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003148:	201f      	movs	r0, #31
 800314a:	f001 f8d6 	bl	80042fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800314e:	2200      	movs	r2, #0
 8003150:	2100      	movs	r1, #0
 8003152:	2020      	movs	r0, #32
 8003154:	f001 f8b5 	bl	80042c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003158:	2020      	movs	r0, #32
 800315a:	f001 f8ce 	bl	80042fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800315e:	bf00      	nop
 8003160:	3728      	adds	r7, #40	; 0x28
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40005400 	.word	0x40005400
 800316c:	40023800 	.word	0x40023800
 8003170:	40020400 	.word	0x40020400
 8003174:	20002118 	.word	0x20002118
 8003178:	40026010 	.word	0x40026010
 800317c:	20002064 	.word	0x20002064
 8003180:	400260a0 	.word	0x400260a0

08003184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800318a:	f000 ff29 	bl	8003fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800318e:	f000 f89f 	bl	80032d0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003192:	f7ff feb9 	bl	8002f08 <MX_GPIO_Init>
  MX_DMA_Init();
 8003196:	f7ff fe51 	bl	8002e3c <MX_DMA_Init>
  MX_UART4_Init();
 800319a:	f000 fb41 	bl	8003820 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800319e:	f000 fb69 	bl	8003874 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80031a2:	f000 fa29 	bl	80035f8 <MX_TIM3_Init>
  MX_I2C1_Init();
 80031a6:	f7ff ff01 	bl	8002fac <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80031aa:	f000 fb8d 	bl	80038c8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Wait for everyone to start */
  HAL_Delay(15);
 80031ae:	200f      	movs	r0, #15
 80031b0:	f000 ff88 	bl	80040c4 <HAL_Delay>
  /* Peripherals initialization */
  UART_Init();
 80031b4:	f7ff f936 	bl	8002424 <UART_Init>
  /* Task definition 	Name						Init process					Main process						1ms it process						Gyro data callback process */
  TASK_MANAGER_Add_Task("Gyro", 					MPU_Init, 						NULL, 								MPU_Read_All_Dma,  					NULL);
 80031b8:	2300      	movs	r3, #0
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	4b29      	ldr	r3, [pc, #164]	; (8003264 <main+0xe0>)
 80031be:	2200      	movs	r2, #0
 80031c0:	4929      	ldr	r1, [pc, #164]	; (8003268 <main+0xe4>)
 80031c2:	482a      	ldr	r0, [pc, #168]	; (800326c <main+0xe8>)
 80031c4:	f000 feaa 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Complementary Filter", 	COMPLEMENTARY_FILTER_Init, 		NULL, 								NULL,								COMPLEMENTARY_FILTER_Process);
 80031c8:	4b29      	ldr	r3, [pc, #164]	; (8003270 <main+0xec>)
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	2300      	movs	r3, #0
 80031ce:	2200      	movs	r2, #0
 80031d0:	4928      	ldr	r1, [pc, #160]	; (8003274 <main+0xf0>)
 80031d2:	4829      	ldr	r0, [pc, #164]	; (8003278 <main+0xf4>)
 80031d4:	f000 fea2 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Controller", 				CONTROLLER_Init, 				NULL, 								NULL, 								CONTROLLER_Process);
 80031d8:	4b28      	ldr	r3, [pc, #160]	; (800327c <main+0xf8>)
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2300      	movs	r3, #0
 80031de:	2200      	movs	r2, #0
 80031e0:	4927      	ldr	r1, [pc, #156]	; (8003280 <main+0xfc>)
 80031e2:	4828      	ldr	r0, [pc, #160]	; (8003284 <main+0x100>)
 80031e4:	f000 fe9a 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Motor Mixer", 				NULL, 							NULL, 								MOTOR_MIXER_Process, 				MOTOR_MIXER_Process);
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <main+0x104>)
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	4b26      	ldr	r3, [pc, #152]	; (8003288 <main+0x104>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	2100      	movs	r1, #0
 80031f2:	4826      	ldr	r0, [pc, #152]	; (800328c <main+0x108>)
 80031f4:	f000 fe92 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Motors",					MOTOR_Init, 					NULL, 								NULL, 								MOTOR_Process);
 80031f8:	4b25      	ldr	r3, [pc, #148]	; (8003290 <main+0x10c>)
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	2300      	movs	r3, #0
 80031fe:	2200      	movs	r2, #0
 8003200:	4924      	ldr	r1, [pc, #144]	; (8003294 <main+0x110>)
 8003202:	4825      	ldr	r0, [pc, #148]	; (8003298 <main+0x114>)
 8003204:	f000 fe8a 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Radio", 					RADIO_Process_Init, 			RADIO_Process_Main, 				NULL, 								NULL);
 8003208:	2300      	movs	r3, #0
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	2300      	movs	r3, #0
 800320e:	4a23      	ldr	r2, [pc, #140]	; (800329c <main+0x118>)
 8003210:	4923      	ldr	r1, [pc, #140]	; (80032a0 <main+0x11c>)
 8003212:	4824      	ldr	r0, [pc, #144]	; (80032a4 <main+0x120>)
 8003214:	f000 fe82 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Data Logger", 				DATA_LOGGER_Init, 				DATA_LOGGER_Main, 					NULL, 								NULL);
 8003218:	2300      	movs	r3, #0
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2300      	movs	r3, #0
 800321e:	4a22      	ldr	r2, [pc, #136]	; (80032a8 <main+0x124>)
 8003220:	4922      	ldr	r1, [pc, #136]	; (80032ac <main+0x128>)
 8003222:	4823      	ldr	r0, [pc, #140]	; (80032b0 <main+0x12c>)
 8003224:	f000 fe7a 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("High Level", 				HIGH_LEVEL_Init, 				HIGH_LEVEL_Process_Main, 			NULL, 								NULL);
 8003228:	2300      	movs	r3, #0
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2300      	movs	r3, #0
 800322e:	4a21      	ldr	r2, [pc, #132]	; (80032b4 <main+0x130>)
 8003230:	4921      	ldr	r1, [pc, #132]	; (80032b8 <main+0x134>)
 8003232:	4822      	ldr	r0, [pc, #136]	; (80032bc <main+0x138>)
 8003234:	f000 fe72 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Led", 						NULL, 							NULL, 								Led_main_ms, NULL);
 8003238:	2300      	movs	r3, #0
 800323a:	9300      	str	r3, [sp, #0]
 800323c:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <main+0x13c>)
 800323e:	2200      	movs	r2, #0
 8003240:	2100      	movs	r1, #0
 8003242:	4820      	ldr	r0, [pc, #128]	; (80032c4 <main+0x140>)
 8003244:	f000 fe6a 	bl	8003f1c <TASK_MANAGER_Add_Task>
  TASK_MANAGER_Add_Task("Supervisor", 				NULL, 							NULL, 								SUPERVISOR_Process_Ms, NULL);
 8003248:	2300      	movs	r3, #0
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	4b1e      	ldr	r3, [pc, #120]	; (80032c8 <main+0x144>)
 800324e:	2200      	movs	r2, #0
 8003250:	2100      	movs	r1, #0
 8003252:	481e      	ldr	r0, [pc, #120]	; (80032cc <main+0x148>)
 8003254:	f000 fe62 	bl	8003f1c <TASK_MANAGER_Add_Task>

  /* System initialization */
  TASK_MANAGER_Init();
 8003258:	f000 fda6 	bl	8003da8 <TASK_MANAGER_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  TASK_MANAGER_Main();
 800325c:	f000 fdd4 	bl	8003e08 <TASK_MANAGER_Main>
 8003260:	e7fc      	b.n	800325c <main+0xd8>
 8003262:	bf00      	nop
 8003264:	08002b19 	.word	0x08002b19
 8003268:	0800293d 	.word	0x0800293d
 800326c:	0800b768 	.word	0x0800b768
 8003270:	080004fd 	.word	0x080004fd
 8003274:	080004c1 	.word	0x080004c1
 8003278:	0800b770 	.word	0x0800b770
 800327c:	08000891 	.word	0x08000891
 8003280:	0800085d 	.word	0x0800085d
 8003284:	0800b788 	.word	0x0800b788
 8003288:	08001add 	.word	0x08001add
 800328c:	0800b794 	.word	0x0800b794
 8003290:	08001bd5 	.word	0x08001bd5
 8003294:	08001bc5 	.word	0x08001bc5
 8003298:	0800b7a0 	.word	0x0800b7a0
 800329c:	080028d1 	.word	0x080028d1
 80032a0:	080028bd 	.word	0x080028bd
 80032a4:	0800b7a8 	.word	0x0800b7a8
 80032a8:	08000e39 	.word	0x08000e39
 80032ac:	08000a3d 	.word	0x08000a3d
 80032b0:	0800b7b0 	.word	0x0800b7b0
 80032b4:	08001711 	.word	0x08001711
 80032b8:	080016d1 	.word	0x080016d1
 80032bc:	0800b7bc 	.word	0x0800b7bc
 80032c0:	08001995 	.word	0x08001995
 80032c4:	0800b7c8 	.word	0x0800b7c8
 80032c8:	08003d6f 	.word	0x08003d6f
 80032cc:	0800b7cc 	.word	0x0800b7cc

080032d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b094      	sub	sp, #80	; 0x50
 80032d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032d6:	f107 0320 	add.w	r3, r7, #32
 80032da:	2230      	movs	r2, #48	; 0x30
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f007 fafe 	bl	800a8e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032e4:	f107 030c 	add.w	r3, r7, #12
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	609a      	str	r2, [r3, #8]
 80032f0:	60da      	str	r2, [r3, #12]
 80032f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80032f4:	2300      	movs	r3, #0
 80032f6:	60bb      	str	r3, [r7, #8]
 80032f8:	4b28      	ldr	r3, [pc, #160]	; (800339c <SystemClock_Config+0xcc>)
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	4a27      	ldr	r2, [pc, #156]	; (800339c <SystemClock_Config+0xcc>)
 80032fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003302:	6413      	str	r3, [r2, #64]	; 0x40
 8003304:	4b25      	ldr	r3, [pc, #148]	; (800339c <SystemClock_Config+0xcc>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003310:	2300      	movs	r3, #0
 8003312:	607b      	str	r3, [r7, #4]
 8003314:	4b22      	ldr	r3, [pc, #136]	; (80033a0 <SystemClock_Config+0xd0>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a21      	ldr	r2, [pc, #132]	; (80033a0 <SystemClock_Config+0xd0>)
 800331a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b1f      	ldr	r3, [pc, #124]	; (80033a0 <SystemClock_Config+0xd0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003328:	607b      	str	r3, [r7, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800332c:	2302      	movs	r3, #2
 800332e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003330:	2301      	movs	r3, #1
 8003332:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003334:	2310      	movs	r3, #16
 8003336:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003338:	2302      	movs	r3, #2
 800333a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800333c:	2300      	movs	r3, #0
 800333e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003340:	2308      	movs	r3, #8
 8003342:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003344:	23a8      	movs	r3, #168	; 0xa8
 8003346:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003348:	2302      	movs	r3, #2
 800334a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800334c:	2304      	movs	r3, #4
 800334e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003350:	f107 0320 	add.w	r3, r7, #32
 8003354:	4618      	mov	r0, r3
 8003356:	f004 fe17 	bl	8007f88 <HAL_RCC_OscConfig>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003360:	f000 f820 	bl	80033a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003364:	230f      	movs	r3, #15
 8003366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003368:	2302      	movs	r3, #2
 800336a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003370:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003374:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003376:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800337a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800337c:	f107 030c 	add.w	r3, r7, #12
 8003380:	2105      	movs	r1, #5
 8003382:	4618      	mov	r0, r3
 8003384:	f005 f878 	bl	8008478 <HAL_RCC_ClockConfig>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800338e:	f000 f809 	bl	80033a4 <Error_Handler>
  }
}
 8003392:	bf00      	nop
 8003394:	3750      	adds	r7, #80	; 0x50
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	40007000 	.word	0x40007000

080033a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033a8:	b672      	cpsid	i
}
 80033aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033ac:	e7fe      	b.n	80033ac <Error_Handler+0x8>
	...

080033b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	607b      	str	r3, [r7, #4]
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <HAL_MspInit+0x4c>)
 80033bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033be:	4a0f      	ldr	r2, [pc, #60]	; (80033fc <HAL_MspInit+0x4c>)
 80033c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c4:	6453      	str	r3, [r2, #68]	; 0x44
 80033c6:	4b0d      	ldr	r3, [pc, #52]	; (80033fc <HAL_MspInit+0x4c>)
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ce:	607b      	str	r3, [r7, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033d2:	2300      	movs	r3, #0
 80033d4:	603b      	str	r3, [r7, #0]
 80033d6:	4b09      	ldr	r3, [pc, #36]	; (80033fc <HAL_MspInit+0x4c>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	4a08      	ldr	r2, [pc, #32]	; (80033fc <HAL_MspInit+0x4c>)
 80033dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e0:	6413      	str	r3, [r2, #64]	; 0x40
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_MspInit+0x4c>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ea:	603b      	str	r3, [r7, #0]
 80033ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40023800 	.word	0x40023800

08003400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003404:	e7fe      	b.n	8003404 <NMI_Handler+0x4>

08003406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003406:	b480      	push	{r7}
 8003408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800340a:	e7fe      	b.n	800340a <HardFault_Handler+0x4>

0800340c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003410:	e7fe      	b.n	8003410 <MemManage_Handler+0x4>

08003412 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003412:	b480      	push	{r7}
 8003414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003416:	e7fe      	b.n	8003416 <BusFault_Handler+0x4>

08003418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800341c:	e7fe      	b.n	800341c <UsageFault_Handler+0x4>

0800341e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800341e:	b480      	push	{r7}
 8003420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003422:	bf00      	nop
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003430:	bf00      	nop
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800343a:	b480      	push	{r7}
 800343c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800344c:	f000 fe1a 	bl	8004084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TASK_MANAGER_It_ms();
 8003450:	f000 fd06 	bl	8003e60 <TASK_MANAGER_It_ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003454:	bf00      	nop
 8003456:	bd80      	pop	{r7, pc}

08003458 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800345c:	4802      	ldr	r0, [pc, #8]	; (8003468 <DMA1_Stream0_IRQHandler+0x10>)
 800345e:	f001 f8ff 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20002118 	.word	0x20002118

0800346c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003470:	4802      	ldr	r0, [pc, #8]	; (800347c <DMA1_Stream1_IRQHandler+0x10>)
 8003472:	f001 f8f5 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	20002220 	.word	0x20002220

08003480 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003484:	4802      	ldr	r0, [pc, #8]	; (8003490 <DMA1_Stream2_IRQHandler+0x10>)
 8003486:	f001 f8eb 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	200021c0 	.word	0x200021c0

08003494 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003498:	4802      	ldr	r0, [pc, #8]	; (80034a4 <DMA1_Stream3_IRQHandler+0x10>)
 800349a:	f001 f8e1 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	200022c4 	.word	0x200022c4

080034a8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80034ac:	4802      	ldr	r0, [pc, #8]	; (80034b8 <DMA1_Stream4_IRQHandler+0x10>)
 80034ae:	f001 f8d7 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	2000246c 	.word	0x2000246c

080034bc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80034c0:	4802      	ldr	r0, [pc, #8]	; (80034cc <DMA1_Stream6_IRQHandler+0x10>)
 80034c2:	f001 f8cd 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20002064 	.word	0x20002064

080034d0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80034d4:	4802      	ldr	r0, [pc, #8]	; (80034e0 <I2C1_EV_IRQHandler+0x10>)
 80034d6:	f002 fc23 	bl	8005d20 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	200020c4 	.word	0x200020c4

080034e4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80034e8:	4802      	ldr	r0, [pc, #8]	; (80034f4 <I2C1_ER_IRQHandler+0x10>)
 80034ea:	f002 fd8a 	bl	8006002 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	200020c4 	.word	0x200020c4

080034f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80034fc:	4803      	ldr	r0, [pc, #12]	; (800350c <USART1_IRQHandler+0x14>)
 80034fe:	f006 f97d 	bl	80097fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  UART_Idle_Line_Callback(uart_e1);
 8003502:	2000      	movs	r0, #0
 8003504:	f7fe fe44 	bl	8002190 <UART_Idle_Line_Callback>
  /* USER CODE END USART1_IRQn 1 */
}
 8003508:	bf00      	nop
 800350a:	bd80      	pop	{r7, pc}
 800350c:	200023e4 	.word	0x200023e4

08003510 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003514:	4803      	ldr	r0, [pc, #12]	; (8003524 <USART3_IRQHandler+0x14>)
 8003516:	f006 f971 	bl	80097fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  UART_Idle_Line_Callback(uart_e3);
 800351a:	2001      	movs	r0, #1
 800351c:	f7fe fe38 	bl	8002190 <UART_Idle_Line_Callback>
  /* USER CODE END USART3_IRQn 1 */
}
 8003520:	bf00      	nop
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20002280 	.word	0x20002280

08003528 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800352c:	4803      	ldr	r0, [pc, #12]	; (800353c <UART4_IRQHandler+0x14>)
 800352e:	f006 f965 	bl	80097fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  UART_Idle_Line_Callback(uart_e4);
 8003532:	2002      	movs	r0, #2
 8003534:	f7fe fe2c 	bl	8002190 <UART_Idle_Line_Callback>
  /* USER CODE END UART4_IRQn 1 */
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20002428 	.word	0x20002428

08003540 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003544:	4802      	ldr	r0, [pc, #8]	; (8003550 <DMA2_Stream2_IRQHandler+0x10>)
 8003546:	f001 f88b 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	20002384 	.word	0x20002384

08003554 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003558:	4802      	ldr	r0, [pc, #8]	; (8003564 <DMA2_Stream7_IRQHandler+0x10>)
 800355a:	f001 f881 	bl	8004660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20002324 	.word	0x20002324

08003568 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
	if(huart == &huart4)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a0d      	ldr	r2, [pc, #52]	; (80035a8 <HAL_UART_TxCpltCallback+0x40>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d103      	bne.n	8003580 <HAL_UART_TxCpltCallback+0x18>
	{
		UART_Transfer_Complete_Callback(uart_e4);
 8003578:	2002      	movs	r0, #2
 800357a:	f7fe fe57 	bl	800222c <UART_Transfer_Complete_Callback>
	}
	else if(huart == &huart3)
	{
		UART_Transfer_Complete_Callback(uart_e3);
	}
}
 800357e:	e00e      	b.n	800359e <HAL_UART_TxCpltCallback+0x36>
	else if(huart == &huart1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <HAL_UART_TxCpltCallback+0x44>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d103      	bne.n	8003590 <HAL_UART_TxCpltCallback+0x28>
		UART_Transfer_Complete_Callback(uart_e1);
 8003588:	2000      	movs	r0, #0
 800358a:	f7fe fe4f 	bl	800222c <UART_Transfer_Complete_Callback>
}
 800358e:	e006      	b.n	800359e <HAL_UART_TxCpltCallback+0x36>
	else if(huart == &huart3)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a07      	ldr	r2, [pc, #28]	; (80035b0 <HAL_UART_TxCpltCallback+0x48>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d102      	bne.n	800359e <HAL_UART_TxCpltCallback+0x36>
		UART_Transfer_Complete_Callback(uart_e3);
 8003598:	2001      	movs	r0, #1
 800359a:	f7fe fe47 	bl	800222c <UART_Transfer_Complete_Callback>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20002428 	.word	0x20002428
 80035ac:	200023e4 	.word	0x200023e4
 80035b0:	20002280 	.word	0x20002280

080035b4 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
	if(MPU_Rx_Complete_Callback())
 80035bc:	f7ff fc14 	bl	8002de8 <MPU_Rx_Complete_Callback>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_MemRxCpltCallback+0x16>
	{
	  TASK_MANAGER_Gyro_Data_Ready();
 80035c6:	f000 fc7d 	bl	8003ec4 <TASK_MANAGER_Gyro_Data_Ready>
	}
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035d8:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <SystemInit+0x20>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	4a05      	ldr	r2, [pc, #20]	; (80035f4 <SystemInit+0x20>)
 80035e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035e8:	bf00      	nop
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	e000ed00 	.word	0xe000ed00

080035f8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08e      	sub	sp, #56	; 0x38
 80035fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	605a      	str	r2, [r3, #4]
 8003608:	609a      	str	r2, [r3, #8]
 800360a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800360c:	f107 0320 	add.w	r3, r7, #32
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003616:	1d3b      	adds	r3, r7, #4
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	60da      	str	r2, [r3, #12]
 8003622:	611a      	str	r2, [r3, #16]
 8003624:	615a      	str	r2, [r3, #20]
 8003626:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003628:	4b3d      	ldr	r3, [pc, #244]	; (8003720 <MX_TIM3_Init+0x128>)
 800362a:	4a3e      	ldr	r2, [pc, #248]	; (8003724 <MX_TIM3_Init+0x12c>)
 800362c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800362e:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <MX_TIM3_Init+0x128>)
 8003630:	2253      	movs	r2, #83	; 0x53
 8003632:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003634:	4b3a      	ldr	r3, [pc, #232]	; (8003720 <MX_TIM3_Init+0x128>)
 8003636:	2200      	movs	r2, #0
 8003638:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <MX_TIM3_Init+0x128>)
 800363c:	f640 729f 	movw	r2, #3999	; 0xf9f
 8003640:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003642:	4b37      	ldr	r3, [pc, #220]	; (8003720 <MX_TIM3_Init+0x128>)
 8003644:	2200      	movs	r2, #0
 8003646:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003648:	4b35      	ldr	r3, [pc, #212]	; (8003720 <MX_TIM3_Init+0x128>)
 800364a:	2280      	movs	r2, #128	; 0x80
 800364c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800364e:	4834      	ldr	r0, [pc, #208]	; (8003720 <MX_TIM3_Init+0x128>)
 8003650:	f005 f8e2 	bl	8008818 <HAL_TIM_Base_Init>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800365a:	f7ff fea3 	bl	80033a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800365e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003662:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003664:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003668:	4619      	mov	r1, r3
 800366a:	482d      	ldr	r0, [pc, #180]	; (8003720 <MX_TIM3_Init+0x128>)
 800366c:	f005 fb76 	bl	8008d5c <HAL_TIM_ConfigClockSource>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003676:	f7ff fe95 	bl	80033a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800367a:	4829      	ldr	r0, [pc, #164]	; (8003720 <MX_TIM3_Init+0x128>)
 800367c:	f005 f91b 	bl	80088b6 <HAL_TIM_PWM_Init>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003686:	f7ff fe8d 	bl	80033a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800368a:	2300      	movs	r3, #0
 800368c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800368e:	2300      	movs	r3, #0
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003692:	f107 0320 	add.w	r3, r7, #32
 8003696:	4619      	mov	r1, r3
 8003698:	4821      	ldr	r0, [pc, #132]	; (8003720 <MX_TIM3_Init+0x128>)
 800369a:	f005 ff37 	bl	800950c <HAL_TIMEx_MasterConfigSynchronization>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80036a4:	f7ff fe7e 	bl	80033a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036a8:	2360      	movs	r3, #96	; 0x60
 80036aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 999;
 80036ac:	f240 33e7 	movw	r3, #999	; 0x3e7
 80036b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	2200      	movs	r2, #0
 80036be:	4619      	mov	r1, r3
 80036c0:	4817      	ldr	r0, [pc, #92]	; (8003720 <MX_TIM3_Init+0x128>)
 80036c2:	f005 fa89 	bl	8008bd8 <HAL_TIM_PWM_ConfigChannel>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80036cc:	f7ff fe6a 	bl	80033a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036d0:	1d3b      	adds	r3, r7, #4
 80036d2:	2204      	movs	r2, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	4812      	ldr	r0, [pc, #72]	; (8003720 <MX_TIM3_Init+0x128>)
 80036d8:	f005 fa7e 	bl	8008bd8 <HAL_TIM_PWM_ConfigChannel>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80036e2:	f7ff fe5f 	bl	80033a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036e6:	1d3b      	adds	r3, r7, #4
 80036e8:	2208      	movs	r2, #8
 80036ea:	4619      	mov	r1, r3
 80036ec:	480c      	ldr	r0, [pc, #48]	; (8003720 <MX_TIM3_Init+0x128>)
 80036ee:	f005 fa73 	bl	8008bd8 <HAL_TIM_PWM_ConfigChannel>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80036f8:	f7ff fe54 	bl	80033a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036fc:	1d3b      	adds	r3, r7, #4
 80036fe:	220c      	movs	r2, #12
 8003700:	4619      	mov	r1, r3
 8003702:	4807      	ldr	r0, [pc, #28]	; (8003720 <MX_TIM3_Init+0x128>)
 8003704:	f005 fa68 	bl	8008bd8 <HAL_TIM_PWM_ConfigChannel>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 800370e:	f7ff fe49 	bl	80033a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003712:	4803      	ldr	r0, [pc, #12]	; (8003720 <MX_TIM3_Init+0x128>)
 8003714:	f000 f82a 	bl	800376c <HAL_TIM_MspPostInit>

}
 8003718:	bf00      	nop
 800371a:	3738      	adds	r7, #56	; 0x38
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	20002178 	.word	0x20002178
 8003724:	40000400 	.word	0x40000400

08003728 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a0b      	ldr	r2, [pc, #44]	; (8003764 <HAL_TIM_Base_MspInit+0x3c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10d      	bne.n	8003756 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	4b0a      	ldr	r3, [pc, #40]	; (8003768 <HAL_TIM_Base_MspInit+0x40>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003742:	4a09      	ldr	r2, [pc, #36]	; (8003768 <HAL_TIM_Base_MspInit+0x40>)
 8003744:	f043 0302 	orr.w	r3, r3, #2
 8003748:	6413      	str	r3, [r2, #64]	; 0x40
 800374a:	4b07      	ldr	r3, [pc, #28]	; (8003768 <HAL_TIM_Base_MspInit+0x40>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40000400 	.word	0x40000400
 8003768:	40023800 	.word	0x40023800

0800376c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b08a      	sub	sp, #40	; 0x28
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003774:	f107 0314 	add.w	r3, r7, #20
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	60da      	str	r2, [r3, #12]
 8003782:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a21      	ldr	r2, [pc, #132]	; (8003810 <HAL_TIM_MspPostInit+0xa4>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d13b      	bne.n	8003806 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	4b20      	ldr	r3, [pc, #128]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	4a1f      	ldr	r2, [pc, #124]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 8003798:	f043 0301 	orr.w	r3, r3, #1
 800379c:	6313      	str	r3, [r2, #48]	; 0x30
 800379e:	4b1d      	ldr	r3, [pc, #116]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	613b      	str	r3, [r7, #16]
 80037a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	4b19      	ldr	r3, [pc, #100]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	4a18      	ldr	r2, [pc, #96]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 80037b4:	f043 0302 	orr.w	r3, r3, #2
 80037b8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ba:	4b16      	ldr	r3, [pc, #88]	; (8003814 <HAL_TIM_MspPostInit+0xa8>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037c6:	23c0      	movs	r3, #192	; 0xc0
 80037c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ca:	2302      	movs	r3, #2
 80037cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d2:	2300      	movs	r3, #0
 80037d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80037d6:	2302      	movs	r3, #2
 80037d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037da:	f107 0314 	add.w	r3, r7, #20
 80037de:	4619      	mov	r1, r3
 80037e0:	480d      	ldr	r0, [pc, #52]	; (8003818 <HAL_TIM_MspPostInit+0xac>)
 80037e2:	f001 f9c1 	bl	8004b68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037e6:	2303      	movs	r3, #3
 80037e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ea:	2302      	movs	r3, #2
 80037ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f2:	2300      	movs	r3, #0
 80037f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80037f6:	2302      	movs	r3, #2
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037fa:	f107 0314 	add.w	r3, r7, #20
 80037fe:	4619      	mov	r1, r3
 8003800:	4806      	ldr	r0, [pc, #24]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 8003802:	f001 f9b1 	bl	8004b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003806:	bf00      	nop
 8003808:	3728      	adds	r7, #40	; 0x28
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40000400 	.word	0x40000400
 8003814:	40023800 	.word	0x40023800
 8003818:	40020000 	.word	0x40020000
 800381c:	40020400 	.word	0x40020400

08003820 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003824:	4b11      	ldr	r3, [pc, #68]	; (800386c <MX_UART4_Init+0x4c>)
 8003826:	4a12      	ldr	r2, [pc, #72]	; (8003870 <MX_UART4_Init+0x50>)
 8003828:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800382a:	4b10      	ldr	r3, [pc, #64]	; (800386c <MX_UART4_Init+0x4c>)
 800382c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003830:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003832:	4b0e      	ldr	r3, [pc, #56]	; (800386c <MX_UART4_Init+0x4c>)
 8003834:	2200      	movs	r2, #0
 8003836:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003838:	4b0c      	ldr	r3, [pc, #48]	; (800386c <MX_UART4_Init+0x4c>)
 800383a:	2200      	movs	r2, #0
 800383c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <MX_UART4_Init+0x4c>)
 8003840:	2200      	movs	r2, #0
 8003842:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003844:	4b09      	ldr	r3, [pc, #36]	; (800386c <MX_UART4_Init+0x4c>)
 8003846:	220c      	movs	r2, #12
 8003848:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <MX_UART4_Init+0x4c>)
 800384c:	2200      	movs	r2, #0
 800384e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003850:	4b06      	ldr	r3, [pc, #24]	; (800386c <MX_UART4_Init+0x4c>)
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003856:	4805      	ldr	r0, [pc, #20]	; (800386c <MX_UART4_Init+0x4c>)
 8003858:	f005 fed4 	bl	8009604 <HAL_UART_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003862:	f7ff fd9f 	bl	80033a4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003866:	bf00      	nop
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20002428 	.word	0x20002428
 8003870:	40004c00 	.word	0x40004c00

08003874 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003878:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 800387a:	4a12      	ldr	r2, [pc, #72]	; (80038c4 <MX_USART1_UART_Init+0x50>)
 800387c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800387e:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003880:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8003884:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003886:	4b0e      	ldr	r3, [pc, #56]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003888:	2200      	movs	r2, #0
 800388a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800388c:	4b0c      	ldr	r3, [pc, #48]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 800388e:	2200      	movs	r2, #0
 8003890:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 8003894:	2200      	movs	r2, #0
 8003896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003898:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 800389a:	220c      	movs	r2, #12
 800389c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800389e:	4b08      	ldr	r3, [pc, #32]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038a4:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038aa:	4805      	ldr	r0, [pc, #20]	; (80038c0 <MX_USART1_UART_Init+0x4c>)
 80038ac:	f005 feaa 	bl	8009604 <HAL_UART_Init>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80038b6:	f7ff fd75 	bl	80033a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	200023e4 	.word	0x200023e4
 80038c4:	40011000 	.word	0x40011000

080038c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038cc:	4b11      	ldr	r3, [pc, #68]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038ce:	4a12      	ldr	r2, [pc, #72]	; (8003918 <MX_USART3_UART_Init+0x50>)
 80038d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038d2:	4b10      	ldr	r3, [pc, #64]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038da:	4b0e      	ldr	r3, [pc, #56]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038e0:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038e6:	4b0b      	ldr	r3, [pc, #44]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038ec:	4b09      	ldr	r3, [pc, #36]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038ee:	220c      	movs	r2, #12
 80038f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038fe:	4805      	ldr	r0, [pc, #20]	; (8003914 <MX_USART3_UART_Init+0x4c>)
 8003900:	f005 fe80 	bl	8009604 <HAL_UART_Init>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800390a:	f7ff fd4b 	bl	80033a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20002280 	.word	0x20002280
 8003918:	40004800 	.word	0x40004800

0800391c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08e      	sub	sp, #56	; 0x38
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a96      	ldr	r2, [pc, #600]	; (8003b94 <HAL_UART_MspInit+0x278>)
 800393a:	4293      	cmp	r3, r2
 800393c:	f040 8092 	bne.w	8003a64 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003940:	2300      	movs	r3, #0
 8003942:	623b      	str	r3, [r7, #32]
 8003944:	4b94      	ldr	r3, [pc, #592]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	4a93      	ldr	r2, [pc, #588]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 800394a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800394e:	6413      	str	r3, [r2, #64]	; 0x40
 8003950:	4b91      	ldr	r3, [pc, #580]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003958:	623b      	str	r3, [r7, #32]
 800395a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800395c:	2300      	movs	r3, #0
 800395e:	61fb      	str	r3, [r7, #28]
 8003960:	4b8d      	ldr	r3, [pc, #564]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003964:	4a8c      	ldr	r2, [pc, #560]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003966:	f043 0301 	orr.w	r3, r3, #1
 800396a:	6313      	str	r3, [r2, #48]	; 0x30
 800396c:	4b8a      	ldr	r3, [pc, #552]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 800396e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	61fb      	str	r3, [r7, #28]
 8003976:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003978:	2303      	movs	r3, #3
 800397a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397c:	2302      	movs	r3, #2
 800397e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003984:	2303      	movs	r3, #3
 8003986:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003988:	2308      	movs	r3, #8
 800398a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800398c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003990:	4619      	mov	r1, r3
 8003992:	4882      	ldr	r0, [pc, #520]	; (8003b9c <HAL_UART_MspInit+0x280>)
 8003994:	f001 f8e8 	bl	8004b68 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8003998:	4b81      	ldr	r3, [pc, #516]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 800399a:	4a82      	ldr	r2, [pc, #520]	; (8003ba4 <HAL_UART_MspInit+0x288>)
 800399c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800399e:	4b80      	ldr	r3, [pc, #512]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039a4:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039a6:	4b7e      	ldr	r3, [pc, #504]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039ac:	4b7c      	ldr	r3, [pc, #496]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039b2:	4b7b      	ldr	r3, [pc, #492]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039b8:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039ba:	4b79      	ldr	r3, [pc, #484]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039bc:	2200      	movs	r2, #0
 80039be:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039c0:	4b77      	ldr	r3, [pc, #476]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80039c6:	4b76      	ldr	r3, [pc, #472]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039cc:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039ce:	4b74      	ldr	r3, [pc, #464]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039d4:	4b72      	ldr	r3, [pc, #456]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80039da:	4871      	ldr	r0, [pc, #452]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039dc:	f000 fca8 	bl	8004330 <HAL_DMA_Init>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80039e6:	f7ff fcdd 	bl	80033a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a6c      	ldr	r2, [pc, #432]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039ee:	639a      	str	r2, [r3, #56]	; 0x38
 80039f0:	4a6b      	ldr	r2, [pc, #428]	; (8003ba0 <HAL_UART_MspInit+0x284>)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 80039f6:	4b6c      	ldr	r3, [pc, #432]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 80039f8:	4a6c      	ldr	r2, [pc, #432]	; (8003bac <HAL_UART_MspInit+0x290>)
 80039fa:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 80039fc:	4b6a      	ldr	r3, [pc, #424]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 80039fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a02:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a04:	4b68      	ldr	r3, [pc, #416]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a06:	2240      	movs	r2, #64	; 0x40
 8003a08:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a0a:	4b67      	ldr	r3, [pc, #412]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a10:	4b65      	ldr	r3, [pc, #404]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a16:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a18:	4b63      	ldr	r3, [pc, #396]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a1e:	4b62      	ldr	r3, [pc, #392]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8003a24:	4b60      	ldr	r3, [pc, #384]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a2a:	4b5f      	ldr	r3, [pc, #380]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a30:	4b5d      	ldr	r3, [pc, #372]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003a36:	485c      	ldr	r0, [pc, #368]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a38:	f000 fc7a 	bl	8004330 <HAL_DMA_Init>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003a42:	f7ff fcaf 	bl	80033a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a57      	ldr	r2, [pc, #348]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a4a:	635a      	str	r2, [r3, #52]	; 0x34
 8003a4c:	4a56      	ldr	r2, [pc, #344]	; (8003ba8 <HAL_UART_MspInit+0x28c>)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003a52:	2200      	movs	r2, #0
 8003a54:	2100      	movs	r1, #0
 8003a56:	2034      	movs	r0, #52	; 0x34
 8003a58:	f000 fc33 	bl	80042c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003a5c:	2034      	movs	r0, #52	; 0x34
 8003a5e:	f000 fc4c 	bl	80042fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003a62:	e149      	b.n	8003cf8 <HAL_UART_MspInit+0x3dc>
  else if(uartHandle->Instance==USART1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a51      	ldr	r2, [pc, #324]	; (8003bb0 <HAL_UART_MspInit+0x294>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	f040 80ac 	bne.w	8003bc8 <HAL_UART_MspInit+0x2ac>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a70:	2300      	movs	r3, #0
 8003a72:	61bb      	str	r3, [r7, #24]
 8003a74:	4b48      	ldr	r3, [pc, #288]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	4a47      	ldr	r2, [pc, #284]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	6453      	str	r3, [r2, #68]	; 0x44
 8003a80:	4b45      	ldr	r3, [pc, #276]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a84:	f003 0310 	and.w	r3, r3, #16
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	4b41      	ldr	r3, [pc, #260]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a94:	4a40      	ldr	r2, [pc, #256]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a96:	f043 0302 	orr.w	r3, r3, #2
 8003a9a:	6313      	str	r3, [r2, #48]	; 0x30
 8003a9c:	4b3e      	ldr	r3, [pc, #248]	; (8003b98 <HAL_UART_MspInit+0x27c>)
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003aa8:	23c0      	movs	r3, #192	; 0xc0
 8003aaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aac:	2302      	movs	r3, #2
 8003aae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ab8:	2307      	movs	r3, #7
 8003aba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	483c      	ldr	r0, [pc, #240]	; (8003bb4 <HAL_UART_MspInit+0x298>)
 8003ac4:	f001 f850 	bl	8004b68 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003ac8:	4b3b      	ldr	r3, [pc, #236]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003aca:	4a3c      	ldr	r2, [pc, #240]	; (8003bbc <HAL_UART_MspInit+0x2a0>)
 8003acc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003ace:	4b3a      	ldr	r3, [pc, #232]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003ad0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ad4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ad6:	4b38      	ldr	r3, [pc, #224]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003adc:	4b36      	ldr	r3, [pc, #216]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ae2:	4b35      	ldr	r3, [pc, #212]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003ae4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ae8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aea:	4b33      	ldr	r3, [pc, #204]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003af0:	4b31      	ldr	r3, [pc, #196]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003af6:	4b30      	ldr	r3, [pc, #192]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003af8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003afc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003afe:	4b2e      	ldr	r3, [pc, #184]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b04:	4b2c      	ldr	r3, [pc, #176]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003b0a:	482b      	ldr	r0, [pc, #172]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003b0c:	f000 fc10 	bl	8004330 <HAL_DMA_Init>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 8003b16:	f7ff fc45 	bl	80033a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a26      	ldr	r2, [pc, #152]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003b1e:	639a      	str	r2, [r3, #56]	; 0x38
 8003b20:	4a25      	ldr	r2, [pc, #148]	; (8003bb8 <HAL_UART_MspInit+0x29c>)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003b26:	4b26      	ldr	r3, [pc, #152]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b28:	4a26      	ldr	r2, [pc, #152]	; (8003bc4 <HAL_UART_MspInit+0x2a8>)
 8003b2a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003b2c:	4b24      	ldr	r3, [pc, #144]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b32:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b34:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b36:	2240      	movs	r2, #64	; 0x40
 8003b38:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b3a:	4b21      	ldr	r3, [pc, #132]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b40:	4b1f      	ldr	r3, [pc, #124]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b46:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b48:	4b1d      	ldr	r3, [pc, #116]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003b54:	4b1a      	ldr	r3, [pc, #104]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b5a:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b60:	4b17      	ldr	r3, [pc, #92]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003b66:	4816      	ldr	r0, [pc, #88]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b68:	f000 fbe2 	bl	8004330 <HAL_DMA_Init>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HAL_UART_MspInit+0x25a>
      Error_Handler();
 8003b72:	f7ff fc17 	bl	80033a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a11      	ldr	r2, [pc, #68]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b7a:	635a      	str	r2, [r3, #52]	; 0x34
 8003b7c:	4a10      	ldr	r2, [pc, #64]	; (8003bc0 <HAL_UART_MspInit+0x2a4>)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003b82:	2200      	movs	r2, #0
 8003b84:	2100      	movs	r1, #0
 8003b86:	2025      	movs	r0, #37	; 0x25
 8003b88:	f000 fb9b 	bl	80042c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003b8c:	2025      	movs	r0, #37	; 0x25
 8003b8e:	f000 fbb4 	bl	80042fa <HAL_NVIC_EnableIRQ>
}
 8003b92:	e0b1      	b.n	8003cf8 <HAL_UART_MspInit+0x3dc>
 8003b94:	40004c00 	.word	0x40004c00
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	40020000 	.word	0x40020000
 8003ba0:	200021c0 	.word	0x200021c0
 8003ba4:	40026040 	.word	0x40026040
 8003ba8:	2000246c 	.word	0x2000246c
 8003bac:	40026070 	.word	0x40026070
 8003bb0:	40011000 	.word	0x40011000
 8003bb4:	40020400 	.word	0x40020400
 8003bb8:	20002384 	.word	0x20002384
 8003bbc:	40026440 	.word	0x40026440
 8003bc0:	20002324 	.word	0x20002324
 8003bc4:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a4c      	ldr	r2, [pc, #304]	; (8003d00 <HAL_UART_MspInit+0x3e4>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	f040 8092 	bne.w	8003cf8 <HAL_UART_MspInit+0x3dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	4b4a      	ldr	r3, [pc, #296]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	4a49      	ldr	r2, [pc, #292]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003bde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003be2:	6413      	str	r3, [r2, #64]	; 0x40
 8003be4:	4b47      	ldr	r3, [pc, #284]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	4b43      	ldr	r3, [pc, #268]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	4a42      	ldr	r2, [pc, #264]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003bfa:	f043 0302 	orr.w	r3, r3, #2
 8003bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8003c00:	4b40      	ldr	r3, [pc, #256]	; (8003d04 <HAL_UART_MspInit+0x3e8>)
 8003c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	60fb      	str	r3, [r7, #12]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c0c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c12:	2302      	movs	r3, #2
 8003c14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c1e:	2307      	movs	r3, #7
 8003c20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c26:	4619      	mov	r1, r3
 8003c28:	4837      	ldr	r0, [pc, #220]	; (8003d08 <HAL_UART_MspInit+0x3ec>)
 8003c2a:	f000 ff9d 	bl	8004b68 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003c2e:	4b37      	ldr	r3, [pc, #220]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c30:	4a37      	ldr	r2, [pc, #220]	; (8003d10 <HAL_UART_MspInit+0x3f4>)
 8003c32:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003c34:	4b35      	ldr	r3, [pc, #212]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c3a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c3c:	4b33      	ldr	r3, [pc, #204]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c42:	4b32      	ldr	r3, [pc, #200]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c48:	4b30      	ldr	r3, [pc, #192]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c4e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c50:	4b2e      	ldr	r3, [pc, #184]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c56:	4b2d      	ldr	r3, [pc, #180]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003c5c:	4b2b      	ldr	r3, [pc, #172]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c62:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c64:	4b29      	ldr	r3, [pc, #164]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c6a:	4b28      	ldr	r3, [pc, #160]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003c70:	4826      	ldr	r0, [pc, #152]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c72:	f000 fb5d 	bl	8004330 <HAL_DMA_Init>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_UART_MspInit+0x364>
      Error_Handler();
 8003c7c:	f7ff fb92 	bl	80033a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a22      	ldr	r2, [pc, #136]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c84:	639a      	str	r2, [r3, #56]	; 0x38
 8003c86:	4a21      	ldr	r2, [pc, #132]	; (8003d0c <HAL_UART_MspInit+0x3f0>)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003c8c:	4b21      	ldr	r3, [pc, #132]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003c8e:	4a22      	ldr	r2, [pc, #136]	; (8003d18 <HAL_UART_MspInit+0x3fc>)
 8003c90:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003c92:	4b20      	ldr	r3, [pc, #128]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003c94:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c98:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c9a:	4b1e      	ldr	r3, [pc, #120]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003c9c:	2240      	movs	r2, #64	; 0x40
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ca0:	4b1c      	ldr	r3, [pc, #112]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ca6:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003ca8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cac:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cae:	4b19      	ldr	r3, [pc, #100]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cb4:	4b17      	ldr	r3, [pc, #92]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003cba:	4b16      	ldr	r3, [pc, #88]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003cc0:	4b14      	ldr	r3, [pc, #80]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cc6:	4b13      	ldr	r3, [pc, #76]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003ccc:	4811      	ldr	r0, [pc, #68]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003cce:	f000 fb2f 	bl	8004330 <HAL_DMA_Init>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_UART_MspInit+0x3c0>
      Error_Handler();
 8003cd8:	f7ff fb64 	bl	80033a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a0d      	ldr	r2, [pc, #52]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003ce0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	; (8003d14 <HAL_UART_MspInit+0x3f8>)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2100      	movs	r1, #0
 8003cec:	2027      	movs	r0, #39	; 0x27
 8003cee:	f000 fae8 	bl	80042c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003cf2:	2027      	movs	r0, #39	; 0x27
 8003cf4:	f000 fb01 	bl	80042fa <HAL_NVIC_EnableIRQ>
}
 8003cf8:	bf00      	nop
 8003cfa:	3738      	adds	r7, #56	; 0x38
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40004800 	.word	0x40004800
 8003d04:	40023800 	.word	0x40023800
 8003d08:	40020400 	.word	0x40020400
 8003d0c:	20002220 	.word	0x20002220
 8003d10:	40026028 	.word	0x40026028
 8003d14:	200022c4 	.word	0x200022c4
 8003d18:	40026058 	.word	0x40026058

08003d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003d1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003d20:	480d      	ldr	r0, [pc, #52]	; (8003d58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003d22:	490e      	ldr	r1, [pc, #56]	; (8003d5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003d24:	4a0e      	ldr	r2, [pc, #56]	; (8003d60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d28:	e002      	b.n	8003d30 <LoopCopyDataInit>

08003d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d2e:	3304      	adds	r3, #4

08003d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d34:	d3f9      	bcc.n	8003d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d36:	4a0b      	ldr	r2, [pc, #44]	; (8003d64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003d38:	4c0b      	ldr	r4, [pc, #44]	; (8003d68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d3c:	e001      	b.n	8003d42 <LoopFillZerobss>

08003d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d40:	3204      	adds	r2, #4

08003d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d44:	d3fb      	bcc.n	8003d3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d46:	f7ff fc45 	bl	80035d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d4a:	f006 fd97 	bl	800a87c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d4e:	f7ff fa19 	bl	8003184 <main>
  bx  lr    
 8003d52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003d54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d5c:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8003d60:	0800bbdc 	.word	0x0800bbdc
  ldr r2, =_sbss
 8003d64:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8003d68:	200024d0 	.word	0x200024d0

08003d6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d6c:	e7fe      	b.n	8003d6c <ADC_IRQHandler>

08003d6e <SUPERVISOR_Process_Ms>:
#include "../Sensors/Mpu.h"
#include "../Led/Led.h"
#include "../Radio/Radio.h"

void SUPERVISOR_Process_Ms(void)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	af00      	add	r7, sp, #0
	if(!MPU_Is_Ok())
 8003d72:	f7ff f829 	bl	8002dc8 <MPU_Is_Ok>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d104      	bne.n	8003d86 <SUPERVISOR_Process_Ms+0x18>
	{
		Led_Set_Sequence(led_eSTATE, led_sequence_eGYRO_OFF);
 8003d7c:	21a0      	movs	r1, #160	; 0xa0
 8003d7e:	2000      	movs	r0, #0
 8003d80:	f7fd fe84 	bl	8001a8c <Led_Set_Sequence>
	}
	else
	{
		Led_Set_Sequence(led_eSTATE, led_sequence_eOK);
	}
}
 8003d84:	e00d      	b.n	8003da2 <SUPERVISOR_Process_Ms+0x34>
	else if(RADIO_Get_State() == radio_state_eTIMEOUT)
 8003d86:	f7fe fdc3 	bl	8002910 <RADIO_Get_State>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d104      	bne.n	8003d9a <SUPERVISOR_Process_Ms+0x2c>
		Led_Set_Sequence(led_eSTATE, led_sequence_eRADIO_TIMEOUT);
 8003d90:	21a8      	movs	r1, #168	; 0xa8
 8003d92:	2000      	movs	r0, #0
 8003d94:	f7fd fe7a 	bl	8001a8c <Led_Set_Sequence>
}
 8003d98:	e003      	b.n	8003da2 <SUPERVISOR_Process_Ms+0x34>
		Led_Set_Sequence(led_eSTATE, led_sequence_eOK);
 8003d9a:	2180      	movs	r1, #128	; 0x80
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f7fd fe75 	bl	8001a8c <Led_Set_Sequence>
}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <TASK_MANAGER_Init>:
static task_t task[MAX_NUMBER_OF_TASK] = { 0 };
static bool_e is_initialized = FALSE;
static uint8_t task_count = 0;

void TASK_MANAGER_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
	for(uint8_t t = 0; t < task_count; t++)
 8003dae:	2300      	movs	r3, #0
 8003db0:	71fb      	strb	r3, [r7, #7]
 8003db2:	e017      	b.n	8003de4 <TASK_MANAGER_Init+0x3c>
	{
		if(task[t].init.call)
 8003db4:	79fa      	ldrb	r2, [r7, #7]
 8003db6:	4911      	ldr	r1, [pc, #68]	; (8003dfc <TASK_MANAGER_Init+0x54>)
 8003db8:	4613      	mov	r3, r2
 8003dba:	00db      	lsls	r3, r3, #3
 8003dbc:	4413      	add	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	440b      	add	r3, r1
 8003dc2:	3308      	adds	r3, #8
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d009      	beq.n	8003dde <TASK_MANAGER_Init+0x36>
		{
			task[t].init.call();
 8003dca:	79fa      	ldrb	r2, [r7, #7]
 8003dcc:	490b      	ldr	r1, [pc, #44]	; (8003dfc <TASK_MANAGER_Init+0x54>)
 8003dce:	4613      	mov	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	440b      	add	r3, r1
 8003dd8:	3308      	adds	r3, #8
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4798      	blx	r3
	for(uint8_t t = 0; t < task_count; t++)
 8003dde:	79fb      	ldrb	r3, [r7, #7]
 8003de0:	3301      	adds	r3, #1
 8003de2:	71fb      	strb	r3, [r7, #7]
 8003de4:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <TASK_MANAGER_Init+0x58>)
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	79fa      	ldrb	r2, [r7, #7]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d3e2      	bcc.n	8003db4 <TASK_MANAGER_Init+0xc>
		}
	}
	is_initialized = TRUE;
 8003dee:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <TASK_MANAGER_Init+0x5c>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	20001c28 	.word	0x20001c28
 8003e00:	20002061 	.word	0x20002061
 8003e04:	20002060 	.word	0x20002060

08003e08 <TASK_MANAGER_Main>:


void TASK_MANAGER_Main(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
	for(uint8_t t = 0; t < task_count; t++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	71fb      	strb	r3, [r7, #7]
 8003e12:	e017      	b.n	8003e44 <TASK_MANAGER_Main+0x3c>
	{
		if(task[t].main.call)
 8003e14:	79fa      	ldrb	r2, [r7, #7]
 8003e16:	4910      	ldr	r1, [pc, #64]	; (8003e58 <TASK_MANAGER_Main+0x50>)
 8003e18:	4613      	mov	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	440b      	add	r3, r1
 8003e22:	3318      	adds	r3, #24
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d009      	beq.n	8003e3e <TASK_MANAGER_Main+0x36>
		{
			task[t].main.call();
 8003e2a:	79fa      	ldrb	r2, [r7, #7]
 8003e2c:	490a      	ldr	r1, [pc, #40]	; (8003e58 <TASK_MANAGER_Main+0x50>)
 8003e2e:	4613      	mov	r3, r2
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4413      	add	r3, r2
 8003e34:	00db      	lsls	r3, r3, #3
 8003e36:	440b      	add	r3, r1
 8003e38:	3318      	adds	r3, #24
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4798      	blx	r3
	for(uint8_t t = 0; t < task_count; t++)
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	3301      	adds	r3, #1
 8003e42:	71fb      	strb	r3, [r7, #7]
 8003e44:	4b05      	ldr	r3, [pc, #20]	; (8003e5c <TASK_MANAGER_Main+0x54>)
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	79fa      	ldrb	r2, [r7, #7]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d3e2      	bcc.n	8003e14 <TASK_MANAGER_Main+0xc>
		}
	}
}
 8003e4e:	bf00      	nop
 8003e50:	bf00      	nop
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	20001c28 	.word	0x20001c28
 8003e5c:	20002061 	.word	0x20002061

08003e60 <TASK_MANAGER_It_ms>:

void TASK_MANAGER_It_ms(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
	if(!is_initialized)
 8003e66:	4b14      	ldr	r3, [pc, #80]	; (8003eb8 <TASK_MANAGER_It_ms+0x58>)
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d020      	beq.n	8003eb0 <TASK_MANAGER_It_ms+0x50>
	{
		return;
	}
	for(uint8_t t = 0; t < task_count; t++)
 8003e6e:	2300      	movs	r3, #0
 8003e70:	71fb      	strb	r3, [r7, #7]
 8003e72:	e017      	b.n	8003ea4 <TASK_MANAGER_It_ms+0x44>
	{
		if(task[t].it.call)
 8003e74:	79fa      	ldrb	r2, [r7, #7]
 8003e76:	4911      	ldr	r1, [pc, #68]	; (8003ebc <TASK_MANAGER_It_ms+0x5c>)
 8003e78:	4613      	mov	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	440b      	add	r3, r1
 8003e82:	3328      	adds	r3, #40	; 0x28
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <TASK_MANAGER_It_ms+0x3e>
		{
			task[t].it.call();
 8003e8a:	79fa      	ldrb	r2, [r7, #7]
 8003e8c:	490b      	ldr	r1, [pc, #44]	; (8003ebc <TASK_MANAGER_It_ms+0x5c>)
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	440b      	add	r3, r1
 8003e98:	3328      	adds	r3, #40	; 0x28
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4798      	blx	r3
	for(uint8_t t = 0; t < task_count; t++)
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	71fb      	strb	r3, [r7, #7]
 8003ea4:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <TASK_MANAGER_It_ms+0x60>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	79fa      	ldrb	r2, [r7, #7]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d3e2      	bcc.n	8003e74 <TASK_MANAGER_It_ms+0x14>
 8003eae:	e000      	b.n	8003eb2 <TASK_MANAGER_It_ms+0x52>
		return;
 8003eb0:	bf00      	nop
		}
	}
}
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20002060 	.word	0x20002060
 8003ebc:	20001c28 	.word	0x20001c28
 8003ec0:	20002061 	.word	0x20002061

08003ec4 <TASK_MANAGER_Gyro_Data_Ready>:

void TASK_MANAGER_Gyro_Data_Ready(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
	for(uint8_t t = 0; t < task_count; t++)
 8003eca:	2300      	movs	r3, #0
 8003ecc:	71fb      	strb	r3, [r7, #7]
 8003ece:	e017      	b.n	8003f00 <TASK_MANAGER_Gyro_Data_Ready+0x3c>
	{
		if(task[t].gyro_data_ready.call)
 8003ed0:	79fa      	ldrb	r2, [r7, #7]
 8003ed2:	4910      	ldr	r1, [pc, #64]	; (8003f14 <TASK_MANAGER_Gyro_Data_Ready+0x50>)
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	4413      	add	r3, r2
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	440b      	add	r3, r1
 8003ede:	3338      	adds	r3, #56	; 0x38
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d009      	beq.n	8003efa <TASK_MANAGER_Gyro_Data_Ready+0x36>
		{
			task[t].gyro_data_ready.call();
 8003ee6:	79fa      	ldrb	r2, [r7, #7]
 8003ee8:	490a      	ldr	r1, [pc, #40]	; (8003f14 <TASK_MANAGER_Gyro_Data_Ready+0x50>)
 8003eea:	4613      	mov	r3, r2
 8003eec:	00db      	lsls	r3, r3, #3
 8003eee:	4413      	add	r3, r2
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3338      	adds	r3, #56	; 0x38
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4798      	blx	r3
	for(uint8_t t = 0; t < task_count; t++)
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	3301      	adds	r3, #1
 8003efe:	71fb      	strb	r3, [r7, #7]
 8003f00:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <TASK_MANAGER_Gyro_Data_Ready+0x54>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	79fa      	ldrb	r2, [r7, #7]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d3e2      	bcc.n	8003ed0 <TASK_MANAGER_Gyro_Data_Ready+0xc>
		}
	}
}
 8003f0a:	bf00      	nop
 8003f0c:	bf00      	nop
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20001c28 	.word	0x20001c28
 8003f18:	20002061 	.word	0x20002061

08003f1c <TASK_MANAGER_Add_Task>:

void TASK_MANAGER_Add_Task(char * name, void(*init)(void), void(*main)(void), void(*it)(void), void(*gyro)(void))
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
	if(task_count == MAX_NUMBER_OF_TASK)
 8003f2a:	4b2b      	ldr	r3, [pc, #172]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b0f      	cmp	r3, #15
 8003f30:	d04b      	beq.n	8003fca <TASK_MANAGER_Add_Task+0xae>
	{
		return;
	}
	task[task_count].name = name;
 8003f32:	4b29      	ldr	r3, [pc, #164]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	4619      	mov	r1, r3
 8003f38:	4a28      	ldr	r2, [pc, #160]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	440b      	add	r3, r1
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	601a      	str	r2, [r3, #0]
	task[task_count].name_len = sizeof(name) - 1;
 8003f48:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	4a23      	ldr	r2, [pc, #140]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003f50:	460b      	mov	r3, r1
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	440b      	add	r3, r1
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	4413      	add	r3, r2
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	2203      	movs	r2, #3
 8003f5e:	701a      	strb	r2, [r3, #0]
	task[task_count].init.call = init;
 8003f60:	4b1d      	ldr	r3, [pc, #116]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	4619      	mov	r1, r3
 8003f66:	4a1d      	ldr	r2, [pc, #116]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003f68:	460b      	mov	r3, r1
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	440b      	add	r3, r1
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4413      	add	r3, r2
 8003f72:	3308      	adds	r3, #8
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	601a      	str	r2, [r3, #0]
	task[task_count].main.call = main;
 8003f78:	4b17      	ldr	r3, [pc, #92]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4a17      	ldr	r2, [pc, #92]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003f80:	460b      	mov	r3, r1
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	440b      	add	r3, r1
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	3318      	adds	r3, #24
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	601a      	str	r2, [r3, #0]
	task[task_count].it.call = it;
 8003f90:	4b11      	ldr	r3, [pc, #68]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	4619      	mov	r1, r3
 8003f96:	4a11      	ldr	r2, [pc, #68]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003f98:	460b      	mov	r3, r1
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	440b      	add	r3, r1
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	4413      	add	r3, r2
 8003fa2:	3328      	adds	r3, #40	; 0x28
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	601a      	str	r2, [r3, #0]
	task[task_count++].gyro_data_ready.call = gyro;
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	1c5a      	adds	r2, r3, #1
 8003fae:	b2d1      	uxtb	r1, r2
 8003fb0:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <TASK_MANAGER_Add_Task+0xbc>)
 8003fb2:	7011      	strb	r1, [r2, #0]
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	4a09      	ldr	r2, [pc, #36]	; (8003fdc <TASK_MANAGER_Add_Task+0xc0>)
 8003fb8:	460b      	mov	r3, r1
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	440b      	add	r3, r1
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	4413      	add	r3, r2
 8003fc2:	3338      	adds	r3, #56	; 0x38
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	e000      	b.n	8003fcc <TASK_MANAGER_Add_Task+0xb0>
		return;
 8003fca:	bf00      	nop
}
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	20002061 	.word	0x20002061
 8003fdc:	20001c28 	.word	0x20001c28

08003fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	; (8004020 <HAL_Init+0x40>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a0d      	ldr	r2, [pc, #52]	; (8004020 <HAL_Init+0x40>)
 8003fea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	; (8004020 <HAL_Init+0x40>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a0a      	ldr	r2, [pc, #40]	; (8004020 <HAL_Init+0x40>)
 8003ff6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ffa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ffc:	4b08      	ldr	r3, [pc, #32]	; (8004020 <HAL_Init+0x40>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a07      	ldr	r2, [pc, #28]	; (8004020 <HAL_Init+0x40>)
 8004002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004006:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004008:	2003      	movs	r0, #3
 800400a:	f000 f94f 	bl	80042ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800400e:	200f      	movs	r0, #15
 8004010:	f000 f808 	bl	8004024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004014:	f7ff f9cc 	bl	80033b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023c00 	.word	0x40023c00

08004024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800402c:	4b12      	ldr	r3, [pc, #72]	; (8004078 <HAL_InitTick+0x54>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4b12      	ldr	r3, [pc, #72]	; (800407c <HAL_InitTick+0x58>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	4619      	mov	r1, r3
 8004036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800403a:	fbb3 f3f1 	udiv	r3, r3, r1
 800403e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f967 	bl	8004316 <HAL_SYSTICK_Config>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e00e      	b.n	8004070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b0f      	cmp	r3, #15
 8004056:	d80a      	bhi.n	800406e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004058:	2200      	movs	r2, #0
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	f04f 30ff 	mov.w	r0, #4294967295
 8004060:	f000 f92f 	bl	80042c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004064:	4a06      	ldr	r2, [pc, #24]	; (8004080 <HAL_InitTick+0x5c>)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
 800406c:	e000      	b.n	8004070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
}
 8004070:	4618      	mov	r0, r3
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	20000108 	.word	0x20000108
 800407c:	20000110 	.word	0x20000110
 8004080:	2000010c 	.word	0x2000010c

08004084 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004088:	4b06      	ldr	r3, [pc, #24]	; (80040a4 <HAL_IncTick+0x20>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	4b06      	ldr	r3, [pc, #24]	; (80040a8 <HAL_IncTick+0x24>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4413      	add	r3, r2
 8004094:	4a04      	ldr	r2, [pc, #16]	; (80040a8 <HAL_IncTick+0x24>)
 8004096:	6013      	str	r3, [r2, #0]
}
 8004098:	bf00      	nop
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000110 	.word	0x20000110
 80040a8:	200024cc 	.word	0x200024cc

080040ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  return uwTick;
 80040b0:	4b03      	ldr	r3, [pc, #12]	; (80040c0 <HAL_GetTick+0x14>)
 80040b2:	681b      	ldr	r3, [r3, #0]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	200024cc 	.word	0x200024cc

080040c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040cc:	f7ff ffee 	bl	80040ac <HAL_GetTick>
 80040d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d005      	beq.n	80040ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040de:	4b0a      	ldr	r3, [pc, #40]	; (8004108 <HAL_Delay+0x44>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040ea:	bf00      	nop
 80040ec:	f7ff ffde 	bl	80040ac <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d8f7      	bhi.n	80040ec <HAL_Delay+0x28>
  {
  }
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000110 	.word	0x20000110

0800410c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800410c:	b480      	push	{r7}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800411c:	4b0c      	ldr	r3, [pc, #48]	; (8004150 <__NVIC_SetPriorityGrouping+0x44>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004128:	4013      	ands	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004134:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800413c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800413e:	4a04      	ldr	r2, [pc, #16]	; (8004150 <__NVIC_SetPriorityGrouping+0x44>)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	60d3      	str	r3, [r2, #12]
}
 8004144:	bf00      	nop
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004158:	4b04      	ldr	r3, [pc, #16]	; (800416c <__NVIC_GetPriorityGrouping+0x18>)
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	0a1b      	lsrs	r3, r3, #8
 800415e:	f003 0307 	and.w	r3, r3, #7
}
 8004162:	4618      	mov	r0, r3
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	e000ed00 	.word	0xe000ed00

08004170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	2b00      	cmp	r3, #0
 8004180:	db0b      	blt.n	800419a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	f003 021f 	and.w	r2, r3, #31
 8004188:	4907      	ldr	r1, [pc, #28]	; (80041a8 <__NVIC_EnableIRQ+0x38>)
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	095b      	lsrs	r3, r3, #5
 8004190:	2001      	movs	r0, #1
 8004192:	fa00 f202 	lsl.w	r2, r0, r2
 8004196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800419a:	bf00      	nop
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	e000e100 	.word	0xe000e100

080041ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	db0a      	blt.n	80041d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	490c      	ldr	r1, [pc, #48]	; (80041f8 <__NVIC_SetPriority+0x4c>)
 80041c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ca:	0112      	lsls	r2, r2, #4
 80041cc:	b2d2      	uxtb	r2, r2
 80041ce:	440b      	add	r3, r1
 80041d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041d4:	e00a      	b.n	80041ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	4908      	ldr	r1, [pc, #32]	; (80041fc <__NVIC_SetPriority+0x50>)
 80041dc:	79fb      	ldrb	r3, [r7, #7]
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	3b04      	subs	r3, #4
 80041e4:	0112      	lsls	r2, r2, #4
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	440b      	add	r3, r1
 80041ea:	761a      	strb	r2, [r3, #24]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	e000e100 	.word	0xe000e100
 80041fc:	e000ed00 	.word	0xe000ed00

08004200 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004200:	b480      	push	{r7}
 8004202:	b089      	sub	sp, #36	; 0x24
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	f1c3 0307 	rsb	r3, r3, #7
 800421a:	2b04      	cmp	r3, #4
 800421c:	bf28      	it	cs
 800421e:	2304      	movcs	r3, #4
 8004220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	3304      	adds	r3, #4
 8004226:	2b06      	cmp	r3, #6
 8004228:	d902      	bls.n	8004230 <NVIC_EncodePriority+0x30>
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	3b03      	subs	r3, #3
 800422e:	e000      	b.n	8004232 <NVIC_EncodePriority+0x32>
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	f04f 32ff 	mov.w	r2, #4294967295
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	43da      	mvns	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	401a      	ands	r2, r3
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004248:	f04f 31ff 	mov.w	r1, #4294967295
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fa01 f303 	lsl.w	r3, r1, r3
 8004252:	43d9      	mvns	r1, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004258:	4313      	orrs	r3, r2
         );
}
 800425a:	4618      	mov	r0, r3
 800425c:	3724      	adds	r7, #36	; 0x24
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
	...

08004268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3b01      	subs	r3, #1
 8004274:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004278:	d301      	bcc.n	800427e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800427a:	2301      	movs	r3, #1
 800427c:	e00f      	b.n	800429e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800427e:	4a0a      	ldr	r2, [pc, #40]	; (80042a8 <SysTick_Config+0x40>)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3b01      	subs	r3, #1
 8004284:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004286:	210f      	movs	r1, #15
 8004288:	f04f 30ff 	mov.w	r0, #4294967295
 800428c:	f7ff ff8e 	bl	80041ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004290:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <SysTick_Config+0x40>)
 8004292:	2200      	movs	r2, #0
 8004294:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004296:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <SysTick_Config+0x40>)
 8004298:	2207      	movs	r2, #7
 800429a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	e000e010 	.word	0xe000e010

080042ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff ff29 	bl	800410c <__NVIC_SetPriorityGrouping>
}
 80042ba:	bf00      	nop
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b086      	sub	sp, #24
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	4603      	mov	r3, r0
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	607a      	str	r2, [r7, #4]
 80042ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042d4:	f7ff ff3e 	bl	8004154 <__NVIC_GetPriorityGrouping>
 80042d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	68b9      	ldr	r1, [r7, #8]
 80042de:	6978      	ldr	r0, [r7, #20]
 80042e0:	f7ff ff8e 	bl	8004200 <NVIC_EncodePriority>
 80042e4:	4602      	mov	r2, r0
 80042e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ea:	4611      	mov	r1, r2
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff ff5d 	bl	80041ac <__NVIC_SetPriority>
}
 80042f2:	bf00      	nop
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b082      	sub	sp, #8
 80042fe:	af00      	add	r7, sp, #0
 8004300:	4603      	mov	r3, r0
 8004302:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff ff31 	bl	8004170 <__NVIC_EnableIRQ>
}
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff ffa2 	bl	8004268 <SysTick_Config>
 8004324:	4603      	mov	r3, r0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800433c:	f7ff feb6 	bl	80040ac <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e099      	b.n	8004480 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0201 	bic.w	r2, r2, #1
 800436a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800436c:	e00f      	b.n	800438e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800436e:	f7ff fe9d 	bl	80040ac <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b05      	cmp	r3, #5
 800437a:	d908      	bls.n	800438e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2203      	movs	r2, #3
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e078      	b.n	8004480 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1e8      	bne.n	800436e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	4b38      	ldr	r3, [pc, #224]	; (8004488 <HAL_DMA_Init+0x158>)
 80043a8:	4013      	ands	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	4313      	orrs	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	2b04      	cmp	r3, #4
 80043e6:	d107      	bne.n	80043f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f0:	4313      	orrs	r3, r2
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f023 0307 	bic.w	r3, r3, #7
 800440e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	2b04      	cmp	r3, #4
 8004420:	d117      	bne.n	8004452 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00e      	beq.n	8004452 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 fb1b 	bl	8004a70 <DMA_CheckFifoParam>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d008      	beq.n	8004452 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2240      	movs	r2, #64	; 0x40
 8004444:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800444e:	2301      	movs	r3, #1
 8004450:	e016      	b.n	8004480 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fad2 	bl	8004a04 <DMA_CalcBaseAndBitshift>
 8004460:	4603      	mov	r3, r0
 8004462:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004468:	223f      	movs	r2, #63	; 0x3f
 800446a:	409a      	lsls	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	f010803f 	.word	0xf010803f

0800448c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d101      	bne.n	80044b2 <HAL_DMA_Start_IT+0x26>
 80044ae:	2302      	movs	r3, #2
 80044b0:	e040      	b.n	8004534 <HAL_DMA_Start_IT+0xa8>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d12f      	bne.n	8004526 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 fa64 	bl	80049a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e4:	223f      	movs	r2, #63	; 0x3f
 80044e6:	409a      	lsls	r2, r3
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f042 0216 	orr.w	r2, r2, #22
 80044fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	d007      	beq.n	8004514 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0208 	orr.w	r2, r2, #8
 8004512:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	e005      	b.n	8004532 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800452e:	2302      	movs	r3, #2
 8004530:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004532:	7dfb      	ldrb	r3, [r7, #23]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3718      	adds	r7, #24
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004548:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800454a:	f7ff fdaf 	bl	80040ac <HAL_GetTick>
 800454e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d008      	beq.n	800456e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2280      	movs	r2, #128	; 0x80
 8004560:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e052      	b.n	8004614 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0216 	bic.w	r2, r2, #22
 800457c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800458c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004592:	2b00      	cmp	r3, #0
 8004594:	d103      	bne.n	800459e <HAL_DMA_Abort+0x62>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0208 	bic.w	r2, r2, #8
 80045ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0201 	bic.w	r2, r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045be:	e013      	b.n	80045e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045c0:	f7ff fd74 	bl	80040ac <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b05      	cmp	r3, #5
 80045cc:	d90c      	bls.n	80045e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2203      	movs	r2, #3
 80045d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e015      	b.n	8004614 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e4      	bne.n	80045c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fa:	223f      	movs	r2, #63	; 0x3f
 80045fc:	409a      	lsls	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d004      	beq.n	800463a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2280      	movs	r2, #128	; 0x80
 8004634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e00c      	b.n	8004654 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2205      	movs	r2, #5
 800463e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0201 	bic.w	r2, r2, #1
 8004650:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800466c:	4b92      	ldr	r3, [pc, #584]	; (80048b8 <HAL_DMA_IRQHandler+0x258>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a92      	ldr	r2, [pc, #584]	; (80048bc <HAL_DMA_IRQHandler+0x25c>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	0a9b      	lsrs	r3, r3, #10
 8004678:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800467e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468a:	2208      	movs	r2, #8
 800468c:	409a      	lsls	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	4013      	ands	r3, r2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d01a      	beq.n	80046cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d013      	beq.n	80046cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0204 	bic.w	r2, r2, #4
 80046b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b8:	2208      	movs	r2, #8
 80046ba:	409a      	lsls	r2, r3
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c4:	f043 0201 	orr.w	r2, r3, #1
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d0:	2201      	movs	r2, #1
 80046d2:	409a      	lsls	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4013      	ands	r3, r2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d012      	beq.n	8004702 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00b      	beq.n	8004702 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ee:	2201      	movs	r2, #1
 80046f0:	409a      	lsls	r2, r3
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fa:	f043 0202 	orr.w	r2, r3, #2
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004706:	2204      	movs	r2, #4
 8004708:	409a      	lsls	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	4013      	ands	r3, r2
 800470e:	2b00      	cmp	r3, #0
 8004710:	d012      	beq.n	8004738 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00b      	beq.n	8004738 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004724:	2204      	movs	r2, #4
 8004726:	409a      	lsls	r2, r3
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004730:	f043 0204 	orr.w	r2, r3, #4
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473c:	2210      	movs	r2, #16
 800473e:	409a      	lsls	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d043      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d03c      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475a:	2210      	movs	r2, #16
 800475c:	409a      	lsls	r2, r3
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d018      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d108      	bne.n	8004790 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	d024      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	4798      	blx	r3
 800478e:	e01f      	b.n	80047d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01b      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	4798      	blx	r3
 80047a0:	e016      	b.n	80047d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d107      	bne.n	80047c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f022 0208 	bic.w	r2, r2, #8
 80047be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d003      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d4:	2220      	movs	r2, #32
 80047d6:	409a      	lsls	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	4013      	ands	r3, r2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 808e 	beq.w	80048fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 8086 	beq.w	80048fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047f6:	2220      	movs	r2, #32
 80047f8:	409a      	lsls	r2, r3
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b05      	cmp	r3, #5
 8004808:	d136      	bne.n	8004878 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0216 	bic.w	r2, r2, #22
 8004818:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695a      	ldr	r2, [r3, #20]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004828:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	2b00      	cmp	r3, #0
 8004830:	d103      	bne.n	800483a <HAL_DMA_IRQHandler+0x1da>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004836:	2b00      	cmp	r3, #0
 8004838:	d007      	beq.n	800484a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0208 	bic.w	r2, r2, #8
 8004848:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484e:	223f      	movs	r2, #63	; 0x3f
 8004850:	409a      	lsls	r2, r3
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800486a:	2b00      	cmp	r3, #0
 800486c:	d07d      	beq.n	800496a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	4798      	blx	r3
        }
        return;
 8004876:	e078      	b.n	800496a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d01c      	beq.n	80048c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d108      	bne.n	80048a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004898:	2b00      	cmp	r3, #0
 800489a:	d030      	beq.n	80048fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	4798      	blx	r3
 80048a4:	e02b      	b.n	80048fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d027      	beq.n	80048fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	4798      	blx	r3
 80048b6:	e022      	b.n	80048fe <HAL_DMA_IRQHandler+0x29e>
 80048b8:	20000108 	.word	0x20000108
 80048bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10f      	bne.n	80048ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0210 	bic.w	r2, r2, #16
 80048dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d003      	beq.n	80048fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004902:	2b00      	cmp	r3, #0
 8004904:	d032      	beq.n	800496c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d022      	beq.n	8004958 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2205      	movs	r2, #5
 8004916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0201 	bic.w	r2, r2, #1
 8004928:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	3301      	adds	r3, #1
 800492e:	60bb      	str	r3, [r7, #8]
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	429a      	cmp	r2, r3
 8004934:	d307      	bcc.n	8004946 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f2      	bne.n	800492a <HAL_DMA_IRQHandler+0x2ca>
 8004944:	e000      	b.n	8004948 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004946:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	4798      	blx	r3
 8004968:	e000      	b.n	800496c <HAL_DMA_IRQHandler+0x30c>
        return;
 800496a:	bf00      	nop
    }
  }
}
 800496c:	3718      	adds	r7, #24
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop

08004974 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004982:	b2db      	uxtb	r3, r3
}
 8004984:	4618      	mov	r0, r3
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800499c:	4618      	mov	r0, r3
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
 80049b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80049c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	2b40      	cmp	r3, #64	; 0x40
 80049d4:	d108      	bne.n	80049e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80049e6:	e007      	b.n	80049f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	60da      	str	r2, [r3, #12]
}
 80049f8:	bf00      	nop
 80049fa:	3714      	adds	r7, #20
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	3b10      	subs	r3, #16
 8004a14:	4a14      	ldr	r2, [pc, #80]	; (8004a68 <DMA_CalcBaseAndBitshift+0x64>)
 8004a16:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1a:	091b      	lsrs	r3, r3, #4
 8004a1c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a1e:	4a13      	ldr	r2, [pc, #76]	; (8004a6c <DMA_CalcBaseAndBitshift+0x68>)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4413      	add	r3, r2
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	461a      	mov	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b03      	cmp	r3, #3
 8004a30:	d909      	bls.n	8004a46 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a3a:	f023 0303 	bic.w	r3, r3, #3
 8004a3e:	1d1a      	adds	r2, r3, #4
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	659a      	str	r2, [r3, #88]	; 0x58
 8004a44:	e007      	b.n	8004a56 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	aaaaaaab 	.word	0xaaaaaaab
 8004a6c:	0800b7f0 	.word	0x0800b7f0

08004a70 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a80:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d11f      	bne.n	8004aca <DMA_CheckFifoParam+0x5a>
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	d856      	bhi.n	8004b3e <DMA_CheckFifoParam+0xce>
 8004a90:	a201      	add	r2, pc, #4	; (adr r2, 8004a98 <DMA_CheckFifoParam+0x28>)
 8004a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a96:	bf00      	nop
 8004a98:	08004aa9 	.word	0x08004aa9
 8004a9c:	08004abb 	.word	0x08004abb
 8004aa0:	08004aa9 	.word	0x08004aa9
 8004aa4:	08004b3f 	.word	0x08004b3f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d046      	beq.n	8004b42 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ab8:	e043      	b.n	8004b42 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ac2:	d140      	bne.n	8004b46 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac8:	e03d      	b.n	8004b46 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ad2:	d121      	bne.n	8004b18 <DMA_CheckFifoParam+0xa8>
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2b03      	cmp	r3, #3
 8004ad8:	d837      	bhi.n	8004b4a <DMA_CheckFifoParam+0xda>
 8004ada:	a201      	add	r2, pc, #4	; (adr r2, 8004ae0 <DMA_CheckFifoParam+0x70>)
 8004adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae0:	08004af1 	.word	0x08004af1
 8004ae4:	08004af7 	.word	0x08004af7
 8004ae8:	08004af1 	.word	0x08004af1
 8004aec:	08004b09 	.word	0x08004b09
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	73fb      	strb	r3, [r7, #15]
      break;
 8004af4:	e030      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d025      	beq.n	8004b4e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b06:	e022      	b.n	8004b4e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b10:	d11f      	bne.n	8004b52 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b16:	e01c      	b.n	8004b52 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d903      	bls.n	8004b26 <DMA_CheckFifoParam+0xb6>
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2b03      	cmp	r3, #3
 8004b22:	d003      	beq.n	8004b2c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b24:	e018      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
      break;
 8004b2a:	e015      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00e      	beq.n	8004b56 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b3c:	e00b      	b.n	8004b56 <DMA_CheckFifoParam+0xe6>
      break;
 8004b3e:	bf00      	nop
 8004b40:	e00a      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;
 8004b42:	bf00      	nop
 8004b44:	e008      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;
 8004b46:	bf00      	nop
 8004b48:	e006      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;
 8004b4a:	bf00      	nop
 8004b4c:	e004      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;
 8004b4e:	bf00      	nop
 8004b50:	e002      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;   
 8004b52:	bf00      	nop
 8004b54:	e000      	b.n	8004b58 <DMA_CheckFifoParam+0xe8>
      break;
 8004b56:	bf00      	nop
    }
  } 
  
  return status; 
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3714      	adds	r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop

08004b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b089      	sub	sp, #36	; 0x24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61fb      	str	r3, [r7, #28]
 8004b82:	e16b      	b.n	8004e5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b84:	2201      	movs	r2, #1
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4013      	ands	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	f040 815a 	bne.w	8004e56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f003 0303 	and.w	r3, r3, #3
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d005      	beq.n	8004bba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d130      	bne.n	8004c1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	fa02 f303 	lsl.w	r3, r2, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	091b      	lsrs	r3, r3, #4
 8004c06:	f003 0201 	and.w	r2, r3, #1
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d017      	beq.n	8004c58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	2203      	movs	r2, #3
 8004c34:	fa02 f303 	lsl.w	r3, r2, r3
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	69ba      	ldr	r2, [r7, #24]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 0303 	and.w	r3, r3, #3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d123      	bne.n	8004cac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	08da      	lsrs	r2, r3, #3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3208      	adds	r2, #8
 8004c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	220f      	movs	r2, #15
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	43db      	mvns	r3, r3
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	4013      	ands	r3, r2
 8004c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	08da      	lsrs	r2, r3, #3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3208      	adds	r2, #8
 8004ca6:	69b9      	ldr	r1, [r7, #24]
 8004ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	2203      	movs	r2, #3
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f003 0203 	and.w	r2, r3, #3
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80b4 	beq.w	8004e56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	4b60      	ldr	r3, [pc, #384]	; (8004e74 <HAL_GPIO_Init+0x30c>)
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf6:	4a5f      	ldr	r2, [pc, #380]	; (8004e74 <HAL_GPIO_Init+0x30c>)
 8004cf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8004cfe:	4b5d      	ldr	r3, [pc, #372]	; (8004e74 <HAL_GPIO_Init+0x30c>)
 8004d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d0a:	4a5b      	ldr	r2, [pc, #364]	; (8004e78 <HAL_GPIO_Init+0x310>)
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	089b      	lsrs	r3, r3, #2
 8004d10:	3302      	adds	r3, #2
 8004d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	220f      	movs	r2, #15
 8004d22:	fa02 f303 	lsl.w	r3, r2, r3
 8004d26:	43db      	mvns	r3, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a52      	ldr	r2, [pc, #328]	; (8004e7c <HAL_GPIO_Init+0x314>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d02b      	beq.n	8004d8e <HAL_GPIO_Init+0x226>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a51      	ldr	r2, [pc, #324]	; (8004e80 <HAL_GPIO_Init+0x318>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d025      	beq.n	8004d8a <HAL_GPIO_Init+0x222>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a50      	ldr	r2, [pc, #320]	; (8004e84 <HAL_GPIO_Init+0x31c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d01f      	beq.n	8004d86 <HAL_GPIO_Init+0x21e>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a4f      	ldr	r2, [pc, #316]	; (8004e88 <HAL_GPIO_Init+0x320>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d019      	beq.n	8004d82 <HAL_GPIO_Init+0x21a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a4e      	ldr	r2, [pc, #312]	; (8004e8c <HAL_GPIO_Init+0x324>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d013      	beq.n	8004d7e <HAL_GPIO_Init+0x216>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a4d      	ldr	r2, [pc, #308]	; (8004e90 <HAL_GPIO_Init+0x328>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d00d      	beq.n	8004d7a <HAL_GPIO_Init+0x212>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a4c      	ldr	r2, [pc, #304]	; (8004e94 <HAL_GPIO_Init+0x32c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d007      	beq.n	8004d76 <HAL_GPIO_Init+0x20e>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a4b      	ldr	r2, [pc, #300]	; (8004e98 <HAL_GPIO_Init+0x330>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d101      	bne.n	8004d72 <HAL_GPIO_Init+0x20a>
 8004d6e:	2307      	movs	r3, #7
 8004d70:	e00e      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d72:	2308      	movs	r3, #8
 8004d74:	e00c      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d76:	2306      	movs	r3, #6
 8004d78:	e00a      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d7a:	2305      	movs	r3, #5
 8004d7c:	e008      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d7e:	2304      	movs	r3, #4
 8004d80:	e006      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d82:	2303      	movs	r3, #3
 8004d84:	e004      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d86:	2302      	movs	r3, #2
 8004d88:	e002      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e000      	b.n	8004d90 <HAL_GPIO_Init+0x228>
 8004d8e:	2300      	movs	r3, #0
 8004d90:	69fa      	ldr	r2, [r7, #28]
 8004d92:	f002 0203 	and.w	r2, r2, #3
 8004d96:	0092      	lsls	r2, r2, #2
 8004d98:	4093      	lsls	r3, r2
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004da0:	4935      	ldr	r1, [pc, #212]	; (8004e78 <HAL_GPIO_Init+0x310>)
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	089b      	lsrs	r3, r3, #2
 8004da6:	3302      	adds	r3, #2
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dae:	4b3b      	ldr	r3, [pc, #236]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004dd2:	4a32      	ldr	r2, [pc, #200]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004dd8:	4b30      	ldr	r3, [pc, #192]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dfc:	4a27      	ldr	r2, [pc, #156]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e02:	4b26      	ldr	r3, [pc, #152]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e26:	4a1d      	ldr	r2, [pc, #116]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e2c:	4b1b      	ldr	r3, [pc, #108]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	43db      	mvns	r3, r3
 8004e36:	69ba      	ldr	r2, [r7, #24]
 8004e38:	4013      	ands	r3, r2
 8004e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e50:	4a12      	ldr	r2, [pc, #72]	; (8004e9c <HAL_GPIO_Init+0x334>)
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	61fb      	str	r3, [r7, #28]
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	2b0f      	cmp	r3, #15
 8004e60:	f67f ae90 	bls.w	8004b84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	3724      	adds	r7, #36	; 0x24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40013800 	.word	0x40013800
 8004e7c:	40020000 	.word	0x40020000
 8004e80:	40020400 	.word	0x40020400
 8004e84:	40020800 	.word	0x40020800
 8004e88:	40020c00 	.word	0x40020c00
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	40021400 	.word	0x40021400
 8004e94:	40021800 	.word	0x40021800
 8004e98:	40021c00 	.word	0x40021c00
 8004e9c:	40013c00 	.word	0x40013c00

08004ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	807b      	strh	r3, [r7, #2]
 8004eac:	4613      	mov	r3, r2
 8004eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004eb0:	787b      	ldrb	r3, [r7, #1]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004eb6:	887a      	ldrh	r2, [r7, #2]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ebc:	e003      	b.n	8004ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ebe:	887b      	ldrh	r3, [r7, #2]
 8004ec0:	041a      	lsls	r2, r3, #16
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	619a      	str	r2, [r3, #24]
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
	...

08004ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e12b      	b.n	800513e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d106      	bne.n	8004f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f7fe f884 	bl	8003008 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2224      	movs	r2, #36	; 0x24
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0201 	bic.w	r2, r2, #1
 8004f16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f38:	f003 fc46 	bl	80087c8 <HAL_RCC_GetPCLK1Freq>
 8004f3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	4a81      	ldr	r2, [pc, #516]	; (8005148 <HAL_I2C_Init+0x274>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d807      	bhi.n	8004f58 <HAL_I2C_Init+0x84>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4a80      	ldr	r2, [pc, #512]	; (800514c <HAL_I2C_Init+0x278>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	bf94      	ite	ls
 8004f50:	2301      	movls	r3, #1
 8004f52:	2300      	movhi	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	e006      	b.n	8004f66 <HAL_I2C_Init+0x92>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4a7d      	ldr	r2, [pc, #500]	; (8005150 <HAL_I2C_Init+0x27c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	bf94      	ite	ls
 8004f60:	2301      	movls	r3, #1
 8004f62:	2300      	movhi	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e0e7      	b.n	800513e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4a78      	ldr	r2, [pc, #480]	; (8005154 <HAL_I2C_Init+0x280>)
 8004f72:	fba2 2303 	umull	r2, r3, r2, r3
 8004f76:	0c9b      	lsrs	r3, r3, #18
 8004f78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	4a6a      	ldr	r2, [pc, #424]	; (8005148 <HAL_I2C_Init+0x274>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d802      	bhi.n	8004fa8 <HAL_I2C_Init+0xd4>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	e009      	b.n	8004fbc <HAL_I2C_Init+0xe8>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fae:	fb02 f303 	mul.w	r3, r2, r3
 8004fb2:	4a69      	ldr	r2, [pc, #420]	; (8005158 <HAL_I2C_Init+0x284>)
 8004fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb8:	099b      	lsrs	r3, r3, #6
 8004fba:	3301      	adds	r3, #1
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	495c      	ldr	r1, [pc, #368]	; (8005148 <HAL_I2C_Init+0x274>)
 8004fd8:	428b      	cmp	r3, r1
 8004fda:	d819      	bhi.n	8005010 <HAL_I2C_Init+0x13c>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1e59      	subs	r1, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fea:	1c59      	adds	r1, r3, #1
 8004fec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ff0:	400b      	ands	r3, r1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <HAL_I2C_Init+0x138>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	1e59      	subs	r1, r3, #1
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	fbb1 f3f3 	udiv	r3, r1, r3
 8005004:	3301      	adds	r3, #1
 8005006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800500a:	e051      	b.n	80050b0 <HAL_I2C_Init+0x1dc>
 800500c:	2304      	movs	r3, #4
 800500e:	e04f      	b.n	80050b0 <HAL_I2C_Init+0x1dc>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d111      	bne.n	800503c <HAL_I2C_Init+0x168>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	1e58      	subs	r0, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6859      	ldr	r1, [r3, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	440b      	add	r3, r1
 8005026:	fbb0 f3f3 	udiv	r3, r0, r3
 800502a:	3301      	adds	r3, #1
 800502c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005030:	2b00      	cmp	r3, #0
 8005032:	bf0c      	ite	eq
 8005034:	2301      	moveq	r3, #1
 8005036:	2300      	movne	r3, #0
 8005038:	b2db      	uxtb	r3, r3
 800503a:	e012      	b.n	8005062 <HAL_I2C_Init+0x18e>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1e58      	subs	r0, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6859      	ldr	r1, [r3, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	440b      	add	r3, r1
 800504a:	0099      	lsls	r1, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005052:	3301      	adds	r3, #1
 8005054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005058:	2b00      	cmp	r3, #0
 800505a:	bf0c      	ite	eq
 800505c:	2301      	moveq	r3, #1
 800505e:	2300      	movne	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_I2C_Init+0x196>
 8005066:	2301      	movs	r3, #1
 8005068:	e022      	b.n	80050b0 <HAL_I2C_Init+0x1dc>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10e      	bne.n	8005090 <HAL_I2C_Init+0x1bc>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	1e58      	subs	r0, r3, #1
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6859      	ldr	r1, [r3, #4]
 800507a:	460b      	mov	r3, r1
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	440b      	add	r3, r1
 8005080:	fbb0 f3f3 	udiv	r3, r0, r3
 8005084:	3301      	adds	r3, #1
 8005086:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800508a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800508e:	e00f      	b.n	80050b0 <HAL_I2C_Init+0x1dc>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	1e58      	subs	r0, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6859      	ldr	r1, [r3, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	440b      	add	r3, r1
 800509e:	0099      	lsls	r1, r3, #2
 80050a0:	440b      	add	r3, r1
 80050a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80050a6:	3301      	adds	r3, #1
 80050a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	6809      	ldr	r1, [r1, #0]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69da      	ldr	r2, [r3, #28]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6911      	ldr	r1, [r2, #16]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68d2      	ldr	r2, [r2, #12]
 80050ea:	4311      	orrs	r1, r2
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	430b      	orrs	r3, r1
 80050f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	695a      	ldr	r2, [r3, #20]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	431a      	orrs	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	430a      	orrs	r2, r1
 800510e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0201 	orr.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2220      	movs	r2, #32
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	000186a0 	.word	0x000186a0
 800514c:	001e847f 	.word	0x001e847f
 8005150:	003d08ff 	.word	0x003d08ff
 8005154:	431bde83 	.word	0x431bde83
 8005158:	10624dd3 	.word	0x10624dd3

0800515c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	4608      	mov	r0, r1
 8005166:	4611      	mov	r1, r2
 8005168:	461a      	mov	r2, r3
 800516a:	4603      	mov	r3, r0
 800516c:	817b      	strh	r3, [r7, #10]
 800516e:	460b      	mov	r3, r1
 8005170:	813b      	strh	r3, [r7, #8]
 8005172:	4613      	mov	r3, r2
 8005174:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005176:	f7fe ff99 	bl	80040ac <HAL_GetTick>
 800517a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b20      	cmp	r3, #32
 8005186:	f040 80d9 	bne.w	800533c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	2319      	movs	r3, #25
 8005190:	2201      	movs	r2, #1
 8005192:	496d      	ldr	r1, [pc, #436]	; (8005348 <HAL_I2C_Mem_Write+0x1ec>)
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f002 fccd 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051a0:	2302      	movs	r3, #2
 80051a2:	e0cc      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_I2C_Mem_Write+0x56>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e0c5      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d007      	beq.n	80051d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2221      	movs	r2, #33	; 0x21
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2240      	movs	r2, #64	; 0x40
 80051f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a3a      	ldr	r2, [r7, #32]
 8005202:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005208:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4a4d      	ldr	r2, [pc, #308]	; (800534c <HAL_I2C_Mem_Write+0x1f0>)
 8005218:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800521a:	88f8      	ldrh	r0, [r7, #6]
 800521c:	893a      	ldrh	r2, [r7, #8]
 800521e:	8979      	ldrh	r1, [r7, #10]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	9301      	str	r3, [sp, #4]
 8005224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	4603      	mov	r3, r0
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f002 f94a 	bl	80074c4 <I2C_RequestMemoryWrite>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d052      	beq.n	80052dc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e081      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f002 fd4e 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00d      	beq.n	8005266 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	2b04      	cmp	r3, #4
 8005250:	d107      	bne.n	8005262 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005260:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e06b      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526a:	781a      	ldrb	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	1c5a      	adds	r2, r3, #1
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005280:	3b01      	subs	r3, #1
 8005282:	b29a      	uxth	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	d11b      	bne.n	80052dc <HAL_I2C_Mem_Write+0x180>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d017      	beq.n	80052dc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b0:	781a      	ldrb	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1aa      	bne.n	800523a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f002 fd3a 	bl	8007d62 <I2C_WaitOnBTFFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00d      	beq.n	8005310 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d107      	bne.n	800530c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e016      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800531e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	e000      	b.n	800533e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800533c:	2302      	movs	r3, #2
  }
}
 800533e:	4618      	mov	r0, r3
 8005340:	3718      	adds	r7, #24
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	00100002 	.word	0x00100002
 800534c:	ffff0000 	.word	0xffff0000

08005350 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b08c      	sub	sp, #48	; 0x30
 8005354:	af02      	add	r7, sp, #8
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	4608      	mov	r0, r1
 800535a:	4611      	mov	r1, r2
 800535c:	461a      	mov	r2, r3
 800535e:	4603      	mov	r3, r0
 8005360:	817b      	strh	r3, [r7, #10]
 8005362:	460b      	mov	r3, r1
 8005364:	813b      	strh	r3, [r7, #8]
 8005366:	4613      	mov	r3, r2
 8005368:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800536a:	f7fe fe9f 	bl	80040ac <HAL_GetTick>
 800536e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b20      	cmp	r3, #32
 800537a:	f040 8208 	bne.w	800578e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800537e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	2319      	movs	r3, #25
 8005384:	2201      	movs	r2, #1
 8005386:	497b      	ldr	r1, [pc, #492]	; (8005574 <HAL_I2C_Mem_Read+0x224>)
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f002 fbd3 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005394:	2302      	movs	r3, #2
 8005396:	e1fb      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d101      	bne.n	80053a6 <HAL_I2C_Mem_Read+0x56>
 80053a2:	2302      	movs	r3, #2
 80053a4:	e1f4      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d007      	beq.n	80053cc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2222      	movs	r2, #34	; 0x22
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2240      	movs	r2, #64	; 0x40
 80053e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80053fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005402:	b29a      	uxth	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4a5b      	ldr	r2, [pc, #364]	; (8005578 <HAL_I2C_Mem_Read+0x228>)
 800540c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800540e:	88f8      	ldrh	r0, [r7, #6]
 8005410:	893a      	ldrh	r2, [r7, #8]
 8005412:	8979      	ldrh	r1, [r7, #10]
 8005414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	4603      	mov	r3, r0
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f002 f8e6 	bl	80075f0 <I2C_RequestMemoryRead>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e1b0      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005432:	2b00      	cmp	r3, #0
 8005434:	d113      	bne.n	800545e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005436:	2300      	movs	r3, #0
 8005438:	623b      	str	r3, [r7, #32]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	623b      	str	r3, [r7, #32]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	623b      	str	r3, [r7, #32]
 800544a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	e184      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005462:	2b01      	cmp	r3, #1
 8005464:	d11b      	bne.n	800549e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005474:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005476:	2300      	movs	r3, #0
 8005478:	61fb      	str	r3, [r7, #28]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	695b      	ldr	r3, [r3, #20]
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	61fb      	str	r3, [r7, #28]
 800548a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	e164      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d11b      	bne.n	80054de <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c6:	2300      	movs	r3, #0
 80054c8:	61bb      	str	r3, [r7, #24]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	61bb      	str	r3, [r7, #24]
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	e144      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054de:	2300      	movs	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	617b      	str	r3, [r7, #20]
 80054f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80054f4:	e138      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	f200 80f1 	bhi.w	80056e2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005504:	2b01      	cmp	r3, #1
 8005506:	d123      	bne.n	8005550 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f002 fc9b 	bl	8007e48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e139      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691a      	ldr	r2, [r3, #16]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	b2d2      	uxtb	r2, r2
 8005528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005538:	3b01      	subs	r3, #1
 800553a:	b29a      	uxth	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800554e:	e10b      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005554:	2b02      	cmp	r3, #2
 8005556:	d14e      	bne.n	80055f6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555e:	2200      	movs	r2, #0
 8005560:	4906      	ldr	r1, [pc, #24]	; (800557c <HAL_I2C_Mem_Read+0x22c>)
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f002 fae6 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d008      	beq.n	8005580 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e10e      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
 8005572:	bf00      	nop
 8005574:	00100002 	.word	0x00100002
 8005578:	ffff0000 	.word	0xffff0000
 800557c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800558e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	691a      	ldr	r2, [r3, #16]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a2:	1c5a      	adds	r2, r3, #1
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	691a      	ldr	r2, [r3, #16]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	3b01      	subs	r3, #1
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055f4:	e0b8      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055fc:	2200      	movs	r2, #0
 80055fe:	4966      	ldr	r1, [pc, #408]	; (8005798 <HAL_I2C_Mem_Read+0x448>)
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f002 fa97 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0bf      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800561e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005658:	2200      	movs	r2, #0
 800565a:	494f      	ldr	r1, [pc, #316]	; (8005798 <HAL_I2C_Mem_Read+0x448>)
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f002 fa69 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e091      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800567a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	691a      	ldr	r2, [r3, #16]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b8:	b2d2      	uxtb	r2, r2
 80056ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056e0:	e042      	b.n	8005768 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f002 fbae 	bl	8007e48 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e04c      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005712:	3b01      	subs	r3, #1
 8005714:	b29a      	uxth	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800571e:	b29b      	uxth	r3, r3
 8005720:	3b01      	subs	r3, #1
 8005722:	b29a      	uxth	r2, r3
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b04      	cmp	r3, #4
 8005734:	d118      	bne.n	8005768 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	691a      	ldr	r2, [r3, #16]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	b2d2      	uxtb	r2, r2
 8005742:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005748:	1c5a      	adds	r2, r3, #1
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005752:	3b01      	subs	r3, #1
 8005754:	b29a      	uxth	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575e:	b29b      	uxth	r3, r3
 8005760:	3b01      	subs	r3, #1
 8005762:	b29a      	uxth	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800576c:	2b00      	cmp	r3, #0
 800576e:	f47f aec2 	bne.w	80054f6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	e000      	b.n	8005790 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800578e:	2302      	movs	r3, #2
  }
}
 8005790:	4618      	mov	r0, r3
 8005792:	3728      	adds	r7, #40	; 0x28
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	00010004 	.word	0x00010004

0800579c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b08c      	sub	sp, #48	; 0x30
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	4608      	mov	r0, r1
 80057a6:	4611      	mov	r1, r2
 80057a8:	461a      	mov	r2, r3
 80057aa:	4603      	mov	r3, r0
 80057ac:	817b      	strh	r3, [r7, #10]
 80057ae:	460b      	mov	r3, r1
 80057b0:	813b      	strh	r3, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057b6:	f7fe fc79 	bl	80040ac <HAL_GetTick>
 80057ba:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	f040 8176 	bne.w	8005aba <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80057ce:	4b95      	ldr	r3, [pc, #596]	; (8005a24 <HAL_I2C_Mem_Read_DMA+0x288>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	08db      	lsrs	r3, r3, #3
 80057d4:	4a94      	ldr	r2, [pc, #592]	; (8005a28 <HAL_I2C_Mem_Read_DMA+0x28c>)
 80057d6:	fba2 2303 	umull	r2, r3, r2, r3
 80057da:	0a1a      	lsrs	r2, r3, #8
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	009a      	lsls	r2, r3, #2
 80057e4:	4413      	add	r3, r2
 80057e6:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d116      	bne.n	8005822 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	f043 0220 	orr.w	r2, r3, #32
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e14c      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b02      	cmp	r3, #2
 800582e:	d0db      	beq.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005836:	2b01      	cmp	r3, #1
 8005838:	d101      	bne.n	800583e <HAL_I2C_Mem_Read_DMA+0xa2>
 800583a:	2302      	movs	r3, #2
 800583c:	e13e      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b01      	cmp	r3, #1
 8005852:	d007      	beq.n	8005864 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005872:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2222      	movs	r2, #34	; 0x22
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2240      	movs	r2, #64	; 0x40
 8005880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800588e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005894:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800589a:	b29a      	uxth	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	4a62      	ldr	r2, [pc, #392]	; (8005a2c <HAL_I2C_Mem_Read_DMA+0x290>)
 80058a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80058a6:	897a      	ldrh	r2, [r7, #10]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80058ac:	893a      	ldrh	r2, [r7, #8]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80058b2:	88fa      	ldrh	r2, [r7, #6]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 80cc 	beq.w	8005a60 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d02d      	beq.n	800592c <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d4:	4a56      	ldr	r2, [pc, #344]	; (8005a30 <HAL_I2C_Mem_Read_DMA+0x294>)
 80058d6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058dc:	4a55      	ldr	r2, [pc, #340]	; (8005a34 <HAL_I2C_Mem_Read_DMA+0x298>)
 80058de:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e4:	2200      	movs	r2, #0
 80058e6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	2200      	movs	r2, #0
 80058ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	2200      	movs	r2, #0
 80058f6:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fc:	2200      	movs	r2, #0
 80058fe:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3310      	adds	r3, #16
 800590a:	4619      	mov	r1, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005910:	461a      	mov	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005916:	f7fe fdb9 	bl	800448c <HAL_DMA_Start_IT>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005920:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005924:	2b00      	cmp	r3, #0
 8005926:	f040 8087 	bne.w	8005a38 <HAL_I2C_Mem_Read_DMA+0x29c>
 800592a:	e013      	b.n	8005954 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2220      	movs	r2, #32
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005940:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e0b3      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005954:	88f8      	ldrh	r0, [r7, #6]
 8005956:	893a      	ldrh	r2, [r7, #8]
 8005958:	8979      	ldrh	r1, [r7, #10]
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	2323      	movs	r3, #35	; 0x23
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	4603      	mov	r3, r0
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f001 fe43 	bl	80075f0 <I2C_RequestMemoryRead>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d023      	beq.n	80059b8 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe fe51 	bl	800461c <HAL_DMA_Abort_IT>
 800597a:	4603      	mov	r3, r0
 800597c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005984:	2200      	movs	r2, #0
 8005986:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005996:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0201 	bic.w	r2, r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e081      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d108      	bne.n	80059d2 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	e007      	b.n	80059e2 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059e0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e2:	2300      	movs	r3, #0
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a0e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a1e:	605a      	str	r2, [r3, #4]
 8005a20:	e049      	b.n	8005ab6 <HAL_I2C_Mem_Read_DMA+0x31a>
 8005a22:	bf00      	nop
 8005a24:	20000108 	.word	0x20000108
 8005a28:	14f8b589 	.word	0x14f8b589
 8005a2c:	ffff0000 	.word	0xffff0000
 8005a30:	080077c1 	.word	0x080077c1
 8005a34:	0800796b 	.word	0x0800796b
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4c:	f043 0210 	orr.w	r2, r3, #16
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e02d      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005a60:	88f8      	ldrh	r0, [r7, #6]
 8005a62:	893a      	ldrh	r2, [r7, #8]
 8005a64:	8979      	ldrh	r1, [r7, #10]
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	9301      	str	r3, [sp, #4]
 8005a6a:	2323      	movs	r3, #35	; 0x23
 8005a6c:	9300      	str	r3, [sp, #0]
 8005a6e:	4603      	mov	r3, r0
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f001 fdbd 	bl	80075f0 <I2C_RequestMemoryRead>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e01d      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aa4:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	e000      	b.n	8005abc <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 8005aba:	2302      	movs	r3, #2
  }
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3728      	adds	r7, #40	; 0x28
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	; 0x28
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	607a      	str	r2, [r7, #4]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005ad4:	f7fe faea 	bl	80040ac <HAL_GetTick>
 8005ad8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005ada:	2301      	movs	r3, #1
 8005adc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b20      	cmp	r3, #32
 8005ae8:	f040 8111 	bne.w	8005d0e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	2319      	movs	r3, #25
 8005af2:	2201      	movs	r2, #1
 8005af4:	4988      	ldr	r1, [pc, #544]	; (8005d18 <HAL_I2C_IsDeviceReady+0x254>)
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f002 f81c 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005b02:	2302      	movs	r3, #2
 8005b04:	e104      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_I2C_IsDeviceReady+0x50>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e0fd      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d007      	beq.n	8005b3a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0201 	orr.w	r2, r2, #1
 8005b38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2224      	movs	r2, #36	; 0x24
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4a70      	ldr	r2, [pc, #448]	; (8005d1c <HAL_I2C_IsDeviceReady+0x258>)
 8005b5c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f001 ffda 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00d      	beq.n	8005ba2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b94:	d103      	bne.n	8005b9e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b9c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e0b6      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ba2:	897b      	ldrh	r3, [r7, #10]
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005bb0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005bb2:	f7fe fa7b 	bl	80040ac <HAL_GetTick>
 8005bb6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	bf0c      	ite	eq
 8005bc6:	2301      	moveq	r3, #1
 8005bc8:	2300      	movne	r3, #0
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bdc:	bf0c      	ite	eq
 8005bde:	2301      	moveq	r3, #1
 8005be0:	2300      	movne	r3, #0
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005be6:	e025      	b.n	8005c34 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005be8:	f7fe fa60 	bl	80040ac <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d302      	bcc.n	8005bfe <HAL_I2C_IsDeviceReady+0x13a>
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d103      	bne.n	8005c06 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	22a0      	movs	r2, #160	; 0xa0
 8005c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	f003 0302 	and.w	r3, r3, #2
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	bf0c      	ite	eq
 8005c14:	2301      	moveq	r3, #1
 8005c16:	2300      	movne	r3, #0
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c2a:	bf0c      	ite	eq
 8005c2c:	2301      	moveq	r3, #1
 8005c2e:	2300      	movne	r3, #0
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2ba0      	cmp	r3, #160	; 0xa0
 8005c3e:	d005      	beq.n	8005c4c <HAL_I2C_IsDeviceReady+0x188>
 8005c40:	7dfb      	ldrb	r3, [r7, #23]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d102      	bne.n	8005c4c <HAL_I2C_IsDeviceReady+0x188>
 8005c46:	7dbb      	ldrb	r3, [r7, #22]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0cd      	beq.n	8005be8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d129      	bne.n	8005cb6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c70:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c72:	2300      	movs	r3, #0
 8005c74:	613b      	str	r3, [r7, #16]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	613b      	str	r3, [r7, #16]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	613b      	str	r3, [r7, #16]
 8005c86:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	9300      	str	r3, [sp, #0]
 8005c8c:	2319      	movs	r3, #25
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4921      	ldr	r1, [pc, #132]	; (8005d18 <HAL_I2C_IsDeviceReady+0x254>)
 8005c92:	68f8      	ldr	r0, [r7, #12]
 8005c94:	f001 ff4e 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e036      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	e02c      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cc4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cce:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	2319      	movs	r3, #25
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	490f      	ldr	r1, [pc, #60]	; (8005d18 <HAL_I2C_IsDeviceReady+0x254>)
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f001 ff2a 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e012      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	3301      	adds	r3, #1
 8005cee:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	f4ff af32 	bcc.w	8005b5e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e000      	b.n	8005d10 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005d0e:	2302      	movs	r3, #2
  }
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3720      	adds	r7, #32
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	00100002 	.word	0x00100002
 8005d1c:	ffff0000 	.word	0xffff0000

08005d20 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d38:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d40:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d48:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	2b10      	cmp	r3, #16
 8005d4e:	d003      	beq.n	8005d58 <HAL_I2C_EV_IRQHandler+0x38>
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2b40      	cmp	r3, #64	; 0x40
 8005d54:	f040 80c1 	bne.w	8005eda <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10d      	bne.n	8005d8e <HAL_I2C_EV_IRQHandler+0x6e>
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005d78:	d003      	beq.n	8005d82 <HAL_I2C_EV_IRQHandler+0x62>
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005d80:	d101      	bne.n	8005d86 <HAL_I2C_EV_IRQHandler+0x66>
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <HAL_I2C_EV_IRQHandler+0x68>
 8005d86:	2300      	movs	r3, #0
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	f000 8132 	beq.w	8005ff2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00c      	beq.n	8005db2 <HAL_I2C_EV_IRQHandler+0x92>
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	0a5b      	lsrs	r3, r3, #9
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d006      	beq.n	8005db2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f002 f8d4 	bl	8007f52 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fd6f 	bl	800688e <I2C_Master_SB>
 8005db0:	e092      	b.n	8005ed8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	08db      	lsrs	r3, r3, #3
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d009      	beq.n	8005dd2 <HAL_I2C_EV_IRQHandler+0xb2>
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	0a5b      	lsrs	r3, r3, #9
 8005dc2:	f003 0301 	and.w	r3, r3, #1
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fde5 	bl	800699a <I2C_Master_ADD10>
 8005dd0:	e082      	b.n	8005ed8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	085b      	lsrs	r3, r3, #1
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <HAL_I2C_EV_IRQHandler+0xd2>
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	0a5b      	lsrs	r3, r3, #9
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fdff 	bl	80069ee <I2C_Master_ADDR>
 8005df0:	e072      	b.n	8005ed8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	089b      	lsrs	r3, r3, #2
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d03b      	beq.n	8005e76 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e0c:	f000 80f3 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	09db      	lsrs	r3, r3, #7
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00f      	beq.n	8005e3c <HAL_I2C_EV_IRQHandler+0x11c>
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	0a9b      	lsrs	r3, r3, #10
 8005e20:	f003 0301 	and.w	r3, r3, #1
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d009      	beq.n	8005e3c <HAL_I2C_EV_IRQHandler+0x11c>
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	089b      	lsrs	r3, r3, #2
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d103      	bne.n	8005e3c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f9e9 	bl	800620c <I2C_MasterTransmit_TXE>
 8005e3a:	e04d      	b.n	8005ed8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	089b      	lsrs	r3, r3, #2
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80d6 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	0a5b      	lsrs	r3, r3, #9
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 80cf 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005e58:	7bbb      	ldrb	r3, [r7, #14]
 8005e5a:	2b21      	cmp	r3, #33	; 0x21
 8005e5c:	d103      	bne.n	8005e66 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 fa70 	bl	8006344 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e64:	e0c7      	b.n	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	f040 80c4 	bne.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 fade 	bl	8006430 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e74:	e0bf      	b.n	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e84:	f000 80b7 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	099b      	lsrs	r3, r3, #6
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00f      	beq.n	8005eb4 <HAL_I2C_EV_IRQHandler+0x194>
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	0a9b      	lsrs	r3, r3, #10
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d009      	beq.n	8005eb4 <HAL_I2C_EV_IRQHandler+0x194>
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	089b      	lsrs	r3, r3, #2
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d103      	bne.n	8005eb4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 fb53 	bl	8006558 <I2C_MasterReceive_RXNE>
 8005eb2:	e011      	b.n	8005ed8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	089b      	lsrs	r3, r3, #2
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	f000 809a 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	0a5b      	lsrs	r3, r3, #9
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 8093 	beq.w	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 fbf2 	bl	80066ba <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ed6:	e08e      	b.n	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005ed8:	e08d      	b.n	8005ff6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d004      	beq.n	8005eec <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	695b      	ldr	r3, [r3, #20]
 8005ee8:	61fb      	str	r3, [r7, #28]
 8005eea:	e007      	b.n	8005efc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d012      	beq.n	8005f2e <HAL_I2C_EV_IRQHandler+0x20e>
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	0a5b      	lsrs	r3, r3, #9
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00c      	beq.n	8005f2e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005f24:	69b9      	ldr	r1, [r7, #24]
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 ffb0 	bl	8006e8c <I2C_Slave_ADDR>
 8005f2c:	e066      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d009      	beq.n	8005f4e <HAL_I2C_EV_IRQHandler+0x22e>
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	0a5b      	lsrs	r3, r3, #9
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 ffea 	bl	8006f20 <I2C_Slave_STOPF>
 8005f4c:	e056      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005f4e:	7bbb      	ldrb	r3, [r7, #14]
 8005f50:	2b21      	cmp	r3, #33	; 0x21
 8005f52:	d002      	beq.n	8005f5a <HAL_I2C_EV_IRQHandler+0x23a>
 8005f54:	7bbb      	ldrb	r3, [r7, #14]
 8005f56:	2b29      	cmp	r3, #41	; 0x29
 8005f58:	d125      	bne.n	8005fa6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	09db      	lsrs	r3, r3, #7
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00f      	beq.n	8005f86 <HAL_I2C_EV_IRQHandler+0x266>
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	0a9b      	lsrs	r3, r3, #10
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d009      	beq.n	8005f86 <HAL_I2C_EV_IRQHandler+0x266>
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	089b      	lsrs	r3, r3, #2
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d103      	bne.n	8005f86 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fec6 	bl	8006d10 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f84:	e039      	b.n	8005ffa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	089b      	lsrs	r3, r3, #2
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d033      	beq.n	8005ffa <HAL_I2C_EV_IRQHandler+0x2da>
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	0a5b      	lsrs	r3, r3, #9
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d02d      	beq.n	8005ffa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fef3 	bl	8006d8a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fa4:	e029      	b.n	8005ffa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	099b      	lsrs	r3, r3, #6
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00f      	beq.n	8005fd2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	0a9b      	lsrs	r3, r3, #10
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d009      	beq.n	8005fd2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	089b      	lsrs	r3, r3, #2
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d103      	bne.n	8005fd2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fefe 	bl	8006dcc <I2C_SlaveReceive_RXNE>
 8005fd0:	e014      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	089b      	lsrs	r3, r3, #2
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00e      	beq.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	0a5b      	lsrs	r3, r3, #9
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d008      	beq.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 ff2c 	bl	8006e48 <I2C_SlaveReceive_BTF>
 8005ff0:	e004      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005ff2:	bf00      	nop
 8005ff4:	e002      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ff6:	bf00      	nop
 8005ff8:	e000      	b.n	8005ffc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ffa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005ffc:	3720      	adds	r7, #32
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b08a      	sub	sp, #40	; 0x28
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800601a:	2300      	movs	r3, #0
 800601c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006024:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	0a1b      	lsrs	r3, r3, #8
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00e      	beq.n	8006050 <HAL_I2C_ER_IRQHandler+0x4e>
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	0a1b      	lsrs	r3, r3, #8
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d008      	beq.n	8006050 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	f043 0301 	orr.w	r3, r3, #1
 8006044:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800604e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006050:	6a3b      	ldr	r3, [r7, #32]
 8006052:	0a5b      	lsrs	r3, r3, #9
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00e      	beq.n	800607a <HAL_I2C_ER_IRQHandler+0x78>
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606a:	f043 0302 	orr.w	r3, r3, #2
 800606e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006078:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	0a9b      	lsrs	r3, r3, #10
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b00      	cmp	r3, #0
 8006084:	d03f      	beq.n	8006106 <HAL_I2C_ER_IRQHandler+0x104>
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	0a1b      	lsrs	r3, r3, #8
 800608a:	f003 0301 	and.w	r3, r3, #1
 800608e:	2b00      	cmp	r3, #0
 8006090:	d039      	beq.n	8006106 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006092:	7efb      	ldrb	r3, [r7, #27]
 8006094:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800609a:	b29b      	uxth	r3, r3
 800609c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060aa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80060ac:	7ebb      	ldrb	r3, [r7, #26]
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	d112      	bne.n	80060d8 <HAL_I2C_ER_IRQHandler+0xd6>
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10f      	bne.n	80060d8 <HAL_I2C_ER_IRQHandler+0xd6>
 80060b8:	7cfb      	ldrb	r3, [r7, #19]
 80060ba:	2b21      	cmp	r3, #33	; 0x21
 80060bc:	d008      	beq.n	80060d0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80060be:	7cfb      	ldrb	r3, [r7, #19]
 80060c0:	2b29      	cmp	r3, #41	; 0x29
 80060c2:	d005      	beq.n	80060d0 <HAL_I2C_ER_IRQHandler+0xce>
 80060c4:	7cfb      	ldrb	r3, [r7, #19]
 80060c6:	2b28      	cmp	r3, #40	; 0x28
 80060c8:	d106      	bne.n	80060d8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2b21      	cmp	r3, #33	; 0x21
 80060ce:	d103      	bne.n	80060d8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f001 f855 	bl	8007180 <I2C_Slave_AF>
 80060d6:	e016      	b.n	8006106 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060e0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80060e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e4:	f043 0304 	orr.w	r3, r3, #4
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80060ea:	7efb      	ldrb	r3, [r7, #27]
 80060ec:	2b10      	cmp	r3, #16
 80060ee:	d002      	beq.n	80060f6 <HAL_I2C_ER_IRQHandler+0xf4>
 80060f0:	7efb      	ldrb	r3, [r7, #27]
 80060f2:	2b40      	cmp	r3, #64	; 0x40
 80060f4:	d107      	bne.n	8006106 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006104:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	0adb      	lsrs	r3, r3, #11
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00e      	beq.n	8006130 <HAL_I2C_ER_IRQHandler+0x12e>
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	0a1b      	lsrs	r3, r3, #8
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d008      	beq.n	8006130 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006120:	f043 0308 	orr.w	r3, r3, #8
 8006124:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800612e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	2b00      	cmp	r3, #0
 8006134:	d008      	beq.n	8006148 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	431a      	orrs	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f001 f88c 	bl	8007260 <I2C_ITError>
  }
}
 8006148:	bf00      	nop
 800614a:	3728      	adds	r7, #40	; 0x28
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	70fb      	strb	r3, [r7, #3]
 80061ac:	4613      	mov	r3, r2
 80061ae:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800621a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006222:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006228:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	d150      	bne.n	80062d4 <I2C_MasterTransmit_TXE+0xc8>
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	2b21      	cmp	r3, #33	; 0x21
 8006236:	d14d      	bne.n	80062d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b08      	cmp	r3, #8
 800623c:	d01d      	beq.n	800627a <I2C_MasterTransmit_TXE+0x6e>
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b20      	cmp	r3, #32
 8006242:	d01a      	beq.n	800627a <I2C_MasterTransmit_TXE+0x6e>
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800624a:	d016      	beq.n	800627a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800625a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2211      	movs	r2, #17
 8006260:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7ff ff6c 	bl	8006150 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006278:	e060      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006288:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006298:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b40      	cmp	r3, #64	; 0x40
 80062b2:	d107      	bne.n	80062c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f7ff ff87 	bl	80061d0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062c2:	e03b      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7ff ff3f 	bl	8006150 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062d2:	e033      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
 80062d6:	2b21      	cmp	r3, #33	; 0x21
 80062d8:	d005      	beq.n	80062e6 <I2C_MasterTransmit_TXE+0xda>
 80062da:	7bbb      	ldrb	r3, [r7, #14]
 80062dc:	2b40      	cmp	r3, #64	; 0x40
 80062de:	d12d      	bne.n	800633c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80062e0:	7bfb      	ldrb	r3, [r7, #15]
 80062e2:	2b22      	cmp	r3, #34	; 0x22
 80062e4:	d12a      	bne.n	800633c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d108      	bne.n	8006302 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006300:	e01c      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b40      	cmp	r3, #64	; 0x40
 800630c:	d103      	bne.n	8006316 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f88e 	bl	8006430 <I2C_MemoryTransmit_TXE_BTF>
}
 8006314:	e012      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	781a      	ldrb	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	1c5a      	adds	r2, r3, #1
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006330:	b29b      	uxth	r3, r3
 8006332:	3b01      	subs	r3, #1
 8006334:	b29a      	uxth	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800633a:	e7ff      	b.n	800633c <I2C_MasterTransmit_TXE+0x130>
 800633c:	bf00      	nop
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006350:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b21      	cmp	r3, #33	; 0x21
 800635c:	d164      	bne.n	8006428 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006362:	b29b      	uxth	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	d012      	beq.n	800638e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636c:	781a      	ldrb	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006382:	b29b      	uxth	r3, r3
 8006384:	3b01      	subs	r3, #1
 8006386:	b29a      	uxth	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800638c:	e04c      	b.n	8006428 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b08      	cmp	r3, #8
 8006392:	d01d      	beq.n	80063d0 <I2C_MasterTransmit_BTF+0x8c>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b20      	cmp	r3, #32
 8006398:	d01a      	beq.n	80063d0 <I2C_MasterTransmit_BTF+0x8c>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063a0:	d016      	beq.n	80063d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2211      	movs	r2, #17
 80063b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff fec1 	bl	8006150 <HAL_I2C_MasterTxCpltCallback>
}
 80063ce:	e02b      	b.n	8006428 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b40      	cmp	r3, #64	; 0x40
 8006408:	d107      	bne.n	800641a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7ff fedc 	bl	80061d0 <HAL_I2C_MemTxCpltCallback>
}
 8006418:	e006      	b.n	8006428 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7ff fe94 	bl	8006150 <HAL_I2C_MasterTxCpltCallback>
}
 8006428:	bf00      	nop
 800642a:	3710      	adds	r7, #16
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11d      	bne.n	8006484 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800644c:	2b01      	cmp	r3, #1
 800644e:	d10b      	bne.n	8006468 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006454:	b2da      	uxtb	r2, r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006460:	1c9a      	adds	r2, r3, #2
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006466:	e073      	b.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800646c:	b29b      	uxth	r3, r3
 800646e:	121b      	asrs	r3, r3, #8
 8006470:	b2da      	uxtb	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800647c:	1c5a      	adds	r2, r3, #1
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006482:	e065      	b.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006488:	2b01      	cmp	r3, #1
 800648a:	d10b      	bne.n	80064a4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006490:	b2da      	uxtb	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80064a2:	e055      	b.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d151      	bne.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80064ac:	7bfb      	ldrb	r3, [r7, #15]
 80064ae:	2b22      	cmp	r3, #34	; 0x22
 80064b0:	d10d      	bne.n	80064ce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064c0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064c6:	1c5a      	adds	r2, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	651a      	str	r2, [r3, #80]	; 0x50
}
 80064cc:	e040      	b.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d015      	beq.n	8006504 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
 80064da:	2b21      	cmp	r3, #33	; 0x21
 80064dc:	d112      	bne.n	8006504 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e2:	781a      	ldrb	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	3b01      	subs	r3, #1
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006502:	e025      	b.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006508:	b29b      	uxth	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d120      	bne.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800650e:	7bfb      	ldrb	r3, [r7, #15]
 8006510:	2b21      	cmp	r3, #33	; 0x21
 8006512:	d11d      	bne.n	8006550 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006522:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006532:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2220      	movs	r2, #32
 800653e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7ff fe40 	bl	80061d0 <HAL_I2C_MemTxCpltCallback>
}
 8006550:	bf00      	nop
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b22      	cmp	r3, #34	; 0x22
 800656a:	f040 80a2 	bne.w	80066b2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006572:	b29b      	uxth	r3, r3
 8006574:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b03      	cmp	r3, #3
 800657a:	d921      	bls.n	80065c0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691a      	ldr	r2, [r3, #16]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006586:	b2d2      	uxtb	r2, r2
 8006588:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658e:	1c5a      	adds	r2, r3, #1
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006598:	b29b      	uxth	r3, r3
 800659a:	3b01      	subs	r3, #1
 800659c:	b29a      	uxth	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	2b03      	cmp	r3, #3
 80065aa:	f040 8082 	bne.w	80066b2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065bc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80065be:	e078      	b.n	80066b2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	d074      	beq.n	80066b2 <I2C_MasterReceive_RXNE+0x15a>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d002      	beq.n	80065d4 <I2C_MasterReceive_RXNE+0x7c>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d16e      	bne.n	80066b2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f001 fc05 	bl	8007de4 <I2C_WaitOnSTOPRequestThroughIT>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d142      	bne.n	8006666 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065ee:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660a:	b2d2      	uxtb	r2, r2
 800660c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006612:	1c5a      	adds	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b40      	cmp	r3, #64	; 0x40
 8006638:	d10a      	bne.n	8006650 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f7fc ffb3 	bl	80035b4 <HAL_I2C_MemRxCpltCallback>
}
 800664e:	e030      	b.n	80066b2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2212      	movs	r2, #18
 800665c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7ff fd80 	bl	8006164 <HAL_I2C_MasterRxCpltCallback>
}
 8006664:	e025      	b.n	80066b2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006674:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006680:	b2d2      	uxtb	r2, r2
 8006682:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2220      	movs	r2, #32
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7ff fd99 	bl	80061e4 <HAL_I2C_ErrorCallback>
}
 80066b2:	bf00      	nop
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	d11b      	bne.n	800670a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685a      	ldr	r2, [r3, #4]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066e0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f4:	1c5a      	adds	r2, r3, #1
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006708:	e0bd      	b.n	8006886 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800670e:	b29b      	uxth	r3, r3
 8006710:	2b03      	cmp	r3, #3
 8006712:	d129      	bne.n	8006768 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006722:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b04      	cmp	r3, #4
 8006728:	d00a      	beq.n	8006740 <I2C_MasterReceive_BTF+0x86>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2b02      	cmp	r3, #2
 800672e:	d007      	beq.n	8006740 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800673e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691a      	ldr	r2, [r3, #16]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675c:	b29b      	uxth	r3, r3
 800675e:	3b01      	subs	r3, #1
 8006760:	b29a      	uxth	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006766:	e08e      	b.n	8006886 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d176      	bne.n	8006860 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d002      	beq.n	800677e <I2C_MasterReceive_BTF+0xc4>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2b10      	cmp	r3, #16
 800677c:	d108      	bne.n	8006790 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800678c:	601a      	str	r2, [r3, #0]
 800678e:	e019      	b.n	80067c4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2b04      	cmp	r3, #4
 8006794:	d002      	beq.n	800679c <I2C_MasterReceive_BTF+0xe2>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2b02      	cmp	r3, #2
 800679a:	d108      	bne.n	80067ae <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	e00a      	b.n	80067c4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b10      	cmp	r3, #16
 80067b2:	d007      	beq.n	80067c4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067c2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	3b01      	subs	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	691a      	ldr	r2, [r3, #16]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f4:	b2d2      	uxtb	r2, r2
 80067f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	1c5a      	adds	r2, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800681e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800682e:	b2db      	uxtb	r3, r3
 8006830:	2b40      	cmp	r3, #64	; 0x40
 8006832:	d10a      	bne.n	800684a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7fc feb6 	bl	80035b4 <HAL_I2C_MemRxCpltCallback>
}
 8006848:	e01d      	b.n	8006886 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2212      	movs	r2, #18
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f7ff fc83 	bl	8006164 <HAL_I2C_MasterRxCpltCallback>
}
 800685e:	e012      	b.n	8006886 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691a      	ldr	r2, [r3, #16]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687c:	b29b      	uxth	r3, r3
 800687e:	3b01      	subs	r3, #1
 8006880:	b29a      	uxth	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006886:	bf00      	nop
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b40      	cmp	r3, #64	; 0x40
 80068a0:	d117      	bne.n	80068d2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d109      	bne.n	80068be <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80068ba:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80068bc:	e067      	b.n	800698e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	611a      	str	r2, [r3, #16]
}
 80068d0:	e05d      	b.n	800698e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068da:	d133      	bne.n	8006944 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b21      	cmp	r3, #33	; 0x21
 80068e6:	d109      	bne.n	80068fc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80068f8:	611a      	str	r2, [r3, #16]
 80068fa:	e008      	b.n	800690e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006900:	b2db      	uxtb	r3, r3
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	b2da      	uxtb	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006912:	2b00      	cmp	r3, #0
 8006914:	d004      	beq.n	8006920 <I2C_Master_SB+0x92>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800691a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d108      	bne.n	8006932 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006924:	2b00      	cmp	r3, #0
 8006926:	d032      	beq.n	800698e <I2C_Master_SB+0x100>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800692c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692e:	2b00      	cmp	r3, #0
 8006930:	d02d      	beq.n	800698e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006940:	605a      	str	r2, [r3, #4]
}
 8006942:	e024      	b.n	800698e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006948:	2b00      	cmp	r3, #0
 800694a:	d10e      	bne.n	800696a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006950:	b29b      	uxth	r3, r3
 8006952:	11db      	asrs	r3, r3, #7
 8006954:	b2db      	uxtb	r3, r3
 8006956:	f003 0306 	and.w	r3, r3, #6
 800695a:	b2db      	uxtb	r3, r3
 800695c:	f063 030f 	orn	r3, r3, #15
 8006960:	b2da      	uxtb	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	611a      	str	r2, [r3, #16]
}
 8006968:	e011      	b.n	800698e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800696e:	2b01      	cmp	r3, #1
 8006970:	d10d      	bne.n	800698e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006976:	b29b      	uxth	r3, r3
 8006978:	11db      	asrs	r3, r3, #7
 800697a:	b2db      	uxtb	r3, r3
 800697c:	f003 0306 	and.w	r3, r3, #6
 8006980:	b2db      	uxtb	r3, r3
 8006982:	f063 030e 	orn	r3, r3, #14
 8006986:	b2da      	uxtb	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	611a      	str	r2, [r3, #16]
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d004      	beq.n	80069c0 <I2C_Master_ADD10+0x26>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d108      	bne.n	80069d2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00c      	beq.n	80069e2 <I2C_Master_ADD10+0x48>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d007      	beq.n	80069e2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069e0:	605a      	str	r2, [r3, #4]
  }
}
 80069e2:	bf00      	nop
 80069e4:	370c      	adds	r7, #12
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b091      	sub	sp, #68	; 0x44
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a04:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b22      	cmp	r3, #34	; 0x22
 8006a16:	f040 8169 	bne.w	8006cec <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d10f      	bne.n	8006a42 <I2C_Master_ADDR+0x54>
 8006a22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006a26:	2b40      	cmp	r3, #64	; 0x40
 8006a28:	d10b      	bne.n	8006a42 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	633b      	str	r3, [r7, #48]	; 0x30
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	633b      	str	r3, [r7, #48]	; 0x30
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	633b      	str	r3, [r7, #48]	; 0x30
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	e160      	b.n	8006d04 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d11d      	bne.n	8006a86 <I2C_Master_ADDR+0x98>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a52:	d118      	bne.n	8006a86 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a54:	2300      	movs	r3, #0
 8006a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699b      	ldr	r3, [r3, #24]
 8006a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a78:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	651a      	str	r2, [r3, #80]	; 0x50
 8006a84:	e13e      	b.n	8006d04 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d113      	bne.n	8006ab8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a90:	2300      	movs	r3, #0
 8006a92:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab4:	601a      	str	r2, [r3, #0]
 8006ab6:	e115      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	f040 808a 	bne.w	8006bd8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006aca:	d137      	bne.n	8006b3c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ada:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ae6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aea:	d113      	bne.n	8006b14 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006afa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006afc:	2300      	movs	r3, #0
 8006afe:	627b      	str	r3, [r7, #36]	; 0x24
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	627b      	str	r3, [r7, #36]	; 0x24
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b12:	e0e7      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b14:	2300      	movs	r3, #0
 8006b16:	623b      	str	r3, [r7, #32]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	623b      	str	r3, [r7, #32]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	623b      	str	r3, [r7, #32]
 8006b28:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b38:	601a      	str	r2, [r3, #0]
 8006b3a:	e0d3      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d02e      	beq.n	8006ba0 <I2C_Master_ADDR+0x1b2>
 8006b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b44:	2b20      	cmp	r3, #32
 8006b46:	d02b      	beq.n	8006ba0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b4a:	2b12      	cmp	r3, #18
 8006b4c:	d102      	bne.n	8006b54 <I2C_Master_ADDR+0x166>
 8006b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d125      	bne.n	8006ba0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b56:	2b04      	cmp	r3, #4
 8006b58:	d00e      	beq.n	8006b78 <I2C_Master_ADDR+0x18a>
 8006b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d00b      	beq.n	8006b78 <I2C_Master_ADDR+0x18a>
 8006b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b62:	2b10      	cmp	r3, #16
 8006b64:	d008      	beq.n	8006b78 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	e007      	b.n	8006b88 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b86:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b88:	2300      	movs	r3, #0
 8006b8a:	61fb      	str	r3, [r7, #28]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	695b      	ldr	r3, [r3, #20]
 8006b92:	61fb      	str	r3, [r7, #28]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	61fb      	str	r3, [r7, #28]
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	e0a1      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	61bb      	str	r3, [r7, #24]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	61bb      	str	r3, [r7, #24]
 8006bc4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	e085      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	2b02      	cmp	r3, #2
 8006be0:	d14d      	bne.n	8006c7e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be4:	2b04      	cmp	r3, #4
 8006be6:	d016      	beq.n	8006c16 <I2C_Master_ADDR+0x228>
 8006be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d013      	beq.n	8006c16 <I2C_Master_ADDR+0x228>
 8006bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf0:	2b10      	cmp	r3, #16
 8006bf2:	d010      	beq.n	8006c16 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c02:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	e007      	b.n	8006c26 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c24:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c34:	d117      	bne.n	8006c66 <I2C_Master_ADDR+0x278>
 8006c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c3c:	d00b      	beq.n	8006c56 <I2C_Master_ADDR+0x268>
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d008      	beq.n	8006c56 <I2C_Master_ADDR+0x268>
 8006c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c46:	2b08      	cmp	r3, #8
 8006c48:	d005      	beq.n	8006c56 <I2C_Master_ADDR+0x268>
 8006c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4c:	2b10      	cmp	r3, #16
 8006c4e:	d002      	beq.n	8006c56 <I2C_Master_ADDR+0x268>
 8006c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c52:	2b20      	cmp	r3, #32
 8006c54:	d107      	bne.n	8006c66 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c64:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c66:	2300      	movs	r3, #0
 8006c68:	617b      	str	r3, [r7, #20]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	617b      	str	r3, [r7, #20]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	617b      	str	r3, [r7, #20]
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	e032      	b.n	8006ce4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c8c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c9c:	d117      	bne.n	8006cce <I2C_Master_ADDR+0x2e0>
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ca4:	d00b      	beq.n	8006cbe <I2C_Master_ADDR+0x2d0>
 8006ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d008      	beq.n	8006cbe <I2C_Master_ADDR+0x2d0>
 8006cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cae:	2b08      	cmp	r3, #8
 8006cb0:	d005      	beq.n	8006cbe <I2C_Master_ADDR+0x2d0>
 8006cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb4:	2b10      	cmp	r3, #16
 8006cb6:	d002      	beq.n	8006cbe <I2C_Master_ADDR+0x2d0>
 8006cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cba:	2b20      	cmp	r3, #32
 8006cbc:	d107      	bne.n	8006cce <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ccc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cce:	2300      	movs	r3, #0
 8006cd0:	613b      	str	r3, [r7, #16]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	695b      	ldr	r3, [r3, #20]
 8006cd8:	613b      	str	r3, [r7, #16]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006cea:	e00b      	b.n	8006d04 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cec:	2300      	movs	r3, #0
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	60fb      	str	r3, [r7, #12]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	60fb      	str	r3, [r7, #12]
 8006d00:	68fb      	ldr	r3, [r7, #12]
}
 8006d02:	e7ff      	b.n	8006d04 <I2C_Master_ADDR+0x316>
 8006d04:	bf00      	nop
 8006d06:	3744      	adds	r7, #68	; 0x44
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d02b      	beq.n	8006d82 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2e:	781a      	ldrb	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	1c5a      	adds	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	3b01      	subs	r3, #1
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d114      	bne.n	8006d82 <I2C_SlaveTransmit_TXE+0x72>
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	2b29      	cmp	r3, #41	; 0x29
 8006d5c:	d111      	bne.n	8006d82 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d6c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2221      	movs	r2, #33	; 0x21
 8006d72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2228      	movs	r2, #40	; 0x28
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f7ff f9fb 	bl	8006178 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006d82:	bf00      	nop
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d011      	beq.n	8006dc0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da0:	781a      	ldrb	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dda:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d02c      	beq.n	8006e40 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	691a      	ldr	r2, [r3, #16]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df0:	b2d2      	uxtb	r2, r2
 8006df2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	1c5a      	adds	r2, r3, #1
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	3b01      	subs	r3, #1
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d114      	bne.n	8006e40 <I2C_SlaveReceive_RXNE+0x74>
 8006e16:	7bfb      	ldrb	r3, [r7, #15]
 8006e18:	2b2a      	cmp	r3, #42	; 0x2a
 8006e1a:	d111      	bne.n	8006e40 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2222      	movs	r2, #34	; 0x22
 8006e30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2228      	movs	r2, #40	; 0x28
 8006e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7ff f9a6 	bl	800618c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006e40:	bf00      	nop
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d012      	beq.n	8006e80 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	691a      	ldr	r2, [r3, #16]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e64:	b2d2      	uxtb	r2, r2
 8006e66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	b29a      	uxth	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006e96:	2300      	movs	r3, #0
 8006e98:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006ea6:	2b28      	cmp	r3, #40	; 0x28
 8006ea8:	d127      	bne.n	8006efa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eb8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	089b      	lsrs	r3, r3, #2
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	09db      	lsrs	r3, r3, #7
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d103      	bne.n	8006ede <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	81bb      	strh	r3, [r7, #12]
 8006edc:	e002      	b.n	8006ee4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006eec:	89ba      	ldrh	r2, [r7, #12]
 8006eee:	7bfb      	ldrb	r3, [r7, #15]
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f7ff f954 	bl	80061a0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006ef8:	e00e      	b.n	8006f18 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	695b      	ldr	r3, [r3, #20]
 8006f04:	60bb      	str	r3, [r7, #8]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	699b      	ldr	r3, [r3, #24]
 8006f0c:	60bb      	str	r3, [r7, #8]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006f18:	bf00      	nop
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f3e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006f40:	2300      	movs	r3, #0
 8006f42:	60bb      	str	r3, [r7, #8]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	60bb      	str	r3, [r7, #8]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f042 0201 	orr.w	r2, r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
 8006f5c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f6c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f7c:	d172      	bne.n	8007064 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	2b22      	cmp	r3, #34	; 0x22
 8006f82:	d002      	beq.n	8006f8a <I2C_Slave_STOPF+0x6a>
 8006f84:	7bfb      	ldrb	r3, [r7, #15]
 8006f86:	2b2a      	cmp	r3, #42	; 0x2a
 8006f88:	d135      	bne.n	8006ff6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d005      	beq.n	8006fae <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	f043 0204 	orr.w	r2, r3, #4
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fbc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7fd fcd6 	bl	8004974 <HAL_DMA_GetState>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d049      	beq.n	8007062 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd2:	4a69      	ldr	r2, [pc, #420]	; (8007178 <I2C_Slave_STOPF+0x258>)
 8006fd4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fd fb1e 	bl	800461c <HAL_DMA_Abort_IT>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d03d      	beq.n	8007062 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ff4:	e035      	b.n	8007062 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007012:	f043 0204 	orr.w	r2, r3, #4
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007028:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800702e:	4618      	mov	r0, r3
 8007030:	f7fd fca0 	bl	8004974 <HAL_DMA_GetState>
 8007034:	4603      	mov	r3, r0
 8007036:	2b01      	cmp	r3, #1
 8007038:	d014      	beq.n	8007064 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800703e:	4a4e      	ldr	r2, [pc, #312]	; (8007178 <I2C_Slave_STOPF+0x258>)
 8007040:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007046:	4618      	mov	r0, r3
 8007048:	f7fd fae8 	bl	800461c <HAL_DMA_Abort_IT>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d008      	beq.n	8007064 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800705c:	4610      	mov	r0, r2
 800705e:	4798      	blx	r3
 8007060:	e000      	b.n	8007064 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007062:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007068:	b29b      	uxth	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d03e      	beq.n	80070ec <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	f003 0304 	and.w	r3, r3, #4
 8007078:	2b04      	cmp	r3, #4
 800707a:	d112      	bne.n	80070a2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	691a      	ldr	r2, [r3, #16]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007086:	b2d2      	uxtb	r2, r2
 8007088:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007098:	b29b      	uxth	r3, r3
 800709a:	3b01      	subs	r3, #1
 800709c:	b29a      	uxth	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	695b      	ldr	r3, [r3, #20]
 80070a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ac:	2b40      	cmp	r3, #64	; 0x40
 80070ae:	d112      	bne.n	80070d6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	691a      	ldr	r2, [r3, #16]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ba:	b2d2      	uxtb	r2, r2
 80070bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d005      	beq.n	80070ec <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	f043 0204 	orr.w	r2, r3, #4
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d003      	beq.n	80070fc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 f8b3 	bl	8007260 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80070fa:	e039      	b.n	8007170 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80070fc:	7bfb      	ldrb	r3, [r7, #15]
 80070fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007100:	d109      	bne.n	8007116 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2228      	movs	r2, #40	; 0x28
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f7ff f83b 	bl	800618c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800711c:	b2db      	uxtb	r3, r3
 800711e:	2b28      	cmp	r3, #40	; 0x28
 8007120:	d111      	bne.n	8007146 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a15      	ldr	r2, [pc, #84]	; (800717c <I2C_Slave_STOPF+0x25c>)
 8007126:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2220      	movs	r2, #32
 8007132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7ff f83c 	bl	80061bc <HAL_I2C_ListenCpltCallback>
}
 8007144:	e014      	b.n	8007170 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714a:	2b22      	cmp	r3, #34	; 0x22
 800714c:	d002      	beq.n	8007154 <I2C_Slave_STOPF+0x234>
 800714e:	7bfb      	ldrb	r3, [r7, #15]
 8007150:	2b22      	cmp	r3, #34	; 0x22
 8007152:	d10d      	bne.n	8007170 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2220      	movs	r2, #32
 800715e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7ff f80e 	bl	800618c <HAL_I2C_SlaveRxCpltCallback>
}
 8007170:	bf00      	nop
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	080079e5 	.word	0x080079e5
 800717c:	ffff0000 	.word	0xffff0000

08007180 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800718e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007194:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2b08      	cmp	r3, #8
 800719a:	d002      	beq.n	80071a2 <I2C_Slave_AF+0x22>
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2b20      	cmp	r3, #32
 80071a0:	d129      	bne.n	80071f6 <I2C_Slave_AF+0x76>
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
 80071a4:	2b28      	cmp	r3, #40	; 0x28
 80071a6:	d126      	bne.n	80071f6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a2c      	ldr	r2, [pc, #176]	; (800725c <I2C_Slave_AF+0xdc>)
 80071ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071bc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071c6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071d6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fe ffe4 	bl	80061bc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80071f4:	e02e      	b.n	8007254 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80071f6:	7bfb      	ldrb	r3, [r7, #15]
 80071f8:	2b21      	cmp	r3, #33	; 0x21
 80071fa:	d126      	bne.n	800724a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a17      	ldr	r2, [pc, #92]	; (800725c <I2C_Slave_AF+0xdc>)
 8007200:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2221      	movs	r2, #33	; 0x21
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2220      	movs	r2, #32
 800720c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685a      	ldr	r2, [r3, #4]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007226:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007230:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007240:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f7fe ff98 	bl	8006178 <HAL_I2C_SlaveTxCpltCallback>
}
 8007248:	e004      	b.n	8007254 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007252:	615a      	str	r2, [r3, #20]
}
 8007254:	bf00      	nop
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	ffff0000 	.word	0xffff0000

08007260 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800726e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007276:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007278:	7bbb      	ldrb	r3, [r7, #14]
 800727a:	2b10      	cmp	r3, #16
 800727c:	d002      	beq.n	8007284 <I2C_ITError+0x24>
 800727e:	7bbb      	ldrb	r3, [r7, #14]
 8007280:	2b40      	cmp	r3, #64	; 0x40
 8007282:	d10a      	bne.n	800729a <I2C_ITError+0x3a>
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	2b22      	cmp	r3, #34	; 0x22
 8007288:	d107      	bne.n	800729a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007298:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800729a:	7bfb      	ldrb	r3, [r7, #15]
 800729c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80072a0:	2b28      	cmp	r3, #40	; 0x28
 80072a2:	d107      	bne.n	80072b4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2228      	movs	r2, #40	; 0x28
 80072ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80072b2:	e015      	b.n	80072e0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072c2:	d00a      	beq.n	80072da <I2C_ITError+0x7a>
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
 80072c6:	2b60      	cmp	r3, #96	; 0x60
 80072c8:	d007      	beq.n	80072da <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2220      	movs	r2, #32
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072ee:	d162      	bne.n	80073b6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072fe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007304:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b01      	cmp	r3, #1
 800730c:	d020      	beq.n	8007350 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007312:	4a6a      	ldr	r2, [pc, #424]	; (80074bc <I2C_ITError+0x25c>)
 8007314:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731a:	4618      	mov	r0, r3
 800731c:	f7fd f97e 	bl	800461c <HAL_DMA_Abort_IT>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8089 	beq.w	800743a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0201 	bic.w	r2, r2, #1
 8007336:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2220      	movs	r2, #32
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800734a:	4610      	mov	r0, r2
 800734c:	4798      	blx	r3
 800734e:	e074      	b.n	800743a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007354:	4a59      	ldr	r2, [pc, #356]	; (80074bc <I2C_ITError+0x25c>)
 8007356:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800735c:	4618      	mov	r0, r3
 800735e:	f7fd f95d 	bl	800461c <HAL_DMA_Abort_IT>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d068      	beq.n	800743a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007372:	2b40      	cmp	r3, #64	; 0x40
 8007374:	d10b      	bne.n	800738e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	691a      	ldr	r2, [r3, #16]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007380:	b2d2      	uxtb	r2, r2
 8007382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007388:	1c5a      	adds	r2, r3, #1
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0201 	bic.w	r2, r2, #1
 800739c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80073b0:	4610      	mov	r0, r2
 80073b2:	4798      	blx	r3
 80073b4:	e041      	b.n	800743a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b60      	cmp	r3, #96	; 0x60
 80073c0:	d125      	bne.n	800740e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2220      	movs	r2, #32
 80073c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073da:	2b40      	cmp	r3, #64	; 0x40
 80073dc:	d10b      	bne.n	80073f6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	b2d2      	uxtb	r2, r2
 80073ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f0:	1c5a      	adds	r2, r3, #1
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f022 0201 	bic.w	r2, r2, #1
 8007404:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7fe fef6 	bl	80061f8 <HAL_I2C_AbortCpltCallback>
 800740c:	e015      	b.n	800743a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007418:	2b40      	cmp	r3, #64	; 0x40
 800741a:	d10b      	bne.n	8007434 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	691a      	ldr	r2, [r3, #16]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007426:	b2d2      	uxtb	r2, r2
 8007428:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f7fe fed5 	bl	80061e4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10e      	bne.n	8007468 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007450:	2b00      	cmp	r3, #0
 8007452:	d109      	bne.n	8007468 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800745a:	2b00      	cmp	r3, #0
 800745c:	d104      	bne.n	8007468 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007464:	2b00      	cmp	r3, #0
 8007466:	d007      	beq.n	8007478 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007476:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800747e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b04      	cmp	r3, #4
 800748a:	d113      	bne.n	80074b4 <I2C_ITError+0x254>
 800748c:	7bfb      	ldrb	r3, [r7, #15]
 800748e:	2b28      	cmp	r3, #40	; 0x28
 8007490:	d110      	bne.n	80074b4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a0a      	ldr	r2, [pc, #40]	; (80074c0 <I2C_ITError+0x260>)
 8007496:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2220      	movs	r2, #32
 80074a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f7fe fe84 	bl	80061bc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80074b4:	bf00      	nop
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	080079e5 	.word	0x080079e5
 80074c0:	ffff0000 	.word	0xffff0000

080074c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b088      	sub	sp, #32
 80074c8:	af02      	add	r7, sp, #8
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	461a      	mov	r2, r3
 80074d2:	4603      	mov	r3, r0
 80074d4:	817b      	strh	r3, [r7, #10]
 80074d6:	460b      	mov	r3, r1
 80074d8:	813b      	strh	r3, [r7, #8]
 80074da:	4613      	mov	r3, r2
 80074dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f0:	9300      	str	r3, [sp, #0]
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 fb1a 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00d      	beq.n	8007522 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007510:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007514:	d103      	bne.n	800751e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800751c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e05f      	b.n	80075e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007522:	897b      	ldrh	r3, [r7, #10]
 8007524:	b2db      	uxtb	r3, r3
 8007526:	461a      	mov	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007530:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007534:	6a3a      	ldr	r2, [r7, #32]
 8007536:	492d      	ldr	r1, [pc, #180]	; (80075ec <I2C_RequestMemoryWrite+0x128>)
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 fb52 	bl	8007be2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d001      	beq.n	8007548 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e04c      	b.n	80075e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007548:	2300      	movs	r3, #0
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	617b      	str	r3, [r7, #20]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	617b      	str	r3, [r7, #20]
 800755c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800755e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007560:	6a39      	ldr	r1, [r7, #32]
 8007562:	68f8      	ldr	r0, [r7, #12]
 8007564:	f000 fbbc 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00d      	beq.n	800758a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007572:	2b04      	cmp	r3, #4
 8007574:	d107      	bne.n	8007586 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007584:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e02b      	b.n	80075e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800758a:	88fb      	ldrh	r3, [r7, #6]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d105      	bne.n	800759c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007590:	893b      	ldrh	r3, [r7, #8]
 8007592:	b2da      	uxtb	r2, r3
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	611a      	str	r2, [r3, #16]
 800759a:	e021      	b.n	80075e0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800759c:	893b      	ldrh	r3, [r7, #8]
 800759e:	0a1b      	lsrs	r3, r3, #8
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	b2da      	uxtb	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ac:	6a39      	ldr	r1, [r7, #32]
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 fb96 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00d      	beq.n	80075d6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d107      	bne.n	80075d2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e005      	b.n	80075e2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075d6:	893b      	ldrh	r3, [r7, #8]
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3718      	adds	r7, #24
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	00010002 	.word	0x00010002

080075f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b088      	sub	sp, #32
 80075f4:	af02      	add	r7, sp, #8
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	4608      	mov	r0, r1
 80075fa:	4611      	mov	r1, r2
 80075fc:	461a      	mov	r2, r3
 80075fe:	4603      	mov	r3, r0
 8007600:	817b      	strh	r3, [r7, #10]
 8007602:	460b      	mov	r3, r1
 8007604:	813b      	strh	r3, [r7, #8]
 8007606:	4613      	mov	r3, r2
 8007608:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007618:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007628:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800762a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762c:	9300      	str	r3, [sp, #0]
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	2200      	movs	r2, #0
 8007632:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 fa7c 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00d      	beq.n	800765e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800764c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007650:	d103      	bne.n	800765a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007658:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e0aa      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800765e:	897b      	ldrh	r3, [r7, #10]
 8007660:	b2db      	uxtb	r3, r3
 8007662:	461a      	mov	r2, r3
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800766c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	6a3a      	ldr	r2, [r7, #32]
 8007672:	4952      	ldr	r1, [pc, #328]	; (80077bc <I2C_RequestMemoryRead+0x1cc>)
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	f000 fab4 	bl	8007be2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	d001      	beq.n	8007684 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	e097      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007684:	2300      	movs	r3, #0
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800769a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800769c:	6a39      	ldr	r1, [r7, #32]
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f000 fb1e 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00d      	beq.n	80076c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d107      	bne.n	80076c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	e076      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076c6:	88fb      	ldrh	r3, [r7, #6]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d105      	bne.n	80076d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076cc:	893b      	ldrh	r3, [r7, #8]
 80076ce:	b2da      	uxtb	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	611a      	str	r2, [r3, #16]
 80076d6:	e021      	b.n	800771c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80076d8:	893b      	ldrh	r3, [r7, #8]
 80076da:	0a1b      	lsrs	r3, r3, #8
 80076dc:	b29b      	uxth	r3, r3
 80076de:	b2da      	uxtb	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076e8:	6a39      	ldr	r1, [r7, #32]
 80076ea:	68f8      	ldr	r0, [r7, #12]
 80076ec:	f000 faf8 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00d      	beq.n	8007712 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	d107      	bne.n	800770e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800770c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e050      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007712:	893b      	ldrh	r3, [r7, #8]
 8007714:	b2da      	uxtb	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800771c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800771e:	6a39      	ldr	r1, [r7, #32]
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 fadd 	bl	8007ce0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00d      	beq.n	8007748 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007730:	2b04      	cmp	r3, #4
 8007732:	d107      	bne.n	8007744 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007742:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e035      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007756:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	2200      	movs	r2, #0
 8007760:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 f9e5 	bl	8007b34 <I2C_WaitOnFlagUntilTimeout>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d00d      	beq.n	800778c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800777a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800777e:	d103      	bne.n	8007788 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007786:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e013      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800778c:	897b      	ldrh	r3, [r7, #10]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	f043 0301 	orr.w	r3, r3, #1
 8007794:	b2da      	uxtb	r2, r3
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800779c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779e:	6a3a      	ldr	r2, [r7, #32]
 80077a0:	4906      	ldr	r1, [pc, #24]	; (80077bc <I2C_RequestMemoryRead+0x1cc>)
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f000 fa1d 	bl	8007be2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e000      	b.n	80077b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	00010002 	.word	0x00010002

080077c0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b086      	sub	sp, #24
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077cc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077d4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077dc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80077f2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d003      	beq.n	8007804 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007800:	2200      	movs	r2, #0
 8007802:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007810:	2200      	movs	r2, #0
 8007812:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8007814:	7cfb      	ldrb	r3, [r7, #19]
 8007816:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800781a:	2b21      	cmp	r3, #33	; 0x21
 800781c:	d007      	beq.n	800782e <I2C_DMAXferCplt+0x6e>
 800781e:	7cfb      	ldrb	r3, [r7, #19]
 8007820:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8007824:	2b22      	cmp	r3, #34	; 0x22
 8007826:	d131      	bne.n	800788c <I2C_DMAXferCplt+0xcc>
 8007828:	7cbb      	ldrb	r3, [r7, #18]
 800782a:	2b20      	cmp	r3, #32
 800782c:	d12e      	bne.n	800788c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	685a      	ldr	r2, [r3, #4]
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800783c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2200      	movs	r2, #0
 8007842:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007844:	7cfb      	ldrb	r3, [r7, #19]
 8007846:	2b29      	cmp	r3, #41	; 0x29
 8007848:	d10a      	bne.n	8007860 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	2221      	movs	r2, #33	; 0x21
 800784e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2228      	movs	r2, #40	; 0x28
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007858:	6978      	ldr	r0, [r7, #20]
 800785a:	f7fe fc8d 	bl	8006178 <HAL_I2C_SlaveTxCpltCallback>
 800785e:	e00c      	b.n	800787a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007860:	7cfb      	ldrb	r3, [r7, #19]
 8007862:	2b2a      	cmp	r3, #42	; 0x2a
 8007864:	d109      	bne.n	800787a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2222      	movs	r2, #34	; 0x22
 800786a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2228      	movs	r2, #40	; 0x28
 8007870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007874:	6978      	ldr	r0, [r7, #20]
 8007876:	f7fe fc89 	bl	800618c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8007888:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800788a:	e06a      	b.n	8007962 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	d064      	beq.n	8007962 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d107      	bne.n	80078b2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078b0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80078c0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80078c8:	d009      	beq.n	80078de <I2C_DMAXferCplt+0x11e>
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2b08      	cmp	r3, #8
 80078ce:	d006      	beq.n	80078de <I2C_DMAXferCplt+0x11e>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80078d6:	d002      	beq.n	80078de <I2C_DMAXferCplt+0x11e>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2b20      	cmp	r3, #32
 80078dc:	d107      	bne.n	80078ee <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078ec:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078fc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800790c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	2200      	movs	r2, #0
 8007912:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007918:	2b00      	cmp	r3, #0
 800791a:	d003      	beq.n	8007924 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800791c:	6978      	ldr	r0, [r7, #20]
 800791e:	f7fe fc61 	bl	80061e4 <HAL_I2C_ErrorCallback>
}
 8007922:	e01e      	b.n	8007962 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2220      	movs	r2, #32
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b40      	cmp	r3, #64	; 0x40
 8007936:	d10a      	bne.n	800794e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	2200      	movs	r2, #0
 8007944:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007946:	6978      	ldr	r0, [r7, #20]
 8007948:	f7fb fe34 	bl	80035b4 <HAL_I2C_MemRxCpltCallback>
}
 800794c:	e009      	b.n	8007962 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	2212      	movs	r2, #18
 800795a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800795c:	6978      	ldr	r0, [r7, #20]
 800795e:	f7fe fc01 	bl	8006164 <HAL_I2C_MasterRxCpltCallback>
}
 8007962:	bf00      	nop
 8007964:	3718      	adds	r7, #24
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b084      	sub	sp, #16
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007976:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797c:	2b00      	cmp	r3, #0
 800797e:	d003      	beq.n	8007988 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007984:	2200      	movs	r2, #0
 8007986:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800798c:	2b00      	cmp	r3, #0
 800798e:	d003      	beq.n	8007998 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007994:	2200      	movs	r2, #0
 8007996:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7fc fff9 	bl	8004990 <HAL_DMA_GetError>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d01b      	beq.n	80079dc <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2220      	movs	r2, #32
 80079be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ce:	f043 0210 	orr.w	r2, r3, #16
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f7fe fc04 	bl	80061e4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80079dc:	bf00      	nop
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079fc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80079fe:	4b4b      	ldr	r3, [pc, #300]	; (8007b2c <I2C_DMAAbort+0x148>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	08db      	lsrs	r3, r3, #3
 8007a04:	4a4a      	ldr	r2, [pc, #296]	; (8007b30 <I2C_DMAAbort+0x14c>)
 8007a06:	fba2 2303 	umull	r2, r3, r2, r3
 8007a0a:	0a1a      	lsrs	r2, r3, #8
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	4413      	add	r3, r2
 8007a12:	00da      	lsls	r2, r3, #3
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a22:	f043 0220 	orr.w	r2, r3, #32
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007a2a:	e00a      	b.n	8007a42 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a40:	d0ea      	beq.n	8007a18 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a4e:	2200      	movs	r2, #0
 8007a50:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5e:	2200      	movs	r2, #0
 8007a60:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a70:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2200      	movs	r2, #0
 8007a76:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d003      	beq.n	8007a88 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a84:	2200      	movs	r2, #0
 8007a86:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a94:	2200      	movs	r2, #0
 8007a96:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f022 0201 	bic.w	r2, r2, #1
 8007aa6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	2b60      	cmp	r3, #96	; 0x60
 8007ab2:	d10e      	bne.n	8007ad2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007aca:	6978      	ldr	r0, [r7, #20]
 8007acc:	f7fe fb94 	bl	80061f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007ad0:	e027      	b.n	8007b22 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ad2:	7cfb      	ldrb	r3, [r7, #19]
 8007ad4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007ad8:	2b28      	cmp	r3, #40	; 0x28
 8007ada:	d117      	bne.n	8007b0c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f042 0201 	orr.w	r2, r2, #1
 8007aea:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007afa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2200      	movs	r2, #0
 8007b00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2228      	movs	r2, #40	; 0x28
 8007b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007b0a:	e007      	b.n	8007b1c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007b1c:	6978      	ldr	r0, [r7, #20]
 8007b1e:	f7fe fb61 	bl	80061e4 <HAL_I2C_ErrorCallback>
}
 8007b22:	bf00      	nop
 8007b24:	3718      	adds	r7, #24
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	20000108 	.word	0x20000108
 8007b30:	14f8b589 	.word	0x14f8b589

08007b34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	603b      	str	r3, [r7, #0]
 8007b40:	4613      	mov	r3, r2
 8007b42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b44:	e025      	b.n	8007b92 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4c:	d021      	beq.n	8007b92 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b4e:	f7fc faad 	bl	80040ac <HAL_GetTick>
 8007b52:	4602      	mov	r2, r0
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	1ad3      	subs	r3, r2, r3
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d302      	bcc.n	8007b64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d116      	bne.n	8007b92 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2200      	movs	r2, #0
 8007b68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2220      	movs	r2, #32
 8007b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7e:	f043 0220 	orr.w	r2, r3, #32
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e023      	b.n	8007bda <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	0c1b      	lsrs	r3, r3, #16
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d10d      	bne.n	8007bb8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	43da      	mvns	r2, r3
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	bf0c      	ite	eq
 8007bae:	2301      	moveq	r3, #1
 8007bb0:	2300      	movne	r3, #0
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	e00c      	b.n	8007bd2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	43da      	mvns	r2, r3
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	bf0c      	ite	eq
 8007bca:	2301      	moveq	r3, #1
 8007bcc:	2300      	movne	r3, #0
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	79fb      	ldrb	r3, [r7, #7]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d0b6      	beq.n	8007b46 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	60f8      	str	r0, [r7, #12]
 8007bea:	60b9      	str	r1, [r7, #8]
 8007bec:	607a      	str	r2, [r7, #4]
 8007bee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007bf0:	e051      	b.n	8007c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	695b      	ldr	r3, [r3, #20]
 8007bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c00:	d123      	bne.n	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c10:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c1a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2220      	movs	r2, #32
 8007c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c36:	f043 0204 	orr.w	r2, r3, #4
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e046      	b.n	8007cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c50:	d021      	beq.n	8007c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c52:	f7fc fa2b 	bl	80040ac <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d302      	bcc.n	8007c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d116      	bne.n	8007c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c82:	f043 0220 	orr.w	r2, r3, #32
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e020      	b.n	8007cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	0c1b      	lsrs	r3, r3, #16
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d10c      	bne.n	8007cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	43da      	mvns	r2, r3
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4013      	ands	r3, r2
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	bf14      	ite	ne
 8007cb2:	2301      	movne	r3, #1
 8007cb4:	2300      	moveq	r3, #0
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	e00b      	b.n	8007cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	699b      	ldr	r3, [r3, #24]
 8007cc0:	43da      	mvns	r2, r3
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bf14      	ite	ne
 8007ccc:	2301      	movne	r3, #1
 8007cce:	2300      	moveq	r3, #0
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d18d      	bne.n	8007bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3710      	adds	r7, #16
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007cec:	e02d      	b.n	8007d4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f000 f900 	bl	8007ef4 <I2C_IsAcknowledgeFailed>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e02d      	b.n	8007d5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d04:	d021      	beq.n	8007d4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d06:	f7fc f9d1 	bl	80040ac <HAL_GetTick>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d302      	bcc.n	8007d1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d116      	bne.n	8007d4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2220      	movs	r2, #32
 8007d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d36:	f043 0220 	orr.w	r2, r3, #32
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e007      	b.n	8007d5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d54:	2b80      	cmp	r3, #128	; 0x80
 8007d56:	d1ca      	bne.n	8007cee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	60b9      	str	r1, [r7, #8]
 8007d6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d6e:	e02d      	b.n	8007dcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f000 f8bf 	bl	8007ef4 <I2C_IsAcknowledgeFailed>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e02d      	b.n	8007ddc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d86:	d021      	beq.n	8007dcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d88:	f7fc f990 	bl	80040ac <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d302      	bcc.n	8007d9e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d116      	bne.n	8007dcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db8:	f043 0220 	orr.w	r2, r3, #32
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e007      	b.n	8007ddc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	f003 0304 	and.w	r3, r3, #4
 8007dd6:	2b04      	cmp	r3, #4
 8007dd8:	d1ca      	bne.n	8007d70 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007df0:	4b13      	ldr	r3, [pc, #76]	; (8007e40 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	08db      	lsrs	r3, r3, #3
 8007df6:	4a13      	ldr	r2, [pc, #76]	; (8007e44 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007df8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dfc:	0a1a      	lsrs	r2, r3, #8
 8007dfe:	4613      	mov	r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4413      	add	r3, r2
 8007e04:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d107      	bne.n	8007e22 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f043 0220 	orr.w	r2, r3, #32
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e008      	b.n	8007e34 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e30:	d0e9      	beq.n	8007e06 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3714      	adds	r7, #20
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	20000108 	.word	0x20000108
 8007e44:	14f8b589 	.word	0x14f8b589

08007e48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e54:	e042      	b.n	8007edc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	695b      	ldr	r3, [r3, #20]
 8007e5c:	f003 0310 	and.w	r3, r3, #16
 8007e60:	2b10      	cmp	r3, #16
 8007e62:	d119      	bne.n	8007e98 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f06f 0210 	mvn.w	r2, #16
 8007e6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2200      	movs	r2, #0
 8007e72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2220      	movs	r2, #32
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	e029      	b.n	8007eec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e98:	f7fc f908 	bl	80040ac <HAL_GetTick>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d302      	bcc.n	8007eae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d116      	bne.n	8007edc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2220      	movs	r2, #32
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec8:	f043 0220 	orr.w	r2, r3, #32
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e007      	b.n	8007eec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ee6:	2b40      	cmp	r3, #64	; 0x40
 8007ee8:	d1b5      	bne.n	8007e56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	695b      	ldr	r3, [r3, #20]
 8007f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f0a:	d11b      	bne.n	8007f44 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f14:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f30:	f043 0204 	orr.w	r2, r3, #4
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	e000      	b.n	8007f46 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr

08007f52 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007f52:	b480      	push	{r7}
 8007f54:	b083      	sub	sp, #12
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f5e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007f62:	d103      	bne.n	8007f6c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007f6a:	e007      	b.n	8007f7c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f70:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007f74:	d102      	bne.n	8007f7c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2208      	movs	r2, #8
 8007f7a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d101      	bne.n	8007f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e264      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d075      	beq.n	8008092 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007fa6:	4ba3      	ldr	r3, [pc, #652]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f003 030c 	and.w	r3, r3, #12
 8007fae:	2b04      	cmp	r3, #4
 8007fb0:	d00c      	beq.n	8007fcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fb2:	4ba0      	ldr	r3, [pc, #640]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007fba:	2b08      	cmp	r3, #8
 8007fbc:	d112      	bne.n	8007fe4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fbe:	4b9d      	ldr	r3, [pc, #628]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007fca:	d10b      	bne.n	8007fe4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fcc:	4b99      	ldr	r3, [pc, #612]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d05b      	beq.n	8008090 <HAL_RCC_OscConfig+0x108>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d157      	bne.n	8008090 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e23f      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fec:	d106      	bne.n	8007ffc <HAL_RCC_OscConfig+0x74>
 8007fee:	4b91      	ldr	r3, [pc, #580]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a90      	ldr	r2, [pc, #576]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8007ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ff8:	6013      	str	r3, [r2, #0]
 8007ffa:	e01d      	b.n	8008038 <HAL_RCC_OscConfig+0xb0>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008004:	d10c      	bne.n	8008020 <HAL_RCC_OscConfig+0x98>
 8008006:	4b8b      	ldr	r3, [pc, #556]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a8a      	ldr	r2, [pc, #552]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800800c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	4b88      	ldr	r3, [pc, #544]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a87      	ldr	r2, [pc, #540]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	e00b      	b.n	8008038 <HAL_RCC_OscConfig+0xb0>
 8008020:	4b84      	ldr	r3, [pc, #528]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a83      	ldr	r2, [pc, #524]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800802a:	6013      	str	r3, [r2, #0]
 800802c:	4b81      	ldr	r3, [pc, #516]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a80      	ldr	r2, [pc, #512]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008032:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008036:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d013      	beq.n	8008068 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008040:	f7fc f834 	bl	80040ac <HAL_GetTick>
 8008044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008046:	e008      	b.n	800805a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008048:	f7fc f830 	bl	80040ac <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	2b64      	cmp	r3, #100	; 0x64
 8008054:	d901      	bls.n	800805a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e204      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800805a:	4b76      	ldr	r3, [pc, #472]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d0f0      	beq.n	8008048 <HAL_RCC_OscConfig+0xc0>
 8008066:	e014      	b.n	8008092 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008068:	f7fc f820 	bl	80040ac <HAL_GetTick>
 800806c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800806e:	e008      	b.n	8008082 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008070:	f7fc f81c 	bl	80040ac <HAL_GetTick>
 8008074:	4602      	mov	r2, r0
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	1ad3      	subs	r3, r2, r3
 800807a:	2b64      	cmp	r3, #100	; 0x64
 800807c:	d901      	bls.n	8008082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e1f0      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008082:	4b6c      	ldr	r3, [pc, #432]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1f0      	bne.n	8008070 <HAL_RCC_OscConfig+0xe8>
 800808e:	e000      	b.n	8008092 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008090:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 0302 	and.w	r3, r3, #2
 800809a:	2b00      	cmp	r3, #0
 800809c:	d063      	beq.n	8008166 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800809e:	4b65      	ldr	r3, [pc, #404]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f003 030c 	and.w	r3, r3, #12
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00b      	beq.n	80080c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080aa:	4b62      	ldr	r3, [pc, #392]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80080b2:	2b08      	cmp	r3, #8
 80080b4:	d11c      	bne.n	80080f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080b6:	4b5f      	ldr	r3, [pc, #380]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d116      	bne.n	80080f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080c2:	4b5c      	ldr	r3, [pc, #368]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 0302 	and.w	r3, r3, #2
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d005      	beq.n	80080da <HAL_RCC_OscConfig+0x152>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d001      	beq.n	80080da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e1c4      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080da:	4b56      	ldr	r3, [pc, #344]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	4952      	ldr	r1, [pc, #328]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80080ea:	4313      	orrs	r3, r2
 80080ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080ee:	e03a      	b.n	8008166 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d020      	beq.n	800813a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080f8:	4b4f      	ldr	r3, [pc, #316]	; (8008238 <HAL_RCC_OscConfig+0x2b0>)
 80080fa:	2201      	movs	r2, #1
 80080fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080fe:	f7fb ffd5 	bl	80040ac <HAL_GetTick>
 8008102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008104:	e008      	b.n	8008118 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008106:	f7fb ffd1 	bl	80040ac <HAL_GetTick>
 800810a:	4602      	mov	r2, r0
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	2b02      	cmp	r3, #2
 8008112:	d901      	bls.n	8008118 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008114:	2303      	movs	r3, #3
 8008116:	e1a5      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008118:	4b46      	ldr	r3, [pc, #280]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0302 	and.w	r3, r3, #2
 8008120:	2b00      	cmp	r3, #0
 8008122:	d0f0      	beq.n	8008106 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008124:	4b43      	ldr	r3, [pc, #268]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	00db      	lsls	r3, r3, #3
 8008132:	4940      	ldr	r1, [pc, #256]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008134:	4313      	orrs	r3, r2
 8008136:	600b      	str	r3, [r1, #0]
 8008138:	e015      	b.n	8008166 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800813a:	4b3f      	ldr	r3, [pc, #252]	; (8008238 <HAL_RCC_OscConfig+0x2b0>)
 800813c:	2200      	movs	r2, #0
 800813e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008140:	f7fb ffb4 	bl	80040ac <HAL_GetTick>
 8008144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008146:	e008      	b.n	800815a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008148:	f7fb ffb0 	bl	80040ac <HAL_GetTick>
 800814c:	4602      	mov	r2, r0
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	2b02      	cmp	r3, #2
 8008154:	d901      	bls.n	800815a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e184      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800815a:	4b36      	ldr	r3, [pc, #216]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 0302 	and.w	r3, r3, #2
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1f0      	bne.n	8008148 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0308 	and.w	r3, r3, #8
 800816e:	2b00      	cmp	r3, #0
 8008170:	d030      	beq.n	80081d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	695b      	ldr	r3, [r3, #20]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d016      	beq.n	80081a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800817a:	4b30      	ldr	r3, [pc, #192]	; (800823c <HAL_RCC_OscConfig+0x2b4>)
 800817c:	2201      	movs	r2, #1
 800817e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008180:	f7fb ff94 	bl	80040ac <HAL_GetTick>
 8008184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008186:	e008      	b.n	800819a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008188:	f7fb ff90 	bl	80040ac <HAL_GetTick>
 800818c:	4602      	mov	r2, r0
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	1ad3      	subs	r3, r2, r3
 8008192:	2b02      	cmp	r3, #2
 8008194:	d901      	bls.n	800819a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e164      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800819a:	4b26      	ldr	r3, [pc, #152]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 800819c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d0f0      	beq.n	8008188 <HAL_RCC_OscConfig+0x200>
 80081a6:	e015      	b.n	80081d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081a8:	4b24      	ldr	r3, [pc, #144]	; (800823c <HAL_RCC_OscConfig+0x2b4>)
 80081aa:	2200      	movs	r2, #0
 80081ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081ae:	f7fb ff7d 	bl	80040ac <HAL_GetTick>
 80081b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081b4:	e008      	b.n	80081c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081b6:	f7fb ff79 	bl	80040ac <HAL_GetTick>
 80081ba:	4602      	mov	r2, r0
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	2b02      	cmp	r3, #2
 80081c2:	d901      	bls.n	80081c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e14d      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081c8:	4b1a      	ldr	r3, [pc, #104]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80081ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081cc:	f003 0302 	and.w	r3, r3, #2
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1f0      	bne.n	80081b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0304 	and.w	r3, r3, #4
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 80a0 	beq.w	8008322 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081e2:	2300      	movs	r3, #0
 80081e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081e6:	4b13      	ldr	r3, [pc, #76]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80081e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10f      	bne.n	8008212 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081f2:	2300      	movs	r3, #0
 80081f4:	60bb      	str	r3, [r7, #8]
 80081f6:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80081f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081fa:	4a0e      	ldr	r2, [pc, #56]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 80081fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008200:	6413      	str	r3, [r2, #64]	; 0x40
 8008202:	4b0c      	ldr	r3, [pc, #48]	; (8008234 <HAL_RCC_OscConfig+0x2ac>)
 8008204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800820a:	60bb      	str	r3, [r7, #8]
 800820c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800820e:	2301      	movs	r3, #1
 8008210:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008212:	4b0b      	ldr	r3, [pc, #44]	; (8008240 <HAL_RCC_OscConfig+0x2b8>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821a:	2b00      	cmp	r3, #0
 800821c:	d121      	bne.n	8008262 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800821e:	4b08      	ldr	r3, [pc, #32]	; (8008240 <HAL_RCC_OscConfig+0x2b8>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a07      	ldr	r2, [pc, #28]	; (8008240 <HAL_RCC_OscConfig+0x2b8>)
 8008224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800822a:	f7fb ff3f 	bl	80040ac <HAL_GetTick>
 800822e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008230:	e011      	b.n	8008256 <HAL_RCC_OscConfig+0x2ce>
 8008232:	bf00      	nop
 8008234:	40023800 	.word	0x40023800
 8008238:	42470000 	.word	0x42470000
 800823c:	42470e80 	.word	0x42470e80
 8008240:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008244:	f7fb ff32 	bl	80040ac <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	2b02      	cmp	r3, #2
 8008250:	d901      	bls.n	8008256 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e106      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008256:	4b85      	ldr	r3, [pc, #532]	; (800846c <HAL_RCC_OscConfig+0x4e4>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0f0      	beq.n	8008244 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	2b01      	cmp	r3, #1
 8008268:	d106      	bne.n	8008278 <HAL_RCC_OscConfig+0x2f0>
 800826a:	4b81      	ldr	r3, [pc, #516]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 800826c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800826e:	4a80      	ldr	r2, [pc, #512]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008270:	f043 0301 	orr.w	r3, r3, #1
 8008274:	6713      	str	r3, [r2, #112]	; 0x70
 8008276:	e01c      	b.n	80082b2 <HAL_RCC_OscConfig+0x32a>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	2b05      	cmp	r3, #5
 800827e:	d10c      	bne.n	800829a <HAL_RCC_OscConfig+0x312>
 8008280:	4b7b      	ldr	r3, [pc, #492]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008284:	4a7a      	ldr	r2, [pc, #488]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008286:	f043 0304 	orr.w	r3, r3, #4
 800828a:	6713      	str	r3, [r2, #112]	; 0x70
 800828c:	4b78      	ldr	r3, [pc, #480]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 800828e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008290:	4a77      	ldr	r2, [pc, #476]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008292:	f043 0301 	orr.w	r3, r3, #1
 8008296:	6713      	str	r3, [r2, #112]	; 0x70
 8008298:	e00b      	b.n	80082b2 <HAL_RCC_OscConfig+0x32a>
 800829a:	4b75      	ldr	r3, [pc, #468]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 800829c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800829e:	4a74      	ldr	r2, [pc, #464]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80082a0:	f023 0301 	bic.w	r3, r3, #1
 80082a4:	6713      	str	r3, [r2, #112]	; 0x70
 80082a6:	4b72      	ldr	r3, [pc, #456]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80082a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082aa:	4a71      	ldr	r2, [pc, #452]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80082ac:	f023 0304 	bic.w	r3, r3, #4
 80082b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d015      	beq.n	80082e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082ba:	f7fb fef7 	bl	80040ac <HAL_GetTick>
 80082be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082c0:	e00a      	b.n	80082d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082c2:	f7fb fef3 	bl	80040ac <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d901      	bls.n	80082d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e0c5      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082d8:	4b65      	ldr	r3, [pc, #404]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80082da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d0ee      	beq.n	80082c2 <HAL_RCC_OscConfig+0x33a>
 80082e4:	e014      	b.n	8008310 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082e6:	f7fb fee1 	bl	80040ac <HAL_GetTick>
 80082ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082ec:	e00a      	b.n	8008304 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082ee:	f7fb fedd 	bl	80040ac <HAL_GetTick>
 80082f2:	4602      	mov	r2, r0
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d901      	bls.n	8008304 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e0af      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008304:	4b5a      	ldr	r3, [pc, #360]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008308:	f003 0302 	and.w	r3, r3, #2
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1ee      	bne.n	80082ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008310:	7dfb      	ldrb	r3, [r7, #23]
 8008312:	2b01      	cmp	r3, #1
 8008314:	d105      	bne.n	8008322 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008316:	4b56      	ldr	r3, [pc, #344]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831a:	4a55      	ldr	r2, [pc, #340]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 800831c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008320:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	2b00      	cmp	r3, #0
 8008328:	f000 809b 	beq.w	8008462 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800832c:	4b50      	ldr	r3, [pc, #320]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	f003 030c 	and.w	r3, r3, #12
 8008334:	2b08      	cmp	r3, #8
 8008336:	d05c      	beq.n	80083f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	699b      	ldr	r3, [r3, #24]
 800833c:	2b02      	cmp	r3, #2
 800833e:	d141      	bne.n	80083c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008340:	4b4c      	ldr	r3, [pc, #304]	; (8008474 <HAL_RCC_OscConfig+0x4ec>)
 8008342:	2200      	movs	r2, #0
 8008344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008346:	f7fb feb1 	bl	80040ac <HAL_GetTick>
 800834a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800834c:	e008      	b.n	8008360 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800834e:	f7fb fead 	bl	80040ac <HAL_GetTick>
 8008352:	4602      	mov	r2, r0
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	2b02      	cmp	r3, #2
 800835a:	d901      	bls.n	8008360 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800835c:	2303      	movs	r3, #3
 800835e:	e081      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008360:	4b43      	ldr	r3, [pc, #268]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d1f0      	bne.n	800834e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	69da      	ldr	r2, [r3, #28]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6a1b      	ldr	r3, [r3, #32]
 8008374:	431a      	orrs	r2, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837a:	019b      	lsls	r3, r3, #6
 800837c:	431a      	orrs	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008382:	085b      	lsrs	r3, r3, #1
 8008384:	3b01      	subs	r3, #1
 8008386:	041b      	lsls	r3, r3, #16
 8008388:	431a      	orrs	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838e:	061b      	lsls	r3, r3, #24
 8008390:	4937      	ldr	r1, [pc, #220]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008392:	4313      	orrs	r3, r2
 8008394:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008396:	4b37      	ldr	r3, [pc, #220]	; (8008474 <HAL_RCC_OscConfig+0x4ec>)
 8008398:	2201      	movs	r2, #1
 800839a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800839c:	f7fb fe86 	bl	80040ac <HAL_GetTick>
 80083a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083a2:	e008      	b.n	80083b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083a4:	f7fb fe82 	bl	80040ac <HAL_GetTick>
 80083a8:	4602      	mov	r2, r0
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e056      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083b6:	4b2e      	ldr	r3, [pc, #184]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0f0      	beq.n	80083a4 <HAL_RCC_OscConfig+0x41c>
 80083c2:	e04e      	b.n	8008462 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083c4:	4b2b      	ldr	r3, [pc, #172]	; (8008474 <HAL_RCC_OscConfig+0x4ec>)
 80083c6:	2200      	movs	r2, #0
 80083c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083ca:	f7fb fe6f 	bl	80040ac <HAL_GetTick>
 80083ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083d0:	e008      	b.n	80083e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083d2:	f7fb fe6b 	bl	80040ac <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d901      	bls.n	80083e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e03f      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083e4:	4b22      	ldr	r3, [pc, #136]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1f0      	bne.n	80083d2 <HAL_RCC_OscConfig+0x44a>
 80083f0:	e037      	b.n	8008462 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d101      	bne.n	80083fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e032      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80083fe:	4b1c      	ldr	r3, [pc, #112]	; (8008470 <HAL_RCC_OscConfig+0x4e8>)
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d028      	beq.n	800845e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008416:	429a      	cmp	r2, r3
 8008418:	d121      	bne.n	800845e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008424:	429a      	cmp	r2, r3
 8008426:	d11a      	bne.n	800845e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800842e:	4013      	ands	r3, r2
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008434:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008436:	4293      	cmp	r3, r2
 8008438:	d111      	bne.n	800845e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008444:	085b      	lsrs	r3, r3, #1
 8008446:	3b01      	subs	r3, #1
 8008448:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800844a:	429a      	cmp	r2, r3
 800844c:	d107      	bne.n	800845e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008458:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800845a:	429a      	cmp	r2, r3
 800845c:	d001      	beq.n	8008462 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e000      	b.n	8008464 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	40007000 	.word	0x40007000
 8008470:	40023800 	.word	0x40023800
 8008474:	42470060 	.word	0x42470060

08008478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d101      	bne.n	800848c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e0cc      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800848c:	4b68      	ldr	r3, [pc, #416]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0307 	and.w	r3, r3, #7
 8008494:	683a      	ldr	r2, [r7, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d90c      	bls.n	80084b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800849a:	4b65      	ldr	r3, [pc, #404]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	b2d2      	uxtb	r2, r2
 80084a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80084a2:	4b63      	ldr	r3, [pc, #396]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f003 0307 	and.w	r3, r3, #7
 80084aa:	683a      	ldr	r2, [r7, #0]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d001      	beq.n	80084b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e0b8      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0302 	and.w	r3, r3, #2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d020      	beq.n	8008502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0304 	and.w	r3, r3, #4
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d005      	beq.n	80084d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084cc:	4b59      	ldr	r3, [pc, #356]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	4a58      	ldr	r2, [pc, #352]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80084d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0308 	and.w	r3, r3, #8
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084e4:	4b53      	ldr	r3, [pc, #332]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	4a52      	ldr	r2, [pc, #328]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80084ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084f0:	4b50      	ldr	r3, [pc, #320]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	494d      	ldr	r1, [pc, #308]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 0301 	and.w	r3, r3, #1
 800850a:	2b00      	cmp	r3, #0
 800850c:	d044      	beq.n	8008598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d107      	bne.n	8008526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008516:	4b47      	ldr	r3, [pc, #284]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800851e:	2b00      	cmp	r3, #0
 8008520:	d119      	bne.n	8008556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e07f      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	2b02      	cmp	r3, #2
 800852c:	d003      	beq.n	8008536 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008532:	2b03      	cmp	r3, #3
 8008534:	d107      	bne.n	8008546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008536:	4b3f      	ldr	r3, [pc, #252]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d109      	bne.n	8008556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e06f      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008546:	4b3b      	ldr	r3, [pc, #236]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e067      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008556:	4b37      	ldr	r3, [pc, #220]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f023 0203 	bic.w	r2, r3, #3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	4934      	ldr	r1, [pc, #208]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008564:	4313      	orrs	r3, r2
 8008566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008568:	f7fb fda0 	bl	80040ac <HAL_GetTick>
 800856c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800856e:	e00a      	b.n	8008586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008570:	f7fb fd9c 	bl	80040ac <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	f241 3288 	movw	r2, #5000	; 0x1388
 800857e:	4293      	cmp	r3, r2
 8008580:	d901      	bls.n	8008586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008582:	2303      	movs	r3, #3
 8008584:	e04f      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008586:	4b2b      	ldr	r3, [pc, #172]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f003 020c 	and.w	r2, r3, #12
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	429a      	cmp	r2, r3
 8008596:	d1eb      	bne.n	8008570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008598:	4b25      	ldr	r3, [pc, #148]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 0307 	and.w	r3, r3, #7
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d20c      	bcs.n	80085c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085a6:	4b22      	ldr	r3, [pc, #136]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 80085a8:	683a      	ldr	r2, [r7, #0]
 80085aa:	b2d2      	uxtb	r2, r2
 80085ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ae:	4b20      	ldr	r3, [pc, #128]	; (8008630 <HAL_RCC_ClockConfig+0x1b8>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d001      	beq.n	80085c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e032      	b.n	8008626 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0304 	and.w	r3, r3, #4
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d008      	beq.n	80085de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085cc:	4b19      	ldr	r3, [pc, #100]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	4916      	ldr	r1, [pc, #88]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 0308 	and.w	r3, r3, #8
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d009      	beq.n	80085fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085ea:	4b12      	ldr	r3, [pc, #72]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	00db      	lsls	r3, r3, #3
 80085f8:	490e      	ldr	r1, [pc, #56]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 80085fa:	4313      	orrs	r3, r2
 80085fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80085fe:	f000 f821 	bl	8008644 <HAL_RCC_GetSysClockFreq>
 8008602:	4602      	mov	r2, r0
 8008604:	4b0b      	ldr	r3, [pc, #44]	; (8008634 <HAL_RCC_ClockConfig+0x1bc>)
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	091b      	lsrs	r3, r3, #4
 800860a:	f003 030f 	and.w	r3, r3, #15
 800860e:	490a      	ldr	r1, [pc, #40]	; (8008638 <HAL_RCC_ClockConfig+0x1c0>)
 8008610:	5ccb      	ldrb	r3, [r1, r3]
 8008612:	fa22 f303 	lsr.w	r3, r2, r3
 8008616:	4a09      	ldr	r2, [pc, #36]	; (800863c <HAL_RCC_ClockConfig+0x1c4>)
 8008618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800861a:	4b09      	ldr	r3, [pc, #36]	; (8008640 <HAL_RCC_ClockConfig+0x1c8>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4618      	mov	r0, r3
 8008620:	f7fb fd00 	bl	8004024 <HAL_InitTick>

  return HAL_OK;
 8008624:	2300      	movs	r3, #0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	40023c00 	.word	0x40023c00
 8008634:	40023800 	.word	0x40023800
 8008638:	0800b7d8 	.word	0x0800b7d8
 800863c:	20000108 	.word	0x20000108
 8008640:	2000010c 	.word	0x2000010c

08008644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008644:	b5b0      	push	{r4, r5, r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800864a:	2100      	movs	r1, #0
 800864c:	6079      	str	r1, [r7, #4]
 800864e:	2100      	movs	r1, #0
 8008650:	60f9      	str	r1, [r7, #12]
 8008652:	2100      	movs	r1, #0
 8008654:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008656:	2100      	movs	r1, #0
 8008658:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800865a:	4952      	ldr	r1, [pc, #328]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800865c:	6889      	ldr	r1, [r1, #8]
 800865e:	f001 010c 	and.w	r1, r1, #12
 8008662:	2908      	cmp	r1, #8
 8008664:	d00d      	beq.n	8008682 <HAL_RCC_GetSysClockFreq+0x3e>
 8008666:	2908      	cmp	r1, #8
 8008668:	f200 8094 	bhi.w	8008794 <HAL_RCC_GetSysClockFreq+0x150>
 800866c:	2900      	cmp	r1, #0
 800866e:	d002      	beq.n	8008676 <HAL_RCC_GetSysClockFreq+0x32>
 8008670:	2904      	cmp	r1, #4
 8008672:	d003      	beq.n	800867c <HAL_RCC_GetSysClockFreq+0x38>
 8008674:	e08e      	b.n	8008794 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008676:	4b4c      	ldr	r3, [pc, #304]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8008678:	60bb      	str	r3, [r7, #8]
       break;
 800867a:	e08e      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800867c:	4b4b      	ldr	r3, [pc, #300]	; (80087ac <HAL_RCC_GetSysClockFreq+0x168>)
 800867e:	60bb      	str	r3, [r7, #8]
      break;
 8008680:	e08b      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008682:	4948      	ldr	r1, [pc, #288]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 8008684:	6849      	ldr	r1, [r1, #4]
 8008686:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800868a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800868c:	4945      	ldr	r1, [pc, #276]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800868e:	6849      	ldr	r1, [r1, #4]
 8008690:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8008694:	2900      	cmp	r1, #0
 8008696:	d024      	beq.n	80086e2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008698:	4942      	ldr	r1, [pc, #264]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800869a:	6849      	ldr	r1, [r1, #4]
 800869c:	0989      	lsrs	r1, r1, #6
 800869e:	4608      	mov	r0, r1
 80086a0:	f04f 0100 	mov.w	r1, #0
 80086a4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80086a8:	f04f 0500 	mov.w	r5, #0
 80086ac:	ea00 0204 	and.w	r2, r0, r4
 80086b0:	ea01 0305 	and.w	r3, r1, r5
 80086b4:	493d      	ldr	r1, [pc, #244]	; (80087ac <HAL_RCC_GetSysClockFreq+0x168>)
 80086b6:	fb01 f003 	mul.w	r0, r1, r3
 80086ba:	2100      	movs	r1, #0
 80086bc:	fb01 f102 	mul.w	r1, r1, r2
 80086c0:	1844      	adds	r4, r0, r1
 80086c2:	493a      	ldr	r1, [pc, #232]	; (80087ac <HAL_RCC_GetSysClockFreq+0x168>)
 80086c4:	fba2 0101 	umull	r0, r1, r2, r1
 80086c8:	1863      	adds	r3, r4, r1
 80086ca:	4619      	mov	r1, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	461a      	mov	r2, r3
 80086d0:	f04f 0300 	mov.w	r3, #0
 80086d4:	f7f7 fd78 	bl	80001c8 <__aeabi_uldivmod>
 80086d8:	4602      	mov	r2, r0
 80086da:	460b      	mov	r3, r1
 80086dc:	4613      	mov	r3, r2
 80086de:	60fb      	str	r3, [r7, #12]
 80086e0:	e04a      	b.n	8008778 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086e2:	4b30      	ldr	r3, [pc, #192]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	099b      	lsrs	r3, r3, #6
 80086e8:	461a      	mov	r2, r3
 80086ea:	f04f 0300 	mov.w	r3, #0
 80086ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80086f2:	f04f 0100 	mov.w	r1, #0
 80086f6:	ea02 0400 	and.w	r4, r2, r0
 80086fa:	ea03 0501 	and.w	r5, r3, r1
 80086fe:	4620      	mov	r0, r4
 8008700:	4629      	mov	r1, r5
 8008702:	f04f 0200 	mov.w	r2, #0
 8008706:	f04f 0300 	mov.w	r3, #0
 800870a:	014b      	lsls	r3, r1, #5
 800870c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008710:	0142      	lsls	r2, r0, #5
 8008712:	4610      	mov	r0, r2
 8008714:	4619      	mov	r1, r3
 8008716:	1b00      	subs	r0, r0, r4
 8008718:	eb61 0105 	sbc.w	r1, r1, r5
 800871c:	f04f 0200 	mov.w	r2, #0
 8008720:	f04f 0300 	mov.w	r3, #0
 8008724:	018b      	lsls	r3, r1, #6
 8008726:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800872a:	0182      	lsls	r2, r0, #6
 800872c:	1a12      	subs	r2, r2, r0
 800872e:	eb63 0301 	sbc.w	r3, r3, r1
 8008732:	f04f 0000 	mov.w	r0, #0
 8008736:	f04f 0100 	mov.w	r1, #0
 800873a:	00d9      	lsls	r1, r3, #3
 800873c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008740:	00d0      	lsls	r0, r2, #3
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	1912      	adds	r2, r2, r4
 8008748:	eb45 0303 	adc.w	r3, r5, r3
 800874c:	f04f 0000 	mov.w	r0, #0
 8008750:	f04f 0100 	mov.w	r1, #0
 8008754:	0299      	lsls	r1, r3, #10
 8008756:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800875a:	0290      	lsls	r0, r2, #10
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	4610      	mov	r0, r2
 8008762:	4619      	mov	r1, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	461a      	mov	r2, r3
 8008768:	f04f 0300 	mov.w	r3, #0
 800876c:	f7f7 fd2c 	bl	80001c8 <__aeabi_uldivmod>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4613      	mov	r3, r2
 8008776:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008778:	4b0a      	ldr	r3, [pc, #40]	; (80087a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	0c1b      	lsrs	r3, r3, #16
 800877e:	f003 0303 	and.w	r3, r3, #3
 8008782:	3301      	adds	r3, #1
 8008784:	005b      	lsls	r3, r3, #1
 8008786:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008790:	60bb      	str	r3, [r7, #8]
      break;
 8008792:	e002      	b.n	800879a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008794:	4b04      	ldr	r3, [pc, #16]	; (80087a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8008796:	60bb      	str	r3, [r7, #8]
      break;
 8008798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800879a:	68bb      	ldr	r3, [r7, #8]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bdb0      	pop	{r4, r5, r7, pc}
 80087a4:	40023800 	.word	0x40023800
 80087a8:	00f42400 	.word	0x00f42400
 80087ac:	017d7840 	.word	0x017d7840

080087b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80087b0:	b480      	push	{r7}
 80087b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80087b4:	4b03      	ldr	r3, [pc, #12]	; (80087c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80087b6:	681b      	ldr	r3, [r3, #0]
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	20000108 	.word	0x20000108

080087c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80087cc:	f7ff fff0 	bl	80087b0 <HAL_RCC_GetHCLKFreq>
 80087d0:	4602      	mov	r2, r0
 80087d2:	4b05      	ldr	r3, [pc, #20]	; (80087e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	0a9b      	lsrs	r3, r3, #10
 80087d8:	f003 0307 	and.w	r3, r3, #7
 80087dc:	4903      	ldr	r1, [pc, #12]	; (80087ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80087de:	5ccb      	ldrb	r3, [r1, r3]
 80087e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	40023800 	.word	0x40023800
 80087ec:	0800b7e8 	.word	0x0800b7e8

080087f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80087f4:	f7ff ffdc 	bl	80087b0 <HAL_RCC_GetHCLKFreq>
 80087f8:	4602      	mov	r2, r0
 80087fa:	4b05      	ldr	r3, [pc, #20]	; (8008810 <HAL_RCC_GetPCLK2Freq+0x20>)
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	0b5b      	lsrs	r3, r3, #13
 8008800:	f003 0307 	and.w	r3, r3, #7
 8008804:	4903      	ldr	r1, [pc, #12]	; (8008814 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008806:	5ccb      	ldrb	r3, [r1, r3]
 8008808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800880c:	4618      	mov	r0, r3
 800880e:	bd80      	pop	{r7, pc}
 8008810:	40023800 	.word	0x40023800
 8008814:	0800b7e8 	.word	0x0800b7e8

08008818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	e041      	b.n	80088ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b00      	cmp	r3, #0
 8008834:	d106      	bne.n	8008844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7fa ff72 	bl	8003728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2202      	movs	r2, #2
 8008848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	3304      	adds	r3, #4
 8008854:	4619      	mov	r1, r3
 8008856:	4610      	mov	r0, r2
 8008858:	f000 fb48 	bl	8008eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3708      	adds	r7, #8
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b082      	sub	sp, #8
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e041      	b.n	800894c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d106      	bne.n	80088e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f839 	bl	8008954 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2202      	movs	r2, #2
 80088e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	3304      	adds	r3, #4
 80088f2:	4619      	mov	r1, r3
 80088f4:	4610      	mov	r0, r2
 80088f6:	f000 faf9 	bl	8008eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2201      	movs	r2, #1
 8008906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2201      	movs	r2, #1
 8008916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2201      	movs	r2, #1
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008954:	b480      	push	{r7}
 8008956:	b083      	sub	sp, #12
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d109      	bne.n	800898c <HAL_TIM_PWM_Start+0x24>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800897e:	b2db      	uxtb	r3, r3
 8008980:	2b01      	cmp	r3, #1
 8008982:	bf14      	ite	ne
 8008984:	2301      	movne	r3, #1
 8008986:	2300      	moveq	r3, #0
 8008988:	b2db      	uxtb	r3, r3
 800898a:	e022      	b.n	80089d2 <HAL_TIM_PWM_Start+0x6a>
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	2b04      	cmp	r3, #4
 8008990:	d109      	bne.n	80089a6 <HAL_TIM_PWM_Start+0x3e>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008998:	b2db      	uxtb	r3, r3
 800899a:	2b01      	cmp	r3, #1
 800899c:	bf14      	ite	ne
 800899e:	2301      	movne	r3, #1
 80089a0:	2300      	moveq	r3, #0
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	e015      	b.n	80089d2 <HAL_TIM_PWM_Start+0x6a>
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	2b08      	cmp	r3, #8
 80089aa:	d109      	bne.n	80089c0 <HAL_TIM_PWM_Start+0x58>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	bf14      	ite	ne
 80089b8:	2301      	movne	r3, #1
 80089ba:	2300      	moveq	r3, #0
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	e008      	b.n	80089d2 <HAL_TIM_PWM_Start+0x6a>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	bf14      	ite	ne
 80089cc:	2301      	movne	r3, #1
 80089ce:	2300      	moveq	r3, #0
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d001      	beq.n	80089da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e07c      	b.n	8008ad4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d104      	bne.n	80089ea <HAL_TIM_PWM_Start+0x82>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2202      	movs	r2, #2
 80089e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089e8:	e013      	b.n	8008a12 <HAL_TIM_PWM_Start+0xaa>
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	2b04      	cmp	r3, #4
 80089ee:	d104      	bne.n	80089fa <HAL_TIM_PWM_Start+0x92>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2202      	movs	r2, #2
 80089f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089f8:	e00b      	b.n	8008a12 <HAL_TIM_PWM_Start+0xaa>
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2b08      	cmp	r3, #8
 80089fe:	d104      	bne.n	8008a0a <HAL_TIM_PWM_Start+0xa2>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2202      	movs	r2, #2
 8008a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a08:	e003      	b.n	8008a12 <HAL_TIM_PWM_Start+0xaa>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2202      	movs	r2, #2
 8008a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2201      	movs	r2, #1
 8008a18:	6839      	ldr	r1, [r7, #0]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 fd50 	bl	80094c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a2d      	ldr	r2, [pc, #180]	; (8008adc <HAL_TIM_PWM_Start+0x174>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d004      	beq.n	8008a34 <HAL_TIM_PWM_Start+0xcc>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a2c      	ldr	r2, [pc, #176]	; (8008ae0 <HAL_TIM_PWM_Start+0x178>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d101      	bne.n	8008a38 <HAL_TIM_PWM_Start+0xd0>
 8008a34:	2301      	movs	r3, #1
 8008a36:	e000      	b.n	8008a3a <HAL_TIM_PWM_Start+0xd2>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d007      	beq.n	8008a4e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a22      	ldr	r2, [pc, #136]	; (8008adc <HAL_TIM_PWM_Start+0x174>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d022      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a60:	d01d      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a1f      	ldr	r2, [pc, #124]	; (8008ae4 <HAL_TIM_PWM_Start+0x17c>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d018      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a1d      	ldr	r2, [pc, #116]	; (8008ae8 <HAL_TIM_PWM_Start+0x180>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d013      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a1c      	ldr	r2, [pc, #112]	; (8008aec <HAL_TIM_PWM_Start+0x184>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d00e      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a16      	ldr	r2, [pc, #88]	; (8008ae0 <HAL_TIM_PWM_Start+0x178>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d009      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a18      	ldr	r2, [pc, #96]	; (8008af0 <HAL_TIM_PWM_Start+0x188>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d004      	beq.n	8008a9e <HAL_TIM_PWM_Start+0x136>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a16      	ldr	r2, [pc, #88]	; (8008af4 <HAL_TIM_PWM_Start+0x18c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d111      	bne.n	8008ac2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 0307 	and.w	r3, r3, #7
 8008aa8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2b06      	cmp	r3, #6
 8008aae:	d010      	beq.n	8008ad2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f042 0201 	orr.w	r2, r2, #1
 8008abe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ac0:	e007      	b.n	8008ad2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f042 0201 	orr.w	r2, r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ad2:	2300      	movs	r3, #0
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3710      	adds	r7, #16
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	40010000 	.word	0x40010000
 8008ae0:	40010400 	.word	0x40010400
 8008ae4:	40000400 	.word	0x40000400
 8008ae8:	40000800 	.word	0x40000800
 8008aec:	40000c00 	.word	0x40000c00
 8008af0:	40014000 	.word	0x40014000
 8008af4:	40001800 	.word	0x40001800

08008af8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2200      	movs	r2, #0
 8008b08:	6839      	ldr	r1, [r7, #0]
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f000 fcd8 	bl	80094c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a2e      	ldr	r2, [pc, #184]	; (8008bd0 <HAL_TIM_PWM_Stop+0xd8>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d004      	beq.n	8008b24 <HAL_TIM_PWM_Stop+0x2c>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a2d      	ldr	r2, [pc, #180]	; (8008bd4 <HAL_TIM_PWM_Stop+0xdc>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d101      	bne.n	8008b28 <HAL_TIM_PWM_Stop+0x30>
 8008b24:	2301      	movs	r3, #1
 8008b26:	e000      	b.n	8008b2a <HAL_TIM_PWM_Stop+0x32>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d017      	beq.n	8008b5e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	6a1a      	ldr	r2, [r3, #32]
 8008b34:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b38:	4013      	ands	r3, r2
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d10f      	bne.n	8008b5e <HAL_TIM_PWM_Stop+0x66>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	6a1a      	ldr	r2, [r3, #32]
 8008b44:	f240 4344 	movw	r3, #1092	; 0x444
 8008b48:	4013      	ands	r3, r2
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d107      	bne.n	8008b5e <HAL_TIM_PWM_Stop+0x66>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	6a1a      	ldr	r2, [r3, #32]
 8008b64:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b68:	4013      	ands	r3, r2
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d10f      	bne.n	8008b8e <HAL_TIM_PWM_Stop+0x96>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	6a1a      	ldr	r2, [r3, #32]
 8008b74:	f240 4344 	movw	r3, #1092	; 0x444
 8008b78:	4013      	ands	r3, r2
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d107      	bne.n	8008b8e <HAL_TIM_PWM_Stop+0x96>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f022 0201 	bic.w	r2, r2, #1
 8008b8c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d104      	bne.n	8008b9e <HAL_TIM_PWM_Stop+0xa6>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b9c:	e013      	b.n	8008bc6 <HAL_TIM_PWM_Stop+0xce>
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2b04      	cmp	r3, #4
 8008ba2:	d104      	bne.n	8008bae <HAL_TIM_PWM_Stop+0xb6>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bac:	e00b      	b.n	8008bc6 <HAL_TIM_PWM_Stop+0xce>
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2b08      	cmp	r3, #8
 8008bb2:	d104      	bne.n	8008bbe <HAL_TIM_PWM_Stop+0xc6>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bbc:	e003      	b.n	8008bc6 <HAL_TIM_PWM_Stop+0xce>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	40010000 	.word	0x40010000
 8008bd4:	40010400 	.word	0x40010400

08008bd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b086      	sub	sp, #24
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	60f8      	str	r0, [r7, #12]
 8008be0:	60b9      	str	r1, [r7, #8]
 8008be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d101      	bne.n	8008bf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008bf2:	2302      	movs	r3, #2
 8008bf4:	e0ae      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2b0c      	cmp	r3, #12
 8008c02:	f200 809f 	bhi.w	8008d44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008c06:	a201      	add	r2, pc, #4	; (adr r2, 8008c0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c0c:	08008c41 	.word	0x08008c41
 8008c10:	08008d45 	.word	0x08008d45
 8008c14:	08008d45 	.word	0x08008d45
 8008c18:	08008d45 	.word	0x08008d45
 8008c1c:	08008c81 	.word	0x08008c81
 8008c20:	08008d45 	.word	0x08008d45
 8008c24:	08008d45 	.word	0x08008d45
 8008c28:	08008d45 	.word	0x08008d45
 8008c2c:	08008cc3 	.word	0x08008cc3
 8008c30:	08008d45 	.word	0x08008d45
 8008c34:	08008d45 	.word	0x08008d45
 8008c38:	08008d45 	.word	0x08008d45
 8008c3c:	08008d03 	.word	0x08008d03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68b9      	ldr	r1, [r7, #8]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 f9f0 	bl	800902c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	699a      	ldr	r2, [r3, #24]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f042 0208 	orr.w	r2, r2, #8
 8008c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	699a      	ldr	r2, [r3, #24]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0204 	bic.w	r2, r2, #4
 8008c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6999      	ldr	r1, [r3, #24]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	691a      	ldr	r2, [r3, #16]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	619a      	str	r2, [r3, #24]
      break;
 8008c7e:	e064      	b.n	8008d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68b9      	ldr	r1, [r7, #8]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 fa40 	bl	800910c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699a      	ldr	r2, [r3, #24]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	699a      	ldr	r2, [r3, #24]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	6999      	ldr	r1, [r3, #24]
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	021a      	lsls	r2, r3, #8
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	430a      	orrs	r2, r1
 8008cbe:	619a      	str	r2, [r3, #24]
      break;
 8008cc0:	e043      	b.n	8008d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68b9      	ldr	r1, [r7, #8]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f000 fa95 	bl	80091f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	69da      	ldr	r2, [r3, #28]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f042 0208 	orr.w	r2, r2, #8
 8008cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	69da      	ldr	r2, [r3, #28]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0204 	bic.w	r2, r2, #4
 8008cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	69d9      	ldr	r1, [r3, #28]
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	691a      	ldr	r2, [r3, #16]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	430a      	orrs	r2, r1
 8008cfe:	61da      	str	r2, [r3, #28]
      break;
 8008d00:	e023      	b.n	8008d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68b9      	ldr	r1, [r7, #8]
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f000 fae9 	bl	80092e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	69da      	ldr	r2, [r3, #28]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	69da      	ldr	r2, [r3, #28]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	69d9      	ldr	r1, [r3, #28]
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	691b      	ldr	r3, [r3, #16]
 8008d38:	021a      	lsls	r2, r3, #8
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	61da      	str	r2, [r3, #28]
      break;
 8008d42:	e002      	b.n	8008d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	75fb      	strb	r3, [r7, #23]
      break;
 8008d48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3718      	adds	r7, #24
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d66:	2300      	movs	r3, #0
 8008d68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d101      	bne.n	8008d78 <HAL_TIM_ConfigClockSource+0x1c>
 8008d74:	2302      	movs	r3, #2
 8008d76:	e0b4      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x186>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008db0:	d03e      	beq.n	8008e30 <HAL_TIM_ConfigClockSource+0xd4>
 8008db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008db6:	f200 8087 	bhi.w	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dbe:	f000 8086 	beq.w	8008ece <HAL_TIM_ConfigClockSource+0x172>
 8008dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dc6:	d87f      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008dc8:	2b70      	cmp	r3, #112	; 0x70
 8008dca:	d01a      	beq.n	8008e02 <HAL_TIM_ConfigClockSource+0xa6>
 8008dcc:	2b70      	cmp	r3, #112	; 0x70
 8008dce:	d87b      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008dd0:	2b60      	cmp	r3, #96	; 0x60
 8008dd2:	d050      	beq.n	8008e76 <HAL_TIM_ConfigClockSource+0x11a>
 8008dd4:	2b60      	cmp	r3, #96	; 0x60
 8008dd6:	d877      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008dd8:	2b50      	cmp	r3, #80	; 0x50
 8008dda:	d03c      	beq.n	8008e56 <HAL_TIM_ConfigClockSource+0xfa>
 8008ddc:	2b50      	cmp	r3, #80	; 0x50
 8008dde:	d873      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008de0:	2b40      	cmp	r3, #64	; 0x40
 8008de2:	d058      	beq.n	8008e96 <HAL_TIM_ConfigClockSource+0x13a>
 8008de4:	2b40      	cmp	r3, #64	; 0x40
 8008de6:	d86f      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008de8:	2b30      	cmp	r3, #48	; 0x30
 8008dea:	d064      	beq.n	8008eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8008dec:	2b30      	cmp	r3, #48	; 0x30
 8008dee:	d86b      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008df0:	2b20      	cmp	r3, #32
 8008df2:	d060      	beq.n	8008eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8008df4:	2b20      	cmp	r3, #32
 8008df6:	d867      	bhi.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d05c      	beq.n	8008eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8008dfc:	2b10      	cmp	r3, #16
 8008dfe:	d05a      	beq.n	8008eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8008e00:	e062      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	6899      	ldr	r1, [r3, #8]
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	685a      	ldr	r2, [r3, #4]
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	f000 fb35 	bl	8009480 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68ba      	ldr	r2, [r7, #8]
 8008e2c:	609a      	str	r2, [r3, #8]
      break;
 8008e2e:	e04f      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6818      	ldr	r0, [r3, #0]
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	6899      	ldr	r1, [r3, #8]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	685a      	ldr	r2, [r3, #4]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	f000 fb1e 	bl	8009480 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	689a      	ldr	r2, [r3, #8]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e52:	609a      	str	r2, [r3, #8]
      break;
 8008e54:	e03c      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6818      	ldr	r0, [r3, #0]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	6859      	ldr	r1, [r3, #4]
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	461a      	mov	r2, r3
 8008e64:	f000 fa92 	bl	800938c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	2150      	movs	r1, #80	; 0x50
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f000 faeb 	bl	800944a <TIM_ITRx_SetConfig>
      break;
 8008e74:	e02c      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6818      	ldr	r0, [r3, #0]
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	6859      	ldr	r1, [r3, #4]
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	461a      	mov	r2, r3
 8008e84:	f000 fab1 	bl	80093ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2160      	movs	r1, #96	; 0x60
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f000 fadb 	bl	800944a <TIM_ITRx_SetConfig>
      break;
 8008e94:	e01c      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6818      	ldr	r0, [r3, #0]
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	6859      	ldr	r1, [r3, #4]
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f000 fa72 	bl	800938c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2140      	movs	r1, #64	; 0x40
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 facb 	bl	800944a <TIM_ITRx_SetConfig>
      break;
 8008eb4:	e00c      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	4610      	mov	r0, r2
 8008ec2:	f000 fac2 	bl	800944a <TIM_ITRx_SetConfig>
      break;
 8008ec6:	e003      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	73fb      	strb	r3, [r7, #15]
      break;
 8008ecc:	e000      	b.n	8008ed0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ece:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
	...

08008eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a40      	ldr	r2, [pc, #256]	; (8009000 <TIM_Base_SetConfig+0x114>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d013      	beq.n	8008f2c <TIM_Base_SetConfig+0x40>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f0a:	d00f      	beq.n	8008f2c <TIM_Base_SetConfig+0x40>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a3d      	ldr	r2, [pc, #244]	; (8009004 <TIM_Base_SetConfig+0x118>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d00b      	beq.n	8008f2c <TIM_Base_SetConfig+0x40>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a3c      	ldr	r2, [pc, #240]	; (8009008 <TIM_Base_SetConfig+0x11c>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d007      	beq.n	8008f2c <TIM_Base_SetConfig+0x40>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4a3b      	ldr	r2, [pc, #236]	; (800900c <TIM_Base_SetConfig+0x120>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d003      	beq.n	8008f2c <TIM_Base_SetConfig+0x40>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a3a      	ldr	r2, [pc, #232]	; (8009010 <TIM_Base_SetConfig+0x124>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d108      	bne.n	8008f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a2f      	ldr	r2, [pc, #188]	; (8009000 <TIM_Base_SetConfig+0x114>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d02b      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f4c:	d027      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a2c      	ldr	r2, [pc, #176]	; (8009004 <TIM_Base_SetConfig+0x118>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d023      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a2b      	ldr	r2, [pc, #172]	; (8009008 <TIM_Base_SetConfig+0x11c>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d01f      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a2a      	ldr	r2, [pc, #168]	; (800900c <TIM_Base_SetConfig+0x120>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d01b      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a29      	ldr	r2, [pc, #164]	; (8009010 <TIM_Base_SetConfig+0x124>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d017      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a28      	ldr	r2, [pc, #160]	; (8009014 <TIM_Base_SetConfig+0x128>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d013      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4a27      	ldr	r2, [pc, #156]	; (8009018 <TIM_Base_SetConfig+0x12c>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d00f      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a26      	ldr	r2, [pc, #152]	; (800901c <TIM_Base_SetConfig+0x130>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d00b      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a25      	ldr	r2, [pc, #148]	; (8009020 <TIM_Base_SetConfig+0x134>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d007      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4a24      	ldr	r2, [pc, #144]	; (8009024 <TIM_Base_SetConfig+0x138>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d003      	beq.n	8008f9e <TIM_Base_SetConfig+0xb2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a23      	ldr	r2, [pc, #140]	; (8009028 <TIM_Base_SetConfig+0x13c>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d108      	bne.n	8008fb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	689a      	ldr	r2, [r3, #8]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a0a      	ldr	r2, [pc, #40]	; (8009000 <TIM_Base_SetConfig+0x114>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d003      	beq.n	8008fe4 <TIM_Base_SetConfig+0xf8>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a0c      	ldr	r2, [pc, #48]	; (8009010 <TIM_Base_SetConfig+0x124>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d103      	bne.n	8008fec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	691a      	ldr	r2, [r3, #16]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	615a      	str	r2, [r3, #20]
}
 8008ff2:	bf00      	nop
 8008ff4:	3714      	adds	r7, #20
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	40010000 	.word	0x40010000
 8009004:	40000400 	.word	0x40000400
 8009008:	40000800 	.word	0x40000800
 800900c:	40000c00 	.word	0x40000c00
 8009010:	40010400 	.word	0x40010400
 8009014:	40014000 	.word	0x40014000
 8009018:	40014400 	.word	0x40014400
 800901c:	40014800 	.word	0x40014800
 8009020:	40001800 	.word	0x40001800
 8009024:	40001c00 	.word	0x40001c00
 8009028:	40002000 	.word	0x40002000

0800902c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a1b      	ldr	r3, [r3, #32]
 800903a:	f023 0201 	bic.w	r2, r3, #1
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1b      	ldr	r3, [r3, #32]
 8009046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800905a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f023 0303 	bic.w	r3, r3, #3
 8009062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	4313      	orrs	r3, r2
 800906c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	f023 0302 	bic.w	r3, r3, #2
 8009074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	697a      	ldr	r2, [r7, #20]
 800907c:	4313      	orrs	r3, r2
 800907e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	4a20      	ldr	r2, [pc, #128]	; (8009104 <TIM_OC1_SetConfig+0xd8>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d003      	beq.n	8009090 <TIM_OC1_SetConfig+0x64>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4a1f      	ldr	r2, [pc, #124]	; (8009108 <TIM_OC1_SetConfig+0xdc>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d10c      	bne.n	80090aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	f023 0308 	bic.w	r3, r3, #8
 8009096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	697a      	ldr	r2, [r7, #20]
 800909e:	4313      	orrs	r3, r2
 80090a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f023 0304 	bic.w	r3, r3, #4
 80090a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a15      	ldr	r2, [pc, #84]	; (8009104 <TIM_OC1_SetConfig+0xd8>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d003      	beq.n	80090ba <TIM_OC1_SetConfig+0x8e>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	4a14      	ldr	r2, [pc, #80]	; (8009108 <TIM_OC1_SetConfig+0xdc>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d111      	bne.n	80090de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	695b      	ldr	r3, [r3, #20]
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	699b      	ldr	r3, [r3, #24]
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	4313      	orrs	r3, r2
 80090dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	685a      	ldr	r2, [r3, #4]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	697a      	ldr	r2, [r7, #20]
 80090f6:	621a      	str	r2, [r3, #32]
}
 80090f8:	bf00      	nop
 80090fa:	371c      	adds	r7, #28
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr
 8009104:	40010000 	.word	0x40010000
 8009108:	40010400 	.word	0x40010400

0800910c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800910c:	b480      	push	{r7}
 800910e:	b087      	sub	sp, #28
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a1b      	ldr	r3, [r3, #32]
 800911a:	f023 0210 	bic.w	r2, r3, #16
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6a1b      	ldr	r3, [r3, #32]
 8009126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	699b      	ldr	r3, [r3, #24]
 8009132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800913a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	021b      	lsls	r3, r3, #8
 800914a:	68fa      	ldr	r2, [r7, #12]
 800914c:	4313      	orrs	r3, r2
 800914e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	f023 0320 	bic.w	r3, r3, #32
 8009156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	011b      	lsls	r3, r3, #4
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	4313      	orrs	r3, r2
 8009162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	4a22      	ldr	r2, [pc, #136]	; (80091f0 <TIM_OC2_SetConfig+0xe4>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d003      	beq.n	8009174 <TIM_OC2_SetConfig+0x68>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a21      	ldr	r2, [pc, #132]	; (80091f4 <TIM_OC2_SetConfig+0xe8>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d10d      	bne.n	8009190 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800917a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	011b      	lsls	r3, r3, #4
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	4313      	orrs	r3, r2
 8009186:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800918e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a17      	ldr	r2, [pc, #92]	; (80091f0 <TIM_OC2_SetConfig+0xe4>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d003      	beq.n	80091a0 <TIM_OC2_SetConfig+0x94>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a16      	ldr	r2, [pc, #88]	; (80091f4 <TIM_OC2_SetConfig+0xe8>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d113      	bne.n	80091c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	695b      	ldr	r3, [r3, #20]
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	693a      	ldr	r2, [r7, #16]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	699b      	ldr	r3, [r3, #24]
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	693a      	ldr	r2, [r7, #16]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685a      	ldr	r2, [r3, #4]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	697a      	ldr	r2, [r7, #20]
 80091e0:	621a      	str	r2, [r3, #32]
}
 80091e2:	bf00      	nop
 80091e4:	371c      	adds	r7, #28
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	40010000 	.word	0x40010000
 80091f4:	40010400 	.word	0x40010400

080091f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b087      	sub	sp, #28
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	69db      	ldr	r3, [r3, #28]
 800921e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f023 0303 	bic.w	r3, r3, #3
 800922e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	4313      	orrs	r3, r2
 8009238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	021b      	lsls	r3, r3, #8
 8009248:	697a      	ldr	r2, [r7, #20]
 800924a:	4313      	orrs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a21      	ldr	r2, [pc, #132]	; (80092d8 <TIM_OC3_SetConfig+0xe0>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d003      	beq.n	800925e <TIM_OC3_SetConfig+0x66>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a20      	ldr	r2, [pc, #128]	; (80092dc <TIM_OC3_SetConfig+0xe4>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d10d      	bne.n	800927a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	021b      	lsls	r3, r3, #8
 800926c:	697a      	ldr	r2, [r7, #20]
 800926e:	4313      	orrs	r3, r2
 8009270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a16      	ldr	r2, [pc, #88]	; (80092d8 <TIM_OC3_SetConfig+0xe0>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d003      	beq.n	800928a <TIM_OC3_SetConfig+0x92>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a15      	ldr	r2, [pc, #84]	; (80092dc <TIM_OC3_SetConfig+0xe4>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d113      	bne.n	80092b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	011b      	lsls	r3, r3, #4
 80092a0:	693a      	ldr	r2, [r7, #16]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	011b      	lsls	r3, r3, #4
 80092ac:	693a      	ldr	r2, [r7, #16]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	693a      	ldr	r2, [r7, #16]
 80092b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	685a      	ldr	r2, [r3, #4]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	621a      	str	r2, [r3, #32]
}
 80092cc:	bf00      	nop
 80092ce:	371c      	adds	r7, #28
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr
 80092d8:	40010000 	.word	0x40010000
 80092dc:	40010400 	.word	0x40010400

080092e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6a1b      	ldr	r3, [r3, #32]
 80092fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800930e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	021b      	lsls	r3, r3, #8
 800931e:	68fa      	ldr	r2, [r7, #12]
 8009320:	4313      	orrs	r3, r2
 8009322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800932a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	031b      	lsls	r3, r3, #12
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	4313      	orrs	r3, r2
 8009336:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	4a12      	ldr	r2, [pc, #72]	; (8009384 <TIM_OC4_SetConfig+0xa4>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d003      	beq.n	8009348 <TIM_OC4_SetConfig+0x68>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	4a11      	ldr	r2, [pc, #68]	; (8009388 <TIM_OC4_SetConfig+0xa8>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d109      	bne.n	800935c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800934e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	695b      	ldr	r3, [r3, #20]
 8009354:	019b      	lsls	r3, r3, #6
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	4313      	orrs	r3, r2
 800935a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	685a      	ldr	r2, [r3, #4]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	621a      	str	r2, [r3, #32]
}
 8009376:	bf00      	nop
 8009378:	371c      	adds	r7, #28
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	40010000 	.word	0x40010000
 8009388:	40010400 	.word	0x40010400

0800938c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	f023 0201 	bic.w	r2, r3, #1
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	4313      	orrs	r3, r2
 80093c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	f023 030a 	bic.w	r3, r3, #10
 80093c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	621a      	str	r2, [r3, #32]
}
 80093de:	bf00      	nop
 80093e0:	371c      	adds	r7, #28
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr

080093ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093ea:	b480      	push	{r7}
 80093ec:	b087      	sub	sp, #28
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	60f8      	str	r0, [r7, #12]
 80093f2:	60b9      	str	r1, [r7, #8]
 80093f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	f023 0210 	bic.w	r2, r3, #16
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	699b      	ldr	r3, [r3, #24]
 8009406:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6a1b      	ldr	r3, [r3, #32]
 800940c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009414:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	031b      	lsls	r3, r3, #12
 800941a:	697a      	ldr	r2, [r7, #20]
 800941c:	4313      	orrs	r3, r2
 800941e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009426:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	011b      	lsls	r3, r3, #4
 800942c:	693a      	ldr	r2, [r7, #16]
 800942e:	4313      	orrs	r3, r2
 8009430:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	697a      	ldr	r2, [r7, #20]
 8009436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	693a      	ldr	r2, [r7, #16]
 800943c:	621a      	str	r2, [r3, #32]
}
 800943e:	bf00      	nop
 8009440:	371c      	adds	r7, #28
 8009442:	46bd      	mov	sp, r7
 8009444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009448:	4770      	bx	lr

0800944a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800944a:	b480      	push	{r7}
 800944c:	b085      	sub	sp, #20
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
 8009452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009460:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	f043 0307 	orr.w	r3, r3, #7
 800946c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68fa      	ldr	r2, [r7, #12]
 8009472:	609a      	str	r2, [r3, #8]
}
 8009474:	bf00      	nop
 8009476:	3714      	adds	r7, #20
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	689b      	ldr	r3, [r3, #8]
 8009492:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800949a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	021a      	lsls	r2, r3, #8
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	431a      	orrs	r2, r3
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	697a      	ldr	r2, [r7, #20]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	609a      	str	r2, [r3, #8]
}
 80094b4:	bf00      	nop
 80094b6:	371c      	adds	r7, #28
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b087      	sub	sp, #28
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	f003 031f 	and.w	r3, r3, #31
 80094d2:	2201      	movs	r2, #1
 80094d4:	fa02 f303 	lsl.w	r3, r2, r3
 80094d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6a1a      	ldr	r2, [r3, #32]
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	43db      	mvns	r3, r3
 80094e2:	401a      	ands	r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6a1a      	ldr	r2, [r3, #32]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	f003 031f 	and.w	r3, r3, #31
 80094f2:	6879      	ldr	r1, [r7, #4]
 80094f4:	fa01 f303 	lsl.w	r3, r1, r3
 80094f8:	431a      	orrs	r2, r3
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	621a      	str	r2, [r3, #32]
}
 80094fe:	bf00      	nop
 8009500:	371c      	adds	r7, #28
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
	...

0800950c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800951c:	2b01      	cmp	r3, #1
 800951e:	d101      	bne.n	8009524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009520:	2302      	movs	r3, #2
 8009522:	e05a      	b.n	80095da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2202      	movs	r2, #2
 8009530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800954a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	4313      	orrs	r3, r2
 8009554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68fa      	ldr	r2, [r7, #12]
 800955c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a21      	ldr	r2, [pc, #132]	; (80095e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d022      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009570:	d01d      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a1d      	ldr	r2, [pc, #116]	; (80095ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d018      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a1b      	ldr	r2, [pc, #108]	; (80095f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d013      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a1a      	ldr	r2, [pc, #104]	; (80095f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d00e      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a18      	ldr	r2, [pc, #96]	; (80095f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d009      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a17      	ldr	r2, [pc, #92]	; (80095fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d004      	beq.n	80095ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a15      	ldr	r2, [pc, #84]	; (8009600 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d10c      	bne.n	80095c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	68ba      	ldr	r2, [r7, #8]
 80095bc:	4313      	orrs	r3, r2
 80095be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	68ba      	ldr	r2, [r7, #8]
 80095c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	40010000 	.word	0x40010000
 80095ec:	40000400 	.word	0x40000400
 80095f0:	40000800 	.word	0x40000800
 80095f4:	40000c00 	.word	0x40000c00
 80095f8:	40010400 	.word	0x40010400
 80095fc:	40014000 	.word	0x40014000
 8009600:	40001800 	.word	0x40001800

08009604 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d101      	bne.n	8009616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009612:	2301      	movs	r3, #1
 8009614:	e03f      	b.n	8009696 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800961c:	b2db      	uxtb	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d106      	bne.n	8009630 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f7fa f976 	bl	800391c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2224      	movs	r2, #36	; 0x24
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68da      	ldr	r2, [r3, #12]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009646:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 ff49 	bl	800a4e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	691a      	ldr	r2, [r3, #16]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800965c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	695a      	ldr	r2, [r3, #20]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800966c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800967c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2220      	movs	r2, #32
 8009688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2220      	movs	r2, #32
 8009690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3708      	adds	r7, #8
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
	...

080096a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b08c      	sub	sp, #48	; 0x30
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	4613      	mov	r3, r2
 80096ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	2b20      	cmp	r3, #32
 80096b8:	d165      	bne.n	8009786 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <HAL_UART_Transmit_DMA+0x26>
 80096c0:	88fb      	ldrh	r3, [r7, #6]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d101      	bne.n	80096ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	e05e      	b.n	8009788 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d101      	bne.n	80096d8 <HAL_UART_Transmit_DMA+0x38>
 80096d4:	2302      	movs	r3, #2
 80096d6:	e057      	b.n	8009788 <HAL_UART_Transmit_DMA+0xe8>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2201      	movs	r2, #1
 80096dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80096e0:	68ba      	ldr	r2, [r7, #8]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	88fa      	ldrh	r2, [r7, #6]
 80096ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	88fa      	ldrh	r2, [r7, #6]
 80096f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2221      	movs	r2, #33	; 0x21
 80096fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009704:	4a22      	ldr	r2, [pc, #136]	; (8009790 <HAL_UART_Transmit_DMA+0xf0>)
 8009706:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800970c:	4a21      	ldr	r2, [pc, #132]	; (8009794 <HAL_UART_Transmit_DMA+0xf4>)
 800970e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009714:	4a20      	ldr	r2, [pc, #128]	; (8009798 <HAL_UART_Transmit_DMA+0xf8>)
 8009716:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800971c:	2200      	movs	r2, #0
 800971e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8009720:	f107 0308 	add.w	r3, r7, #8
 8009724:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800972a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800972c:	6819      	ldr	r1, [r3, #0]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	3304      	adds	r3, #4
 8009734:	461a      	mov	r2, r3
 8009736:	88fb      	ldrh	r3, [r7, #6]
 8009738:	f7fa fea8 	bl	800448c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009744:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3314      	adds	r3, #20
 8009754:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	617b      	str	r3, [r7, #20]
   return(result);
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009764:	62bb      	str	r3, [r7, #40]	; 0x28
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3314      	adds	r3, #20
 800976c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800976e:	627a      	str	r2, [r7, #36]	; 0x24
 8009770:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	6a39      	ldr	r1, [r7, #32]
 8009774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	61fb      	str	r3, [r7, #28]
   return(result);
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e5      	bne.n	800974e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009782:	2300      	movs	r3, #0
 8009784:	e000      	b.n	8009788 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009786:	2302      	movs	r3, #2
  }
}
 8009788:	4618      	mov	r0, r3
 800978a:	3730      	adds	r7, #48	; 0x30
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	08009d81 	.word	0x08009d81
 8009794:	08009e1b 	.word	0x08009e1b
 8009798:	08009f93 	.word	0x08009f93

0800979c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	4613      	mov	r3, r2
 80097a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b20      	cmp	r3, #32
 80097b4:	d11d      	bne.n	80097f2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d002      	beq.n	80097c2 <HAL_UART_Receive_DMA+0x26>
 80097bc:	88fb      	ldrh	r3, [r7, #6]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d101      	bne.n	80097c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	e016      	b.n	80097f4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d101      	bne.n	80097d4 <HAL_UART_Receive_DMA+0x38>
 80097d0:	2302      	movs	r3, #2
 80097d2:	e00f      	b.n	80097f4 <HAL_UART_Receive_DMA+0x58>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80097e2:	88fb      	ldrh	r3, [r7, #6]
 80097e4:	461a      	mov	r2, r3
 80097e6:	68b9      	ldr	r1, [r7, #8]
 80097e8:	68f8      	ldr	r0, [r7, #12]
 80097ea:	f000 fc1d 	bl	800a028 <UART_Start_Receive_DMA>
 80097ee:	4603      	mov	r3, r0
 80097f0:	e000      	b.n	80097f4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80097f2:	2302      	movs	r3, #2
  }
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3710      	adds	r7, #16
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b0ba      	sub	sp, #232	; 0xe8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	68db      	ldr	r3, [r3, #12]
 8009814:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009822:	2300      	movs	r3, #0
 8009824:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009828:	2300      	movs	r3, #0
 800982a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800982e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009832:	f003 030f 	and.w	r3, r3, #15
 8009836:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800983a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10f      	bne.n	8009862 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009846:	f003 0320 	and.w	r3, r3, #32
 800984a:	2b00      	cmp	r3, #0
 800984c:	d009      	beq.n	8009862 <HAL_UART_IRQHandler+0x66>
 800984e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009852:	f003 0320 	and.w	r3, r3, #32
 8009856:	2b00      	cmp	r3, #0
 8009858:	d003      	beq.n	8009862 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fd85 	bl	800a36a <UART_Receive_IT>
      return;
 8009860:	e256      	b.n	8009d10 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009862:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009866:	2b00      	cmp	r3, #0
 8009868:	f000 80de 	beq.w	8009a28 <HAL_UART_IRQHandler+0x22c>
 800986c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d106      	bne.n	8009886 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800987c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009880:	2b00      	cmp	r3, #0
 8009882:	f000 80d1 	beq.w	8009a28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00b      	beq.n	80098aa <HAL_UART_IRQHandler+0xae>
 8009892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800989a:	2b00      	cmp	r3, #0
 800989c:	d005      	beq.n	80098aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098a2:	f043 0201 	orr.w	r2, r3, #1
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098ae:	f003 0304 	and.w	r3, r3, #4
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00b      	beq.n	80098ce <HAL_UART_IRQHandler+0xd2>
 80098b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d005      	beq.n	80098ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c6:	f043 0202 	orr.w	r2, r3, #2
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098d2:	f003 0302 	and.w	r3, r3, #2
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00b      	beq.n	80098f2 <HAL_UART_IRQHandler+0xf6>
 80098da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098de:	f003 0301 	and.w	r3, r3, #1
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d005      	beq.n	80098f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ea:	f043 0204 	orr.w	r2, r3, #4
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80098f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098f6:	f003 0308 	and.w	r3, r3, #8
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d011      	beq.n	8009922 <HAL_UART_IRQHandler+0x126>
 80098fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009902:	f003 0320 	and.w	r3, r3, #32
 8009906:	2b00      	cmp	r3, #0
 8009908:	d105      	bne.n	8009916 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800990a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	2b00      	cmp	r3, #0
 8009914:	d005      	beq.n	8009922 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800991a:	f043 0208 	orr.w	r2, r3, #8
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009926:	2b00      	cmp	r3, #0
 8009928:	f000 81ed 	beq.w	8009d06 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800992c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009930:	f003 0320 	and.w	r3, r3, #32
 8009934:	2b00      	cmp	r3, #0
 8009936:	d008      	beq.n	800994a <HAL_UART_IRQHandler+0x14e>
 8009938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800993c:	f003 0320 	and.w	r3, r3, #32
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fd10 	bl	800a36a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	695b      	ldr	r3, [r3, #20]
 8009950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009954:	2b40      	cmp	r3, #64	; 0x40
 8009956:	bf0c      	ite	eq
 8009958:	2301      	moveq	r3, #1
 800995a:	2300      	movne	r3, #0
 800995c:	b2db      	uxtb	r3, r3
 800995e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009966:	f003 0308 	and.w	r3, r3, #8
 800996a:	2b00      	cmp	r3, #0
 800996c:	d103      	bne.n	8009976 <HAL_UART_IRQHandler+0x17a>
 800996e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009972:	2b00      	cmp	r3, #0
 8009974:	d04f      	beq.n	8009a16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fc18 	bl	800a1ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009986:	2b40      	cmp	r3, #64	; 0x40
 8009988:	d141      	bne.n	8009a0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	3314      	adds	r3, #20
 8009990:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009994:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009998:	e853 3f00 	ldrex	r3, [r3]
 800999c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80099a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3314      	adds	r3, #20
 80099b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80099b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80099ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80099c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80099c6:	e841 2300 	strex	r3, r2, [r1]
 80099ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80099ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1d9      	bne.n	800998a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d013      	beq.n	8009a06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099e2:	4a7d      	ldr	r2, [pc, #500]	; (8009bd8 <HAL_UART_IRQHandler+0x3dc>)
 80099e4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fa fe16 	bl	800461c <HAL_DMA_Abort_IT>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d016      	beq.n	8009a24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009a00:	4610      	mov	r0, r2
 8009a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a04:	e00e      	b.n	8009a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f9a4 	bl	8009d54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a0c:	e00a      	b.n	8009a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 f9a0 	bl	8009d54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a14:	e006      	b.n	8009a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 f99c 	bl	8009d54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009a22:	e170      	b.n	8009d06 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a24:	bf00      	nop
    return;
 8009a26:	e16e      	b.n	8009d06 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	f040 814a 	bne.w	8009cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a36:	f003 0310 	and.w	r3, r3, #16
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 8143 	beq.w	8009cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a44:	f003 0310 	and.w	r3, r3, #16
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	f000 813c 	beq.w	8009cc6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a4e:	2300      	movs	r3, #0
 8009a50:	60bb      	str	r3, [r7, #8]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	60bb      	str	r3, [r7, #8]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	60bb      	str	r3, [r7, #8]
 8009a62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	695b      	ldr	r3, [r3, #20]
 8009a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a6e:	2b40      	cmp	r3, #64	; 0x40
 8009a70:	f040 80b4 	bne.w	8009bdc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f000 8140 	beq.w	8009d0a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a92:	429a      	cmp	r2, r3
 8009a94:	f080 8139 	bcs.w	8009d0a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a9e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa4:	69db      	ldr	r3, [r3, #28]
 8009aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009aaa:	f000 8088 	beq.w	8009bbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	330c      	adds	r3, #12
 8009ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009abc:	e853 3f00 	ldrex	r3, [r3]
 8009ac0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009acc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	330c      	adds	r3, #12
 8009ad6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009ada:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ade:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009aea:	e841 2300 	strex	r3, r2, [r1]
 8009aee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d1d9      	bne.n	8009aae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	3314      	adds	r3, #20
 8009b00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b04:	e853 3f00 	ldrex	r3, [r3]
 8009b08:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009b0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b0c:	f023 0301 	bic.w	r3, r3, #1
 8009b10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	3314      	adds	r3, #20
 8009b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b1e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b24:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b2a:	e841 2300 	strex	r3, r2, [r1]
 8009b2e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1e1      	bne.n	8009afa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	3314      	adds	r3, #20
 8009b3c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b40:	e853 3f00 	ldrex	r3, [r3]
 8009b44:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3314      	adds	r3, #20
 8009b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b5a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009b5c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009b60:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009b62:	e841 2300 	strex	r3, r2, [r1]
 8009b66:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1e3      	bne.n	8009b36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2220      	movs	r2, #32
 8009b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	330c      	adds	r3, #12
 8009b82:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b8e:	f023 0310 	bic.w	r3, r3, #16
 8009b92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	330c      	adds	r3, #12
 8009b9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009ba0:	65ba      	str	r2, [r7, #88]	; 0x58
 8009ba2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009ba6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009ba8:	e841 2300 	strex	r3, r2, [r1]
 8009bac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009bae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1e3      	bne.n	8009b7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f7fa fcbf 	bl	800453c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	b29b      	uxth	r3, r3
 8009bcc:	4619      	mov	r1, r3
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f8ca 	bl	8009d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009bd4:	e099      	b.n	8009d0a <HAL_UART_IRQHandler+0x50e>
 8009bd6:	bf00      	nop
 8009bd8:	0800a273 	.word	0x0800a273
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	1ad3      	subs	r3, r2, r3
 8009be8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 808b 	beq.w	8009d0e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 8086 	beq.w	8009d0e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	330c      	adds	r3, #12
 8009c08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c0c:	e853 3f00 	ldrex	r3, [r3]
 8009c10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	330c      	adds	r3, #12
 8009c22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009c26:	647a      	str	r2, [r7, #68]	; 0x44
 8009c28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e3      	bne.n	8009c02 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3314      	adds	r3, #20
 8009c40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c44:	e853 3f00 	ldrex	r3, [r3]
 8009c48:	623b      	str	r3, [r7, #32]
   return(result);
 8009c4a:	6a3b      	ldr	r3, [r7, #32]
 8009c4c:	f023 0301 	bic.w	r3, r3, #1
 8009c50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	3314      	adds	r3, #20
 8009c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009c5e:	633a      	str	r2, [r7, #48]	; 0x30
 8009c60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c66:	e841 2300 	strex	r3, r2, [r1]
 8009c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1e3      	bne.n	8009c3a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2220      	movs	r2, #32
 8009c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	330c      	adds	r3, #12
 8009c86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	e853 3f00 	ldrex	r3, [r3]
 8009c8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f023 0310 	bic.w	r3, r3, #16
 8009c96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	330c      	adds	r3, #12
 8009ca0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009ca4:	61fa      	str	r2, [r7, #28]
 8009ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca8:	69b9      	ldr	r1, [r7, #24]
 8009caa:	69fa      	ldr	r2, [r7, #28]
 8009cac:	e841 2300 	strex	r3, r2, [r1]
 8009cb0:	617b      	str	r3, [r7, #20]
   return(result);
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1e3      	bne.n	8009c80 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 f852 	bl	8009d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009cc4:	e023      	b.n	8009d0e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d009      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x4ea>
 8009cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d003      	beq.n	8009ce6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fadb 	bl	800a29a <UART_Transmit_IT>
    return;
 8009ce4:	e014      	b.n	8009d10 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00e      	beq.n	8009d10 <HAL_UART_IRQHandler+0x514>
 8009cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d008      	beq.n	8009d10 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 fb1b 	bl	800a33a <UART_EndTransmit_IT>
    return;
 8009d04:	e004      	b.n	8009d10 <HAL_UART_IRQHandler+0x514>
    return;
 8009d06:	bf00      	nop
 8009d08:	e002      	b.n	8009d10 <HAL_UART_IRQHandler+0x514>
      return;
 8009d0a:	bf00      	nop
 8009d0c:	e000      	b.n	8009d10 <HAL_UART_IRQHandler+0x514>
      return;
 8009d0e:	bf00      	nop
  }
}
 8009d10:	37e8      	adds	r7, #232	; 0xe8
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop

08009d18 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009d20:	bf00      	nop
 8009d22:	370c      	adds	r7, #12
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr

08009d2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009d34:	bf00      	nop
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	460b      	mov	r3, r1
 8009d72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d74:	bf00      	nop
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b090      	sub	sp, #64	; 0x40
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d137      	bne.n	8009e0c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d9e:	2200      	movs	r2, #0
 8009da0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009da2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	3314      	adds	r3, #20
 8009da8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dac:	e853 3f00 	ldrex	r3, [r3]
 8009db0:	623b      	str	r3, [r7, #32]
   return(result);
 8009db2:	6a3b      	ldr	r3, [r7, #32]
 8009db4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009db8:	63bb      	str	r3, [r7, #56]	; 0x38
 8009dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3314      	adds	r3, #20
 8009dc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009dc2:	633a      	str	r2, [r7, #48]	; 0x30
 8009dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dca:	e841 2300 	strex	r3, r2, [r1]
 8009dce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1e5      	bne.n	8009da2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	330c      	adds	r3, #12
 8009ddc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dec:	637b      	str	r3, [r7, #52]	; 0x34
 8009dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	330c      	adds	r3, #12
 8009df4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009df6:	61fa      	str	r2, [r7, #28]
 8009df8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfa:	69b9      	ldr	r1, [r7, #24]
 8009dfc:	69fa      	ldr	r2, [r7, #28]
 8009dfe:	e841 2300 	strex	r3, r2, [r1]
 8009e02:	617b      	str	r3, [r7, #20]
   return(result);
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1e5      	bne.n	8009dd6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e0a:	e002      	b.n	8009e12 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009e0c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009e0e:	f7f9 fbab 	bl	8003568 <HAL_UART_TxCpltCallback>
}
 8009e12:	bf00      	nop
 8009e14:	3740      	adds	r7, #64	; 0x40
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}

08009e1a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b084      	sub	sp, #16
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e26:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f7ff ff75 	bl	8009d18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e2e:	bf00      	nop
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b09c      	sub	sp, #112	; 0x70
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e42:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d172      	bne.n	8009f38 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e54:	2200      	movs	r2, #0
 8009e56:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	330c      	adds	r3, #12
 8009e5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e62:	e853 3f00 	ldrex	r3, [r3]
 8009e66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	330c      	adds	r3, #12
 8009e76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009e78:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e7a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e80:	e841 2300 	strex	r3, r2, [r1]
 8009e84:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d1e5      	bne.n	8009e58 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	3314      	adds	r3, #20
 8009e92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e96:	e853 3f00 	ldrex	r3, [r3]
 8009e9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e9e:	f023 0301 	bic.w	r3, r3, #1
 8009ea2:	667b      	str	r3, [r7, #100]	; 0x64
 8009ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009eac:	647a      	str	r2, [r7, #68]	; 0x44
 8009eae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009eb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eb4:	e841 2300 	strex	r3, r2, [r1]
 8009eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d1e5      	bne.n	8009e8c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3314      	adds	r3, #20
 8009ec6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eca:	e853 3f00 	ldrex	r3, [r3]
 8009ece:	623b      	str	r3, [r7, #32]
   return(result);
 8009ed0:	6a3b      	ldr	r3, [r7, #32]
 8009ed2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ed6:	663b      	str	r3, [r7, #96]	; 0x60
 8009ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	3314      	adds	r3, #20
 8009ede:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009ee0:	633a      	str	r2, [r7, #48]	; 0x30
 8009ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ee8:	e841 2300 	strex	r3, r2, [r1]
 8009eec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1e5      	bne.n	8009ec0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ef6:	2220      	movs	r2, #32
 8009ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d119      	bne.n	8009f38 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	330c      	adds	r3, #12
 8009f0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	e853 3f00 	ldrex	r3, [r3]
 8009f12:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f023 0310 	bic.w	r3, r3, #16
 8009f1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	330c      	adds	r3, #12
 8009f22:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009f24:	61fa      	str	r2, [r7, #28]
 8009f26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f28:	69b9      	ldr	r1, [r7, #24]
 8009f2a:	69fa      	ldr	r2, [r7, #28]
 8009f2c:	e841 2300 	strex	r3, r2, [r1]
 8009f30:	617b      	str	r3, [r7, #20]
   return(result);
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1e5      	bne.n	8009f04 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d106      	bne.n	8009f4e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009f44:	4619      	mov	r1, r3
 8009f46:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009f48:	f7ff ff0e 	bl	8009d68 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f4c:	e002      	b.n	8009f54 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009f4e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009f50:	f7ff feec 	bl	8009d2c <HAL_UART_RxCpltCallback>
}
 8009f54:	bf00      	nop
 8009f56:	3770      	adds	r7, #112	; 0x70
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f68:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d108      	bne.n	8009f84 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009f76:	085b      	lsrs	r3, r3, #1
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	68f8      	ldr	r0, [r7, #12]
 8009f7e:	f7ff fef3 	bl	8009d68 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f82:	e002      	b.n	8009f8a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f7ff fedb 	bl	8009d40 <HAL_UART_RxHalfCpltCallback>
}
 8009f8a:	bf00      	nop
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b084      	sub	sp, #16
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	695b      	ldr	r3, [r3, #20]
 8009faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fae:	2b80      	cmp	r3, #128	; 0x80
 8009fb0:	bf0c      	ite	eq
 8009fb2:	2301      	moveq	r3, #1
 8009fb4:	2300      	movne	r3, #0
 8009fb6:	b2db      	uxtb	r3, r3
 8009fb8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b21      	cmp	r3, #33	; 0x21
 8009fc4:	d108      	bne.n	8009fd8 <UART_DMAError+0x46>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d005      	beq.n	8009fd8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009fd2:	68b8      	ldr	r0, [r7, #8]
 8009fd4:	f000 f8c2 	bl	800a15c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	695b      	ldr	r3, [r3, #20]
 8009fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fe2:	2b40      	cmp	r3, #64	; 0x40
 8009fe4:	bf0c      	ite	eq
 8009fe6:	2301      	moveq	r3, #1
 8009fe8:	2300      	movne	r3, #0
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b22      	cmp	r3, #34	; 0x22
 8009ff8:	d108      	bne.n	800a00c <UART_DMAError+0x7a>
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d005      	beq.n	800a00c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	2200      	movs	r2, #0
 800a004:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a006:	68b8      	ldr	r0, [r7, #8]
 800a008:	f000 f8d0 	bl	800a1ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a010:	f043 0210 	orr.w	r2, r3, #16
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a018:	68b8      	ldr	r0, [r7, #8]
 800a01a:	f7ff fe9b 	bl	8009d54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a01e:	bf00      	nop
 800a020:	3710      	adds	r7, #16
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
	...

0800a028 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b098      	sub	sp, #96	; 0x60
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	4613      	mov	r3, r2
 800a034:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	88fa      	ldrh	r2, [r7, #6]
 800a040:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2222      	movs	r2, #34	; 0x22
 800a04c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a054:	4a3e      	ldr	r2, [pc, #248]	; (800a150 <UART_Start_Receive_DMA+0x128>)
 800a056:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a05c:	4a3d      	ldr	r2, [pc, #244]	; (800a154 <UART_Start_Receive_DMA+0x12c>)
 800a05e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a064:	4a3c      	ldr	r2, [pc, #240]	; (800a158 <UART_Start_Receive_DMA+0x130>)
 800a066:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06c:	2200      	movs	r2, #0
 800a06e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a070:	f107 0308 	add.w	r3, r7, #8
 800a074:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	3304      	adds	r3, #4
 800a080:	4619      	mov	r1, r3
 800a082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	88fb      	ldrh	r3, [r7, #6]
 800a088:	f7fa fa00 	bl	800448c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a08c:	2300      	movs	r3, #0
 800a08e:	613b      	str	r3, [r7, #16]
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	613b      	str	r3, [r7, #16]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	613b      	str	r3, [r7, #16]
 800a0a0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	330c      	adds	r3, #12
 800a0b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0b4:	e853 3f00 	ldrex	r3, [r3]
 800a0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a0ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0c0:	65bb      	str	r3, [r7, #88]	; 0x58
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	330c      	adds	r3, #12
 800a0c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a0ca:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a0cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ce:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a0d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a0d2:	e841 2300 	strex	r3, r2, [r1]
 800a0d6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a0d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1e5      	bne.n	800a0aa <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3314      	adds	r3, #20
 800a0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	f043 0301 	orr.w	r3, r3, #1
 800a0f4:	657b      	str	r3, [r7, #84]	; 0x54
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3314      	adds	r3, #20
 800a0fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a0fe:	63ba      	str	r2, [r7, #56]	; 0x38
 800a100:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e5      	bne.n	800a0de <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	3314      	adds	r3, #20
 800a118:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	e853 3f00 	ldrex	r3, [r3]
 800a120:	617b      	str	r3, [r7, #20]
   return(result);
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a128:	653b      	str	r3, [r7, #80]	; 0x50
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3314      	adds	r3, #20
 800a130:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a132:	627a      	str	r2, [r7, #36]	; 0x24
 800a134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a136:	6a39      	ldr	r1, [r7, #32]
 800a138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a13a:	e841 2300 	strex	r3, r2, [r1]
 800a13e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1e5      	bne.n	800a112 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3760      	adds	r7, #96	; 0x60
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	08009e37 	.word	0x08009e37
 800a154:	08009f5d 	.word	0x08009f5d
 800a158:	08009f93 	.word	0x08009f93

0800a15c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b089      	sub	sp, #36	; 0x24
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	330c      	adds	r3, #12
 800a16a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	e853 3f00 	ldrex	r3, [r3]
 800a172:	60bb      	str	r3, [r7, #8]
   return(result);
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a17a:	61fb      	str	r3, [r7, #28]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	330c      	adds	r3, #12
 800a182:	69fa      	ldr	r2, [r7, #28]
 800a184:	61ba      	str	r2, [r7, #24]
 800a186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a188:	6979      	ldr	r1, [r7, #20]
 800a18a:	69ba      	ldr	r2, [r7, #24]
 800a18c:	e841 2300 	strex	r3, r2, [r1]
 800a190:	613b      	str	r3, [r7, #16]
   return(result);
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1e5      	bne.n	800a164 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2220      	movs	r2, #32
 800a19c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a1a0:	bf00      	nop
 800a1a2:	3724      	adds	r7, #36	; 0x24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b095      	sub	sp, #84	; 0x54
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	330c      	adds	r3, #12
 800a1ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1be:	e853 3f00 	ldrex	r3, [r3]
 800a1c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a1c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a1ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	330c      	adds	r3, #12
 800a1d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a1d4:	643a      	str	r2, [r7, #64]	; 0x40
 800a1d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a1da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a1dc:	e841 2300 	strex	r3, r2, [r1]
 800a1e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d1e5      	bne.n	800a1b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	3314      	adds	r3, #20
 800a1ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f0:	6a3b      	ldr	r3, [r7, #32]
 800a1f2:	e853 3f00 	ldrex	r3, [r3]
 800a1f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	f023 0301 	bic.w	r3, r3, #1
 800a1fe:	64bb      	str	r3, [r7, #72]	; 0x48
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	3314      	adds	r3, #20
 800a206:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a208:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a20a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a20c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a20e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a210:	e841 2300 	strex	r3, r2, [r1]
 800a214:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1e5      	bne.n	800a1e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a220:	2b01      	cmp	r3, #1
 800a222:	d119      	bne.n	800a258 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	330c      	adds	r3, #12
 800a22a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	e853 3f00 	ldrex	r3, [r3]
 800a232:	60bb      	str	r3, [r7, #8]
   return(result);
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	f023 0310 	bic.w	r3, r3, #16
 800a23a:	647b      	str	r3, [r7, #68]	; 0x44
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	330c      	adds	r3, #12
 800a242:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a244:	61ba      	str	r2, [r7, #24]
 800a246:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a248:	6979      	ldr	r1, [r7, #20]
 800a24a:	69ba      	ldr	r2, [r7, #24]
 800a24c:	e841 2300 	strex	r3, r2, [r1]
 800a250:	613b      	str	r3, [r7, #16]
   return(result);
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e5      	bne.n	800a224 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2220      	movs	r2, #32
 800a25c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a266:	bf00      	nop
 800a268:	3754      	adds	r7, #84	; 0x54
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr

0800a272 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2200      	movs	r2, #0
 800a284:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2200      	movs	r2, #0
 800a28a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f7ff fd61 	bl	8009d54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a292:	bf00      	nop
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b085      	sub	sp, #20
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	2b21      	cmp	r3, #33	; 0x21
 800a2ac:	d13e      	bne.n	800a32c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2b6:	d114      	bne.n	800a2e2 <UART_Transmit_IT+0x48>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691b      	ldr	r3, [r3, #16]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d110      	bne.n	800a2e2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a1b      	ldr	r3, [r3, #32]
 800a2c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	881b      	ldrh	r3, [r3, #0]
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6a1b      	ldr	r3, [r3, #32]
 800a2da:	1c9a      	adds	r2, r3, #2
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	621a      	str	r2, [r3, #32]
 800a2e0:	e008      	b.n	800a2f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6a1b      	ldr	r3, [r3, #32]
 800a2e6:	1c59      	adds	r1, r3, #1
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	6211      	str	r1, [r2, #32]
 800a2ec:	781a      	ldrb	r2, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a2f8:	b29b      	uxth	r3, r3
 800a2fa:	3b01      	subs	r3, #1
 800a2fc:	b29b      	uxth	r3, r3
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	4619      	mov	r1, r3
 800a302:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10f      	bne.n	800a328 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68da      	ldr	r2, [r3, #12]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a316:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68da      	ldr	r2, [r3, #12]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a326:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a328:	2300      	movs	r3, #0
 800a32a:	e000      	b.n	800a32e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a32c:	2302      	movs	r3, #2
  }
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3714      	adds	r7, #20
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr

0800a33a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b082      	sub	sp, #8
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68da      	ldr	r2, [r3, #12]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a350:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2220      	movs	r2, #32
 800a356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7f9 f904 	bl	8003568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a360:	2300      	movs	r3, #0
}
 800a362:	4618      	mov	r0, r3
 800a364:	3708      	adds	r7, #8
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b08c      	sub	sp, #48	; 0x30
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a378:	b2db      	uxtb	r3, r3
 800a37a:	2b22      	cmp	r3, #34	; 0x22
 800a37c:	f040 80ab 	bne.w	800a4d6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a388:	d117      	bne.n	800a3ba <UART_Receive_IT+0x50>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d113      	bne.n	800a3ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a392:	2300      	movs	r3, #0
 800a394:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a39a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3a8:	b29a      	uxth	r2, r3
 800a3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b2:	1c9a      	adds	r2, r3, #2
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	629a      	str	r2, [r3, #40]	; 0x28
 800a3b8:	e026      	b.n	800a408 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3cc:	d007      	beq.n	800a3de <UART_Receive_IT+0x74>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d10a      	bne.n	800a3ec <UART_Receive_IT+0x82>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	691b      	ldr	r3, [r3, #16]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d106      	bne.n	800a3ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	b2da      	uxtb	r2, r3
 800a3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3e8:	701a      	strb	r2, [r3, #0]
 800a3ea:	e008      	b.n	800a3fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3f8:	b2da      	uxtb	r2, r3
 800a3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a402:	1c5a      	adds	r2, r3, #1
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	3b01      	subs	r3, #1
 800a410:	b29b      	uxth	r3, r3
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	4619      	mov	r1, r3
 800a416:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d15a      	bne.n	800a4d2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68da      	ldr	r2, [r3, #12]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f022 0220 	bic.w	r2, r2, #32
 800a42a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	68da      	ldr	r2, [r3, #12]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a43a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	695a      	ldr	r2, [r3, #20]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f022 0201 	bic.w	r2, r2, #1
 800a44a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2220      	movs	r2, #32
 800a450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d135      	bne.n	800a4c8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2200      	movs	r2, #0
 800a460:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	330c      	adds	r3, #12
 800a468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	613b      	str	r3, [r7, #16]
   return(result);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	f023 0310 	bic.w	r3, r3, #16
 800a478:	627b      	str	r3, [r7, #36]	; 0x24
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a482:	623a      	str	r2, [r7, #32]
 800a484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a486:	69f9      	ldr	r1, [r7, #28]
 800a488:	6a3a      	ldr	r2, [r7, #32]
 800a48a:	e841 2300 	strex	r3, r2, [r1]
 800a48e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1e5      	bne.n	800a462 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 0310 	and.w	r3, r3, #16
 800a4a0:	2b10      	cmp	r3, #16
 800a4a2:	d10a      	bne.n	800a4ba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	60fb      	str	r3, [r7, #12]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	60fb      	str	r3, [r7, #12]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	60fb      	str	r3, [r7, #12]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a4be:	4619      	mov	r1, r3
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7ff fc51 	bl	8009d68 <HAL_UARTEx_RxEventCallback>
 800a4c6:	e002      	b.n	800a4ce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7ff fc2f 	bl	8009d2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e002      	b.n	800a4d8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	e000      	b.n	800a4d8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a4d6:	2302      	movs	r3, #2
  }
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3730      	adds	r7, #48	; 0x30
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e4:	b09f      	sub	sp, #124	; 0x7c
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	691b      	ldr	r3, [r3, #16]
 800a4f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a4f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4f6:	68d9      	ldr	r1, [r3, #12]
 800a4f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4fa:	681a      	ldr	r2, [r3, #0]
 800a4fc:	ea40 0301 	orr.w	r3, r0, r1
 800a500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a504:	689a      	ldr	r2, [r3, #8]
 800a506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a508:	691b      	ldr	r3, [r3, #16]
 800a50a:	431a      	orrs	r2, r3
 800a50c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a50e:	695b      	ldr	r3, [r3, #20]
 800a510:	431a      	orrs	r2, r3
 800a512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a514:	69db      	ldr	r3, [r3, #28]
 800a516:	4313      	orrs	r3, r2
 800a518:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a51a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a524:	f021 010c 	bic.w	r1, r1, #12
 800a528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a52e:	430b      	orrs	r3, r1
 800a530:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a532:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	695b      	ldr	r3, [r3, #20]
 800a538:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a53c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a53e:	6999      	ldr	r1, [r3, #24]
 800a540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	ea40 0301 	orr.w	r3, r0, r1
 800a548:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a54a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	4bc5      	ldr	r3, [pc, #788]	; (800a864 <UART_SetConfig+0x384>)
 800a550:	429a      	cmp	r2, r3
 800a552:	d004      	beq.n	800a55e <UART_SetConfig+0x7e>
 800a554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	4bc3      	ldr	r3, [pc, #780]	; (800a868 <UART_SetConfig+0x388>)
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d103      	bne.n	800a566 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a55e:	f7fe f947 	bl	80087f0 <HAL_RCC_GetPCLK2Freq>
 800a562:	6778      	str	r0, [r7, #116]	; 0x74
 800a564:	e002      	b.n	800a56c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a566:	f7fe f92f 	bl	80087c8 <HAL_RCC_GetPCLK1Freq>
 800a56a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a56c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a56e:	69db      	ldr	r3, [r3, #28]
 800a570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a574:	f040 80b6 	bne.w	800a6e4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a578:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a57a:	461c      	mov	r4, r3
 800a57c:	f04f 0500 	mov.w	r5, #0
 800a580:	4622      	mov	r2, r4
 800a582:	462b      	mov	r3, r5
 800a584:	1891      	adds	r1, r2, r2
 800a586:	6439      	str	r1, [r7, #64]	; 0x40
 800a588:	415b      	adcs	r3, r3
 800a58a:	647b      	str	r3, [r7, #68]	; 0x44
 800a58c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a590:	1912      	adds	r2, r2, r4
 800a592:	eb45 0303 	adc.w	r3, r5, r3
 800a596:	f04f 0000 	mov.w	r0, #0
 800a59a:	f04f 0100 	mov.w	r1, #0
 800a59e:	00d9      	lsls	r1, r3, #3
 800a5a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a5a4:	00d0      	lsls	r0, r2, #3
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	1911      	adds	r1, r2, r4
 800a5ac:	6639      	str	r1, [r7, #96]	; 0x60
 800a5ae:	416b      	adcs	r3, r5
 800a5b0:	667b      	str	r3, [r7, #100]	; 0x64
 800a5b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	f04f 0300 	mov.w	r3, #0
 800a5bc:	1891      	adds	r1, r2, r2
 800a5be:	63b9      	str	r1, [r7, #56]	; 0x38
 800a5c0:	415b      	adcs	r3, r3
 800a5c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a5c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a5cc:	f7f5 fdfc 	bl	80001c8 <__aeabi_uldivmod>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	460b      	mov	r3, r1
 800a5d4:	4ba5      	ldr	r3, [pc, #660]	; (800a86c <UART_SetConfig+0x38c>)
 800a5d6:	fba3 2302 	umull	r2, r3, r3, r2
 800a5da:	095b      	lsrs	r3, r3, #5
 800a5dc:	011e      	lsls	r6, r3, #4
 800a5de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5e0:	461c      	mov	r4, r3
 800a5e2:	f04f 0500 	mov.w	r5, #0
 800a5e6:	4622      	mov	r2, r4
 800a5e8:	462b      	mov	r3, r5
 800a5ea:	1891      	adds	r1, r2, r2
 800a5ec:	6339      	str	r1, [r7, #48]	; 0x30
 800a5ee:	415b      	adcs	r3, r3
 800a5f0:	637b      	str	r3, [r7, #52]	; 0x34
 800a5f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a5f6:	1912      	adds	r2, r2, r4
 800a5f8:	eb45 0303 	adc.w	r3, r5, r3
 800a5fc:	f04f 0000 	mov.w	r0, #0
 800a600:	f04f 0100 	mov.w	r1, #0
 800a604:	00d9      	lsls	r1, r3, #3
 800a606:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a60a:	00d0      	lsls	r0, r2, #3
 800a60c:	4602      	mov	r2, r0
 800a60e:	460b      	mov	r3, r1
 800a610:	1911      	adds	r1, r2, r4
 800a612:	65b9      	str	r1, [r7, #88]	; 0x58
 800a614:	416b      	adcs	r3, r5
 800a616:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	461a      	mov	r2, r3
 800a61e:	f04f 0300 	mov.w	r3, #0
 800a622:	1891      	adds	r1, r2, r2
 800a624:	62b9      	str	r1, [r7, #40]	; 0x28
 800a626:	415b      	adcs	r3, r3
 800a628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a62a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a62e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a632:	f7f5 fdc9 	bl	80001c8 <__aeabi_uldivmod>
 800a636:	4602      	mov	r2, r0
 800a638:	460b      	mov	r3, r1
 800a63a:	4b8c      	ldr	r3, [pc, #560]	; (800a86c <UART_SetConfig+0x38c>)
 800a63c:	fba3 1302 	umull	r1, r3, r3, r2
 800a640:	095b      	lsrs	r3, r3, #5
 800a642:	2164      	movs	r1, #100	; 0x64
 800a644:	fb01 f303 	mul.w	r3, r1, r3
 800a648:	1ad3      	subs	r3, r2, r3
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	3332      	adds	r3, #50	; 0x32
 800a64e:	4a87      	ldr	r2, [pc, #540]	; (800a86c <UART_SetConfig+0x38c>)
 800a650:	fba2 2303 	umull	r2, r3, r2, r3
 800a654:	095b      	lsrs	r3, r3, #5
 800a656:	005b      	lsls	r3, r3, #1
 800a658:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a65c:	441e      	add	r6, r3
 800a65e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a660:	4618      	mov	r0, r3
 800a662:	f04f 0100 	mov.w	r1, #0
 800a666:	4602      	mov	r2, r0
 800a668:	460b      	mov	r3, r1
 800a66a:	1894      	adds	r4, r2, r2
 800a66c:	623c      	str	r4, [r7, #32]
 800a66e:	415b      	adcs	r3, r3
 800a670:	627b      	str	r3, [r7, #36]	; 0x24
 800a672:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a676:	1812      	adds	r2, r2, r0
 800a678:	eb41 0303 	adc.w	r3, r1, r3
 800a67c:	f04f 0400 	mov.w	r4, #0
 800a680:	f04f 0500 	mov.w	r5, #0
 800a684:	00dd      	lsls	r5, r3, #3
 800a686:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a68a:	00d4      	lsls	r4, r2, #3
 800a68c:	4622      	mov	r2, r4
 800a68e:	462b      	mov	r3, r5
 800a690:	1814      	adds	r4, r2, r0
 800a692:	653c      	str	r4, [r7, #80]	; 0x50
 800a694:	414b      	adcs	r3, r1
 800a696:	657b      	str	r3, [r7, #84]	; 0x54
 800a698:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	461a      	mov	r2, r3
 800a69e:	f04f 0300 	mov.w	r3, #0
 800a6a2:	1891      	adds	r1, r2, r2
 800a6a4:	61b9      	str	r1, [r7, #24]
 800a6a6:	415b      	adcs	r3, r3
 800a6a8:	61fb      	str	r3, [r7, #28]
 800a6aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a6ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a6b2:	f7f5 fd89 	bl	80001c8 <__aeabi_uldivmod>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	4b6c      	ldr	r3, [pc, #432]	; (800a86c <UART_SetConfig+0x38c>)
 800a6bc:	fba3 1302 	umull	r1, r3, r3, r2
 800a6c0:	095b      	lsrs	r3, r3, #5
 800a6c2:	2164      	movs	r1, #100	; 0x64
 800a6c4:	fb01 f303 	mul.w	r3, r1, r3
 800a6c8:	1ad3      	subs	r3, r2, r3
 800a6ca:	00db      	lsls	r3, r3, #3
 800a6cc:	3332      	adds	r3, #50	; 0x32
 800a6ce:	4a67      	ldr	r2, [pc, #412]	; (800a86c <UART_SetConfig+0x38c>)
 800a6d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d4:	095b      	lsrs	r3, r3, #5
 800a6d6:	f003 0207 	and.w	r2, r3, #7
 800a6da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4432      	add	r2, r6
 800a6e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6e2:	e0b9      	b.n	800a858 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a6e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a6e6:	461c      	mov	r4, r3
 800a6e8:	f04f 0500 	mov.w	r5, #0
 800a6ec:	4622      	mov	r2, r4
 800a6ee:	462b      	mov	r3, r5
 800a6f0:	1891      	adds	r1, r2, r2
 800a6f2:	6139      	str	r1, [r7, #16]
 800a6f4:	415b      	adcs	r3, r3
 800a6f6:	617b      	str	r3, [r7, #20]
 800a6f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a6fc:	1912      	adds	r2, r2, r4
 800a6fe:	eb45 0303 	adc.w	r3, r5, r3
 800a702:	f04f 0000 	mov.w	r0, #0
 800a706:	f04f 0100 	mov.w	r1, #0
 800a70a:	00d9      	lsls	r1, r3, #3
 800a70c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a710:	00d0      	lsls	r0, r2, #3
 800a712:	4602      	mov	r2, r0
 800a714:	460b      	mov	r3, r1
 800a716:	eb12 0804 	adds.w	r8, r2, r4
 800a71a:	eb43 0905 	adc.w	r9, r3, r5
 800a71e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	4618      	mov	r0, r3
 800a724:	f04f 0100 	mov.w	r1, #0
 800a728:	f04f 0200 	mov.w	r2, #0
 800a72c:	f04f 0300 	mov.w	r3, #0
 800a730:	008b      	lsls	r3, r1, #2
 800a732:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a736:	0082      	lsls	r2, r0, #2
 800a738:	4640      	mov	r0, r8
 800a73a:	4649      	mov	r1, r9
 800a73c:	f7f5 fd44 	bl	80001c8 <__aeabi_uldivmod>
 800a740:	4602      	mov	r2, r0
 800a742:	460b      	mov	r3, r1
 800a744:	4b49      	ldr	r3, [pc, #292]	; (800a86c <UART_SetConfig+0x38c>)
 800a746:	fba3 2302 	umull	r2, r3, r3, r2
 800a74a:	095b      	lsrs	r3, r3, #5
 800a74c:	011e      	lsls	r6, r3, #4
 800a74e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a750:	4618      	mov	r0, r3
 800a752:	f04f 0100 	mov.w	r1, #0
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	1894      	adds	r4, r2, r2
 800a75c:	60bc      	str	r4, [r7, #8]
 800a75e:	415b      	adcs	r3, r3
 800a760:	60fb      	str	r3, [r7, #12]
 800a762:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a766:	1812      	adds	r2, r2, r0
 800a768:	eb41 0303 	adc.w	r3, r1, r3
 800a76c:	f04f 0400 	mov.w	r4, #0
 800a770:	f04f 0500 	mov.w	r5, #0
 800a774:	00dd      	lsls	r5, r3, #3
 800a776:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a77a:	00d4      	lsls	r4, r2, #3
 800a77c:	4622      	mov	r2, r4
 800a77e:	462b      	mov	r3, r5
 800a780:	1814      	adds	r4, r2, r0
 800a782:	64bc      	str	r4, [r7, #72]	; 0x48
 800a784:	414b      	adcs	r3, r1
 800a786:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	4618      	mov	r0, r3
 800a78e:	f04f 0100 	mov.w	r1, #0
 800a792:	f04f 0200 	mov.w	r2, #0
 800a796:	f04f 0300 	mov.w	r3, #0
 800a79a:	008b      	lsls	r3, r1, #2
 800a79c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a7a0:	0082      	lsls	r2, r0, #2
 800a7a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a7a6:	f7f5 fd0f 	bl	80001c8 <__aeabi_uldivmod>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	4b2f      	ldr	r3, [pc, #188]	; (800a86c <UART_SetConfig+0x38c>)
 800a7b0:	fba3 1302 	umull	r1, r3, r3, r2
 800a7b4:	095b      	lsrs	r3, r3, #5
 800a7b6:	2164      	movs	r1, #100	; 0x64
 800a7b8:	fb01 f303 	mul.w	r3, r1, r3
 800a7bc:	1ad3      	subs	r3, r2, r3
 800a7be:	011b      	lsls	r3, r3, #4
 800a7c0:	3332      	adds	r3, #50	; 0x32
 800a7c2:	4a2a      	ldr	r2, [pc, #168]	; (800a86c <UART_SetConfig+0x38c>)
 800a7c4:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c8:	095b      	lsrs	r3, r3, #5
 800a7ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7ce:	441e      	add	r6, r3
 800a7d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f04f 0100 	mov.w	r1, #0
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	1894      	adds	r4, r2, r2
 800a7de:	603c      	str	r4, [r7, #0]
 800a7e0:	415b      	adcs	r3, r3
 800a7e2:	607b      	str	r3, [r7, #4]
 800a7e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7e8:	1812      	adds	r2, r2, r0
 800a7ea:	eb41 0303 	adc.w	r3, r1, r3
 800a7ee:	f04f 0400 	mov.w	r4, #0
 800a7f2:	f04f 0500 	mov.w	r5, #0
 800a7f6:	00dd      	lsls	r5, r3, #3
 800a7f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a7fc:	00d4      	lsls	r4, r2, #3
 800a7fe:	4622      	mov	r2, r4
 800a800:	462b      	mov	r3, r5
 800a802:	eb12 0a00 	adds.w	sl, r2, r0
 800a806:	eb43 0b01 	adc.w	fp, r3, r1
 800a80a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	4618      	mov	r0, r3
 800a810:	f04f 0100 	mov.w	r1, #0
 800a814:	f04f 0200 	mov.w	r2, #0
 800a818:	f04f 0300 	mov.w	r3, #0
 800a81c:	008b      	lsls	r3, r1, #2
 800a81e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a822:	0082      	lsls	r2, r0, #2
 800a824:	4650      	mov	r0, sl
 800a826:	4659      	mov	r1, fp
 800a828:	f7f5 fcce 	bl	80001c8 <__aeabi_uldivmod>
 800a82c:	4602      	mov	r2, r0
 800a82e:	460b      	mov	r3, r1
 800a830:	4b0e      	ldr	r3, [pc, #56]	; (800a86c <UART_SetConfig+0x38c>)
 800a832:	fba3 1302 	umull	r1, r3, r3, r2
 800a836:	095b      	lsrs	r3, r3, #5
 800a838:	2164      	movs	r1, #100	; 0x64
 800a83a:	fb01 f303 	mul.w	r3, r1, r3
 800a83e:	1ad3      	subs	r3, r2, r3
 800a840:	011b      	lsls	r3, r3, #4
 800a842:	3332      	adds	r3, #50	; 0x32
 800a844:	4a09      	ldr	r2, [pc, #36]	; (800a86c <UART_SetConfig+0x38c>)
 800a846:	fba2 2303 	umull	r2, r3, r2, r3
 800a84a:	095b      	lsrs	r3, r3, #5
 800a84c:	f003 020f 	and.w	r2, r3, #15
 800a850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4432      	add	r2, r6
 800a856:	609a      	str	r2, [r3, #8]
}
 800a858:	bf00      	nop
 800a85a:	377c      	adds	r7, #124	; 0x7c
 800a85c:	46bd      	mov	sp, r7
 800a85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a862:	bf00      	nop
 800a864:	40011000 	.word	0x40011000
 800a868:	40011400 	.word	0x40011400
 800a86c:	51eb851f 	.word	0x51eb851f

0800a870 <__errno>:
 800a870:	4b01      	ldr	r3, [pc, #4]	; (800a878 <__errno+0x8>)
 800a872:	6818      	ldr	r0, [r3, #0]
 800a874:	4770      	bx	lr
 800a876:	bf00      	nop
 800a878:	20000114 	.word	0x20000114

0800a87c <__libc_init_array>:
 800a87c:	b570      	push	{r4, r5, r6, lr}
 800a87e:	4d0d      	ldr	r5, [pc, #52]	; (800a8b4 <__libc_init_array+0x38>)
 800a880:	4c0d      	ldr	r4, [pc, #52]	; (800a8b8 <__libc_init_array+0x3c>)
 800a882:	1b64      	subs	r4, r4, r5
 800a884:	10a4      	asrs	r4, r4, #2
 800a886:	2600      	movs	r6, #0
 800a888:	42a6      	cmp	r6, r4
 800a88a:	d109      	bne.n	800a8a0 <__libc_init_array+0x24>
 800a88c:	4d0b      	ldr	r5, [pc, #44]	; (800a8bc <__libc_init_array+0x40>)
 800a88e:	4c0c      	ldr	r4, [pc, #48]	; (800a8c0 <__libc_init_array+0x44>)
 800a890:	f000 fee2 	bl	800b658 <_init>
 800a894:	1b64      	subs	r4, r4, r5
 800a896:	10a4      	asrs	r4, r4, #2
 800a898:	2600      	movs	r6, #0
 800a89a:	42a6      	cmp	r6, r4
 800a89c:	d105      	bne.n	800a8aa <__libc_init_array+0x2e>
 800a89e:	bd70      	pop	{r4, r5, r6, pc}
 800a8a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8a4:	4798      	blx	r3
 800a8a6:	3601      	adds	r6, #1
 800a8a8:	e7ee      	b.n	800a888 <__libc_init_array+0xc>
 800a8aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8ae:	4798      	blx	r3
 800a8b0:	3601      	adds	r6, #1
 800a8b2:	e7f2      	b.n	800a89a <__libc_init_array+0x1e>
 800a8b4:	0800bbd4 	.word	0x0800bbd4
 800a8b8:	0800bbd4 	.word	0x0800bbd4
 800a8bc:	0800bbd4 	.word	0x0800bbd4
 800a8c0:	0800bbd8 	.word	0x0800bbd8

0800a8c4 <memcpy>:
 800a8c4:	440a      	add	r2, r1
 800a8c6:	4291      	cmp	r1, r2
 800a8c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8cc:	d100      	bne.n	800a8d0 <memcpy+0xc>
 800a8ce:	4770      	bx	lr
 800a8d0:	b510      	push	{r4, lr}
 800a8d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8da:	4291      	cmp	r1, r2
 800a8dc:	d1f9      	bne.n	800a8d2 <memcpy+0xe>
 800a8de:	bd10      	pop	{r4, pc}

0800a8e0 <memset>:
 800a8e0:	4402      	add	r2, r0
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d100      	bne.n	800a8ea <memset+0xa>
 800a8e8:	4770      	bx	lr
 800a8ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a8ee:	e7f9      	b.n	800a8e4 <memset+0x4>

0800a8f0 <sinf>:
 800a8f0:	ee10 3a10 	vmov	r3, s0
 800a8f4:	b507      	push	{r0, r1, r2, lr}
 800a8f6:	4a1d      	ldr	r2, [pc, #116]	; (800a96c <sinf+0x7c>)
 800a8f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	dc05      	bgt.n	800a90c <sinf+0x1c>
 800a900:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800a970 <sinf+0x80>
 800a904:	2000      	movs	r0, #0
 800a906:	f000 fd9d 	bl	800b444 <__kernel_sinf>
 800a90a:	e004      	b.n	800a916 <sinf+0x26>
 800a90c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a910:	db04      	blt.n	800a91c <sinf+0x2c>
 800a912:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a916:	b003      	add	sp, #12
 800a918:	f85d fb04 	ldr.w	pc, [sp], #4
 800a91c:	4668      	mov	r0, sp
 800a91e:	f000 f967 	bl	800abf0 <__ieee754_rem_pio2f>
 800a922:	f000 0003 	and.w	r0, r0, #3
 800a926:	2801      	cmp	r0, #1
 800a928:	d008      	beq.n	800a93c <sinf+0x4c>
 800a92a:	2802      	cmp	r0, #2
 800a92c:	d00d      	beq.n	800a94a <sinf+0x5a>
 800a92e:	b9b0      	cbnz	r0, 800a95e <sinf+0x6e>
 800a930:	eddd 0a01 	vldr	s1, [sp, #4]
 800a934:	ed9d 0a00 	vldr	s0, [sp]
 800a938:	2001      	movs	r0, #1
 800a93a:	e7e4      	b.n	800a906 <sinf+0x16>
 800a93c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a940:	ed9d 0a00 	vldr	s0, [sp]
 800a944:	f000 fa94 	bl	800ae70 <__kernel_cosf>
 800a948:	e7e5      	b.n	800a916 <sinf+0x26>
 800a94a:	eddd 0a01 	vldr	s1, [sp, #4]
 800a94e:	ed9d 0a00 	vldr	s0, [sp]
 800a952:	2001      	movs	r0, #1
 800a954:	f000 fd76 	bl	800b444 <__kernel_sinf>
 800a958:	eeb1 0a40 	vneg.f32	s0, s0
 800a95c:	e7db      	b.n	800a916 <sinf+0x26>
 800a95e:	eddd 0a01 	vldr	s1, [sp, #4]
 800a962:	ed9d 0a00 	vldr	s0, [sp]
 800a966:	f000 fa83 	bl	800ae70 <__kernel_cosf>
 800a96a:	e7f5      	b.n	800a958 <sinf+0x68>
 800a96c:	3f490fd8 	.word	0x3f490fd8
 800a970:	00000000 	.word	0x00000000

0800a974 <asinf>:
 800a974:	b508      	push	{r3, lr}
 800a976:	ed2d 8b02 	vpush	{d8}
 800a97a:	eeb0 8a40 	vmov.f32	s16, s0
 800a97e:	f000 f851 	bl	800aa24 <__ieee754_asinf>
 800a982:	4b13      	ldr	r3, [pc, #76]	; (800a9d0 <asinf+0x5c>)
 800a984:	f993 3000 	ldrsb.w	r3, [r3]
 800a988:	3301      	adds	r3, #1
 800a98a:	eef0 8a40 	vmov.f32	s17, s0
 800a98e:	d01a      	beq.n	800a9c6 <asinf+0x52>
 800a990:	eeb4 8a48 	vcmp.f32	s16, s16
 800a994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a998:	d615      	bvs.n	800a9c6 <asinf+0x52>
 800a99a:	eeb0 0a48 	vmov.f32	s0, s16
 800a99e:	f000 fd99 	bl	800b4d4 <fabsf>
 800a9a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a9a6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9ae:	dd0a      	ble.n	800a9c6 <asinf+0x52>
 800a9b0:	f7ff ff5e 	bl	800a870 <__errno>
 800a9b4:	ecbd 8b02 	vpop	{d8}
 800a9b8:	2321      	movs	r3, #33	; 0x21
 800a9ba:	6003      	str	r3, [r0, #0]
 800a9bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a9c0:	4804      	ldr	r0, [pc, #16]	; (800a9d4 <asinf+0x60>)
 800a9c2:	f000 bdd1 	b.w	800b568 <nanf>
 800a9c6:	eeb0 0a68 	vmov.f32	s0, s17
 800a9ca:	ecbd 8b02 	vpop	{d8}
 800a9ce:	bd08      	pop	{r3, pc}
 800a9d0:	20000178 	.word	0x20000178
 800a9d4:	0800b7f8 	.word	0x0800b7f8

0800a9d8 <sqrtf>:
 800a9d8:	b508      	push	{r3, lr}
 800a9da:	ed2d 8b02 	vpush	{d8}
 800a9de:	eeb0 8a40 	vmov.f32	s16, s0
 800a9e2:	f000 fa41 	bl	800ae68 <__ieee754_sqrtf>
 800a9e6:	4b0d      	ldr	r3, [pc, #52]	; (800aa1c <sqrtf+0x44>)
 800a9e8:	f993 3000 	ldrsb.w	r3, [r3]
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	d011      	beq.n	800aa14 <sqrtf+0x3c>
 800a9f0:	eeb4 8a48 	vcmp.f32	s16, s16
 800a9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9f8:	d60c      	bvs.n	800aa14 <sqrtf+0x3c>
 800a9fa:	eddf 8a09 	vldr	s17, [pc, #36]	; 800aa20 <sqrtf+0x48>
 800a9fe:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800aa02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa06:	d505      	bpl.n	800aa14 <sqrtf+0x3c>
 800aa08:	f7ff ff32 	bl	800a870 <__errno>
 800aa0c:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800aa10:	2321      	movs	r3, #33	; 0x21
 800aa12:	6003      	str	r3, [r0, #0]
 800aa14:	ecbd 8b02 	vpop	{d8}
 800aa18:	bd08      	pop	{r3, pc}
 800aa1a:	bf00      	nop
 800aa1c:	20000178 	.word	0x20000178
 800aa20:	00000000 	.word	0x00000000

0800aa24 <__ieee754_asinf>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	ee10 5a10 	vmov	r5, s0
 800aa2a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800aa2e:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800aa32:	ed2d 8b04 	vpush	{d8-d9}
 800aa36:	d10c      	bne.n	800aa52 <__ieee754_asinf+0x2e>
 800aa38:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800abb0 <__ieee754_asinf+0x18c>
 800aa3c:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800abb4 <__ieee754_asinf+0x190>
 800aa40:	ee60 7a27 	vmul.f32	s15, s0, s15
 800aa44:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aa48:	eeb0 0a67 	vmov.f32	s0, s15
 800aa4c:	ecbd 8b04 	vpop	{d8-d9}
 800aa50:	bd38      	pop	{r3, r4, r5, pc}
 800aa52:	dd04      	ble.n	800aa5e <__ieee754_asinf+0x3a>
 800aa54:	ee70 7a40 	vsub.f32	s15, s0, s0
 800aa58:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800aa5c:	e7f6      	b.n	800aa4c <__ieee754_asinf+0x28>
 800aa5e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800aa62:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800aa66:	da0b      	bge.n	800aa80 <__ieee754_asinf+0x5c>
 800aa68:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800aa6c:	da52      	bge.n	800ab14 <__ieee754_asinf+0xf0>
 800aa6e:	eddf 7a52 	vldr	s15, [pc, #328]	; 800abb8 <__ieee754_asinf+0x194>
 800aa72:	ee70 7a27 	vadd.f32	s15, s0, s15
 800aa76:	eef4 7ae8 	vcmpe.f32	s15, s17
 800aa7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa7e:	dce5      	bgt.n	800aa4c <__ieee754_asinf+0x28>
 800aa80:	f000 fd28 	bl	800b4d4 <fabsf>
 800aa84:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800aa88:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800aa8c:	ee20 8a08 	vmul.f32	s16, s0, s16
 800aa90:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800abbc <__ieee754_asinf+0x198>
 800aa94:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800abc0 <__ieee754_asinf+0x19c>
 800aa98:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800abc4 <__ieee754_asinf+0x1a0>
 800aa9c:	eea8 7a27 	vfma.f32	s14, s16, s15
 800aaa0:	eddf 7a49 	vldr	s15, [pc, #292]	; 800abc8 <__ieee754_asinf+0x1a4>
 800aaa4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800aaa8:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800abcc <__ieee754_asinf+0x1a8>
 800aaac:	eea7 7a88 	vfma.f32	s14, s15, s16
 800aab0:	eddf 7a47 	vldr	s15, [pc, #284]	; 800abd0 <__ieee754_asinf+0x1ac>
 800aab4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800aab8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800abd4 <__ieee754_asinf+0x1b0>
 800aabc:	eea7 9a88 	vfma.f32	s18, s15, s16
 800aac0:	eddf 7a45 	vldr	s15, [pc, #276]	; 800abd8 <__ieee754_asinf+0x1b4>
 800aac4:	eee8 7a07 	vfma.f32	s15, s16, s14
 800aac8:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800abdc <__ieee754_asinf+0x1b8>
 800aacc:	eea7 7a88 	vfma.f32	s14, s15, s16
 800aad0:	eddf 7a43 	vldr	s15, [pc, #268]	; 800abe0 <__ieee754_asinf+0x1bc>
 800aad4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800aad8:	eeb0 0a48 	vmov.f32	s0, s16
 800aadc:	eee7 8a88 	vfma.f32	s17, s15, s16
 800aae0:	f000 f9c2 	bl	800ae68 <__ieee754_sqrtf>
 800aae4:	4b3f      	ldr	r3, [pc, #252]	; (800abe4 <__ieee754_asinf+0x1c0>)
 800aae6:	ee29 9a08 	vmul.f32	s18, s18, s16
 800aaea:	429c      	cmp	r4, r3
 800aaec:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800aaf0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800aaf4:	dd3d      	ble.n	800ab72 <__ieee754_asinf+0x14e>
 800aaf6:	eea0 0a06 	vfma.f32	s0, s0, s12
 800aafa:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800abe8 <__ieee754_asinf+0x1c4>
 800aafe:	eee0 7a26 	vfma.f32	s15, s0, s13
 800ab02:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800abb4 <__ieee754_asinf+0x190>
 800ab06:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ab0a:	2d00      	cmp	r5, #0
 800ab0c:	bfd8      	it	le
 800ab0e:	eeb1 0a40 	vnegle.f32	s0, s0
 800ab12:	e79b      	b.n	800aa4c <__ieee754_asinf+0x28>
 800ab14:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ab18:	eddf 6a28 	vldr	s13, [pc, #160]	; 800abbc <__ieee754_asinf+0x198>
 800ab1c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800abc0 <__ieee754_asinf+0x19c>
 800ab20:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800abd4 <__ieee754_asinf+0x1b0>
 800ab24:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ab28:	eddf 6a27 	vldr	s13, [pc, #156]	; 800abc8 <__ieee754_asinf+0x1a4>
 800ab2c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ab30:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800abcc <__ieee754_asinf+0x1a8>
 800ab34:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ab38:	eddf 6a25 	vldr	s13, [pc, #148]	; 800abd0 <__ieee754_asinf+0x1ac>
 800ab3c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ab40:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800abc4 <__ieee754_asinf+0x1a0>
 800ab44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ab48:	eddf 6a23 	vldr	s13, [pc, #140]	; 800abd8 <__ieee754_asinf+0x1b4>
 800ab4c:	eee7 6a86 	vfma.f32	s13, s15, s12
 800ab50:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800abdc <__ieee754_asinf+0x1b8>
 800ab54:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ab58:	eddf 6a21 	vldr	s13, [pc, #132]	; 800abe0 <__ieee754_asinf+0x1bc>
 800ab5c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ab60:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab64:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800ab68:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ab6c:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ab70:	e76c      	b.n	800aa4c <__ieee754_asinf+0x28>
 800ab72:	ee10 3a10 	vmov	r3, s0
 800ab76:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ab7a:	f023 030f 	bic.w	r3, r3, #15
 800ab7e:	ee07 3a10 	vmov	s14, r3
 800ab82:	eea7 8a47 	vfms.f32	s16, s14, s14
 800ab86:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ab8a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ab8e:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800ab92:	eddf 7a07 	vldr	s15, [pc, #28]	; 800abb0 <__ieee754_asinf+0x18c>
 800ab96:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800ab9a:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800ab9e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800abec <__ieee754_asinf+0x1c8>
 800aba2:	eeb0 6a40 	vmov.f32	s12, s0
 800aba6:	eea7 6a66 	vfms.f32	s12, s14, s13
 800abaa:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800abae:	e7aa      	b.n	800ab06 <__ieee754_asinf+0xe2>
 800abb0:	b33bbd2e 	.word	0xb33bbd2e
 800abb4:	3fc90fdb 	.word	0x3fc90fdb
 800abb8:	7149f2ca 	.word	0x7149f2ca
 800abbc:	3811ef08 	.word	0x3811ef08
 800abc0:	3a4f7f04 	.word	0x3a4f7f04
 800abc4:	3e2aaaab 	.word	0x3e2aaaab
 800abc8:	bd241146 	.word	0xbd241146
 800abcc:	3e4e0aa8 	.word	0x3e4e0aa8
 800abd0:	bea6b090 	.word	0xbea6b090
 800abd4:	3d9dc62e 	.word	0x3d9dc62e
 800abd8:	bf303361 	.word	0xbf303361
 800abdc:	4001572d 	.word	0x4001572d
 800abe0:	c019d139 	.word	0xc019d139
 800abe4:	3f799999 	.word	0x3f799999
 800abe8:	333bbd2e 	.word	0x333bbd2e
 800abec:	3f490fdb 	.word	0x3f490fdb

0800abf0 <__ieee754_rem_pio2f>:
 800abf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abf2:	ee10 6a10 	vmov	r6, s0
 800abf6:	4b8e      	ldr	r3, [pc, #568]	; (800ae30 <__ieee754_rem_pio2f+0x240>)
 800abf8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800abfc:	429d      	cmp	r5, r3
 800abfe:	b087      	sub	sp, #28
 800ac00:	eef0 7a40 	vmov.f32	s15, s0
 800ac04:	4604      	mov	r4, r0
 800ac06:	dc05      	bgt.n	800ac14 <__ieee754_rem_pio2f+0x24>
 800ac08:	2300      	movs	r3, #0
 800ac0a:	ed80 0a00 	vstr	s0, [r0]
 800ac0e:	6043      	str	r3, [r0, #4]
 800ac10:	2000      	movs	r0, #0
 800ac12:	e01a      	b.n	800ac4a <__ieee754_rem_pio2f+0x5a>
 800ac14:	4b87      	ldr	r3, [pc, #540]	; (800ae34 <__ieee754_rem_pio2f+0x244>)
 800ac16:	429d      	cmp	r5, r3
 800ac18:	dc46      	bgt.n	800aca8 <__ieee754_rem_pio2f+0xb8>
 800ac1a:	2e00      	cmp	r6, #0
 800ac1c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800ae38 <__ieee754_rem_pio2f+0x248>
 800ac20:	4b86      	ldr	r3, [pc, #536]	; (800ae3c <__ieee754_rem_pio2f+0x24c>)
 800ac22:	f025 050f 	bic.w	r5, r5, #15
 800ac26:	dd1f      	ble.n	800ac68 <__ieee754_rem_pio2f+0x78>
 800ac28:	429d      	cmp	r5, r3
 800ac2a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ac2e:	d00e      	beq.n	800ac4e <__ieee754_rem_pio2f+0x5e>
 800ac30:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800ae40 <__ieee754_rem_pio2f+0x250>
 800ac34:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800ac38:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ac3c:	ed80 0a00 	vstr	s0, [r0]
 800ac40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac44:	2001      	movs	r0, #1
 800ac46:	edc4 7a01 	vstr	s15, [r4, #4]
 800ac4a:	b007      	add	sp, #28
 800ac4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac4e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800ae44 <__ieee754_rem_pio2f+0x254>
 800ac52:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800ae48 <__ieee754_rem_pio2f+0x258>
 800ac56:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ac5a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800ac5e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac62:	edc0 6a00 	vstr	s13, [r0]
 800ac66:	e7eb      	b.n	800ac40 <__ieee754_rem_pio2f+0x50>
 800ac68:	429d      	cmp	r5, r3
 800ac6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ac6e:	d00e      	beq.n	800ac8e <__ieee754_rem_pio2f+0x9e>
 800ac70:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800ae40 <__ieee754_rem_pio2f+0x250>
 800ac74:	ee37 0a87 	vadd.f32	s0, s15, s14
 800ac78:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ac7c:	ed80 0a00 	vstr	s0, [r0]
 800ac80:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac84:	f04f 30ff 	mov.w	r0, #4294967295
 800ac88:	edc4 7a01 	vstr	s15, [r4, #4]
 800ac8c:	e7dd      	b.n	800ac4a <__ieee754_rem_pio2f+0x5a>
 800ac8e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800ae44 <__ieee754_rem_pio2f+0x254>
 800ac92:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800ae48 <__ieee754_rem_pio2f+0x258>
 800ac96:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ac9a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ac9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aca2:	edc0 6a00 	vstr	s13, [r0]
 800aca6:	e7eb      	b.n	800ac80 <__ieee754_rem_pio2f+0x90>
 800aca8:	4b68      	ldr	r3, [pc, #416]	; (800ae4c <__ieee754_rem_pio2f+0x25c>)
 800acaa:	429d      	cmp	r5, r3
 800acac:	dc72      	bgt.n	800ad94 <__ieee754_rem_pio2f+0x1a4>
 800acae:	f000 fc11 	bl	800b4d4 <fabsf>
 800acb2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800ae50 <__ieee754_rem_pio2f+0x260>
 800acb6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800acba:	eee0 7a07 	vfma.f32	s15, s0, s14
 800acbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800acc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800acc6:	ee17 0a90 	vmov	r0, s15
 800acca:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ae38 <__ieee754_rem_pio2f+0x248>
 800acce:	eea7 0a67 	vfms.f32	s0, s14, s15
 800acd2:	281f      	cmp	r0, #31
 800acd4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800ae40 <__ieee754_rem_pio2f+0x250>
 800acd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acdc:	eeb1 6a47 	vneg.f32	s12, s14
 800ace0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ace4:	ee16 2a90 	vmov	r2, s13
 800ace8:	dc1c      	bgt.n	800ad24 <__ieee754_rem_pio2f+0x134>
 800acea:	495a      	ldr	r1, [pc, #360]	; (800ae54 <__ieee754_rem_pio2f+0x264>)
 800acec:	1e47      	subs	r7, r0, #1
 800acee:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800acf2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800acf6:	428b      	cmp	r3, r1
 800acf8:	d014      	beq.n	800ad24 <__ieee754_rem_pio2f+0x134>
 800acfa:	6022      	str	r2, [r4, #0]
 800acfc:	ed94 7a00 	vldr	s14, [r4]
 800ad00:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ad04:	2e00      	cmp	r6, #0
 800ad06:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ad0a:	ed84 0a01 	vstr	s0, [r4, #4]
 800ad0e:	da9c      	bge.n	800ac4a <__ieee754_rem_pio2f+0x5a>
 800ad10:	eeb1 7a47 	vneg.f32	s14, s14
 800ad14:	eeb1 0a40 	vneg.f32	s0, s0
 800ad18:	ed84 7a00 	vstr	s14, [r4]
 800ad1c:	ed84 0a01 	vstr	s0, [r4, #4]
 800ad20:	4240      	negs	r0, r0
 800ad22:	e792      	b.n	800ac4a <__ieee754_rem_pio2f+0x5a>
 800ad24:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ad28:	15eb      	asrs	r3, r5, #23
 800ad2a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800ad2e:	2d08      	cmp	r5, #8
 800ad30:	dde3      	ble.n	800acfa <__ieee754_rem_pio2f+0x10a>
 800ad32:	eddf 7a44 	vldr	s15, [pc, #272]	; 800ae44 <__ieee754_rem_pio2f+0x254>
 800ad36:	eef0 6a40 	vmov.f32	s13, s0
 800ad3a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ad3e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ad42:	eea6 0a27 	vfma.f32	s0, s12, s15
 800ad46:	eddf 7a40 	vldr	s15, [pc, #256]	; 800ae48 <__ieee754_rem_pio2f+0x258>
 800ad4a:	ee97 0a27 	vfnms.f32	s0, s14, s15
 800ad4e:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800ad52:	eef0 7a40 	vmov.f32	s15, s0
 800ad56:	ee15 2a90 	vmov	r2, s11
 800ad5a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ad5e:	1a5b      	subs	r3, r3, r1
 800ad60:	2b19      	cmp	r3, #25
 800ad62:	dc04      	bgt.n	800ad6e <__ieee754_rem_pio2f+0x17e>
 800ad64:	edc4 5a00 	vstr	s11, [r4]
 800ad68:	eeb0 0a66 	vmov.f32	s0, s13
 800ad6c:	e7c6      	b.n	800acfc <__ieee754_rem_pio2f+0x10c>
 800ad6e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800ae58 <__ieee754_rem_pio2f+0x268>
 800ad72:	eeb0 0a66 	vmov.f32	s0, s13
 800ad76:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ad7a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ad7e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ae5c <__ieee754_rem_pio2f+0x26c>
 800ad82:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ad86:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ad8a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ad8e:	ed84 7a00 	vstr	s14, [r4]
 800ad92:	e7b3      	b.n	800acfc <__ieee754_rem_pio2f+0x10c>
 800ad94:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ad98:	db06      	blt.n	800ada8 <__ieee754_rem_pio2f+0x1b8>
 800ad9a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ad9e:	edc0 7a01 	vstr	s15, [r0, #4]
 800ada2:	edc0 7a00 	vstr	s15, [r0]
 800ada6:	e733      	b.n	800ac10 <__ieee754_rem_pio2f+0x20>
 800ada8:	15ea      	asrs	r2, r5, #23
 800adaa:	3a86      	subs	r2, #134	; 0x86
 800adac:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800adb0:	ee07 3a90 	vmov	s15, r3
 800adb4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800adb8:	eddf 6a29 	vldr	s13, [pc, #164]	; 800ae60 <__ieee754_rem_pio2f+0x270>
 800adbc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800adc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800adc4:	ed8d 7a03 	vstr	s14, [sp, #12]
 800adc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800adcc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800add0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800add4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800add8:	ed8d 7a04 	vstr	s14, [sp, #16]
 800addc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ade0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ade4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ade8:	edcd 7a05 	vstr	s15, [sp, #20]
 800adec:	d11e      	bne.n	800ae2c <__ieee754_rem_pio2f+0x23c>
 800adee:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800adf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adf6:	bf14      	ite	ne
 800adf8:	2302      	movne	r3, #2
 800adfa:	2301      	moveq	r3, #1
 800adfc:	4919      	ldr	r1, [pc, #100]	; (800ae64 <__ieee754_rem_pio2f+0x274>)
 800adfe:	9101      	str	r1, [sp, #4]
 800ae00:	2102      	movs	r1, #2
 800ae02:	9100      	str	r1, [sp, #0]
 800ae04:	a803      	add	r0, sp, #12
 800ae06:	4621      	mov	r1, r4
 800ae08:	f000 f892 	bl	800af30 <__kernel_rem_pio2f>
 800ae0c:	2e00      	cmp	r6, #0
 800ae0e:	f6bf af1c 	bge.w	800ac4a <__ieee754_rem_pio2f+0x5a>
 800ae12:	edd4 7a00 	vldr	s15, [r4]
 800ae16:	eef1 7a67 	vneg.f32	s15, s15
 800ae1a:	edc4 7a00 	vstr	s15, [r4]
 800ae1e:	edd4 7a01 	vldr	s15, [r4, #4]
 800ae22:	eef1 7a67 	vneg.f32	s15, s15
 800ae26:	edc4 7a01 	vstr	s15, [r4, #4]
 800ae2a:	e779      	b.n	800ad20 <__ieee754_rem_pio2f+0x130>
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	e7e5      	b.n	800adfc <__ieee754_rem_pio2f+0x20c>
 800ae30:	3f490fd8 	.word	0x3f490fd8
 800ae34:	4016cbe3 	.word	0x4016cbe3
 800ae38:	3fc90f80 	.word	0x3fc90f80
 800ae3c:	3fc90fd0 	.word	0x3fc90fd0
 800ae40:	37354443 	.word	0x37354443
 800ae44:	37354400 	.word	0x37354400
 800ae48:	2e85a308 	.word	0x2e85a308
 800ae4c:	43490f80 	.word	0x43490f80
 800ae50:	3f22f984 	.word	0x3f22f984
 800ae54:	0800b7fc 	.word	0x0800b7fc
 800ae58:	2e85a300 	.word	0x2e85a300
 800ae5c:	248d3132 	.word	0x248d3132
 800ae60:	43800000 	.word	0x43800000
 800ae64:	0800b87c 	.word	0x0800b87c

0800ae68 <__ieee754_sqrtf>:
 800ae68:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ae6c:	4770      	bx	lr
	...

0800ae70 <__kernel_cosf>:
 800ae70:	ee10 3a10 	vmov	r3, s0
 800ae74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae78:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ae7c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ae80:	da05      	bge.n	800ae8e <__kernel_cosf+0x1e>
 800ae82:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ae86:	ee17 2a90 	vmov	r2, s15
 800ae8a:	2a00      	cmp	r2, #0
 800ae8c:	d03d      	beq.n	800af0a <__kernel_cosf+0x9a>
 800ae8e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800ae92:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800af10 <__kernel_cosf+0xa0>
 800ae96:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800af14 <__kernel_cosf+0xa4>
 800ae9a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800af18 <__kernel_cosf+0xa8>
 800ae9e:	4a1f      	ldr	r2, [pc, #124]	; (800af1c <__kernel_cosf+0xac>)
 800aea0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800aea4:	4293      	cmp	r3, r2
 800aea6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800af20 <__kernel_cosf+0xb0>
 800aeaa:	eee7 7a25 	vfma.f32	s15, s14, s11
 800aeae:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800af24 <__kernel_cosf+0xb4>
 800aeb2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800aeb6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800af28 <__kernel_cosf+0xb8>
 800aeba:	eee7 7a25 	vfma.f32	s15, s14, s11
 800aebe:	eeb0 7a66 	vmov.f32	s14, s13
 800aec2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800aec6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800aeca:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800aece:	ee67 6a25 	vmul.f32	s13, s14, s11
 800aed2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800aed6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800aeda:	dc04      	bgt.n	800aee6 <__kernel_cosf+0x76>
 800aedc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800aee0:	ee36 0a47 	vsub.f32	s0, s12, s14
 800aee4:	4770      	bx	lr
 800aee6:	4a11      	ldr	r2, [pc, #68]	; (800af2c <__kernel_cosf+0xbc>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	bfda      	itte	le
 800aeec:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800aef0:	ee06 3a90 	vmovle	s13, r3
 800aef4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800aef8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aefc:	ee36 0a66 	vsub.f32	s0, s12, s13
 800af00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af04:	ee30 0a67 	vsub.f32	s0, s0, s15
 800af08:	4770      	bx	lr
 800af0a:	eeb0 0a46 	vmov.f32	s0, s12
 800af0e:	4770      	bx	lr
 800af10:	ad47d74e 	.word	0xad47d74e
 800af14:	310f74f6 	.word	0x310f74f6
 800af18:	3d2aaaab 	.word	0x3d2aaaab
 800af1c:	3e999999 	.word	0x3e999999
 800af20:	b493f27c 	.word	0xb493f27c
 800af24:	37d00d01 	.word	0x37d00d01
 800af28:	bab60b61 	.word	0xbab60b61
 800af2c:	3f480000 	.word	0x3f480000

0800af30 <__kernel_rem_pio2f>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	ed2d 8b04 	vpush	{d8-d9}
 800af38:	b0d7      	sub	sp, #348	; 0x15c
 800af3a:	4616      	mov	r6, r2
 800af3c:	4698      	mov	r8, r3
 800af3e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800af40:	4bbb      	ldr	r3, [pc, #748]	; (800b230 <__kernel_rem_pio2f+0x300>)
 800af42:	9001      	str	r0, [sp, #4]
 800af44:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 800af48:	1d33      	adds	r3, r6, #4
 800af4a:	460d      	mov	r5, r1
 800af4c:	f108 39ff 	add.w	r9, r8, #4294967295
 800af50:	db29      	blt.n	800afa6 <__kernel_rem_pio2f+0x76>
 800af52:	1ef1      	subs	r1, r6, #3
 800af54:	bf48      	it	mi
 800af56:	1d31      	addmi	r1, r6, #4
 800af58:	10c9      	asrs	r1, r1, #3
 800af5a:	1c4c      	adds	r4, r1, #1
 800af5c:	00e3      	lsls	r3, r4, #3
 800af5e:	9302      	str	r3, [sp, #8]
 800af60:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800af62:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800b240 <__kernel_rem_pio2f+0x310>
 800af66:	eba1 0009 	sub.w	r0, r1, r9
 800af6a:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800af6e:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 800af72:	eb07 0c09 	add.w	ip, r7, r9
 800af76:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 800af7a:	2300      	movs	r3, #0
 800af7c:	4563      	cmp	r3, ip
 800af7e:	dd14      	ble.n	800afaa <__kernel_rem_pio2f+0x7a>
 800af80:	ab1a      	add	r3, sp, #104	; 0x68
 800af82:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800af86:	46cc      	mov	ip, r9
 800af88:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 800af8c:	f1c8 0b01 	rsb	fp, r8, #1
 800af90:	eb0b 020c 	add.w	r2, fp, ip
 800af94:	4297      	cmp	r7, r2
 800af96:	db27      	blt.n	800afe8 <__kernel_rem_pio2f+0xb8>
 800af98:	f8dd e004 	ldr.w	lr, [sp, #4]
 800af9c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800b240 <__kernel_rem_pio2f+0x310>
 800afa0:	4618      	mov	r0, r3
 800afa2:	2200      	movs	r2, #0
 800afa4:	e016      	b.n	800afd4 <__kernel_rem_pio2f+0xa4>
 800afa6:	2100      	movs	r1, #0
 800afa8:	e7d7      	b.n	800af5a <__kernel_rem_pio2f+0x2a>
 800afaa:	42d8      	cmn	r0, r3
 800afac:	bf5d      	ittte	pl
 800afae:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 800afb2:	ee07 2a90 	vmovpl	s15, r2
 800afb6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800afba:	eef0 7a47 	vmovmi.f32	s15, s14
 800afbe:	ecea 7a01 	vstmia	sl!, {s15}
 800afc2:	3301      	adds	r3, #1
 800afc4:	e7da      	b.n	800af7c <__kernel_rem_pio2f+0x4c>
 800afc6:	ecfe 6a01 	vldmia	lr!, {s13}
 800afca:	ed90 7a00 	vldr	s14, [r0]
 800afce:	eee6 7a87 	vfma.f32	s15, s13, s14
 800afd2:	3201      	adds	r2, #1
 800afd4:	454a      	cmp	r2, r9
 800afd6:	f1a0 0004 	sub.w	r0, r0, #4
 800afda:	ddf4      	ble.n	800afc6 <__kernel_rem_pio2f+0x96>
 800afdc:	ecea 7a01 	vstmia	sl!, {s15}
 800afe0:	3304      	adds	r3, #4
 800afe2:	f10c 0c01 	add.w	ip, ip, #1
 800afe6:	e7d3      	b.n	800af90 <__kernel_rem_pio2f+0x60>
 800afe8:	ab06      	add	r3, sp, #24
 800afea:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800afee:	9304      	str	r3, [sp, #16]
 800aff0:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800aff2:	eddf 8a92 	vldr	s17, [pc, #584]	; 800b23c <__kernel_rem_pio2f+0x30c>
 800aff6:	ed9f 9a90 	vldr	s18, [pc, #576]	; 800b238 <__kernel_rem_pio2f+0x308>
 800affa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800affe:	9303      	str	r3, [sp, #12]
 800b000:	46ba      	mov	sl, r7
 800b002:	ab56      	add	r3, sp, #344	; 0x158
 800b004:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800b008:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800b00c:	ab06      	add	r3, sp, #24
 800b00e:	4618      	mov	r0, r3
 800b010:	4652      	mov	r2, sl
 800b012:	2a00      	cmp	r2, #0
 800b014:	dc51      	bgt.n	800b0ba <__kernel_rem_pio2f+0x18a>
 800b016:	4620      	mov	r0, r4
 800b018:	9305      	str	r3, [sp, #20]
 800b01a:	f000 faab 	bl	800b574 <scalbnf>
 800b01e:	eeb0 8a40 	vmov.f32	s16, s0
 800b022:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800b026:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b02a:	f000 fa5b 	bl	800b4e4 <floorf>
 800b02e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800b032:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b036:	2c00      	cmp	r4, #0
 800b038:	9b05      	ldr	r3, [sp, #20]
 800b03a:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b03e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800b042:	edcd 7a00 	vstr	s15, [sp]
 800b046:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b04a:	dd4b      	ble.n	800b0e4 <__kernel_rem_pio2f+0x1b4>
 800b04c:	f10a 3cff 	add.w	ip, sl, #4294967295
 800b050:	aa06      	add	r2, sp, #24
 800b052:	f1c4 0e08 	rsb	lr, r4, #8
 800b056:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b05a:	ee17 1a90 	vmov	r1, s15
 800b05e:	fa42 f00e 	asr.w	r0, r2, lr
 800b062:	4401      	add	r1, r0
 800b064:	9100      	str	r1, [sp, #0]
 800b066:	fa00 f00e 	lsl.w	r0, r0, lr
 800b06a:	a906      	add	r1, sp, #24
 800b06c:	1a12      	subs	r2, r2, r0
 800b06e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b072:	f1c4 0007 	rsb	r0, r4, #7
 800b076:	fa42 fb00 	asr.w	fp, r2, r0
 800b07a:	f1bb 0f00 	cmp.w	fp, #0
 800b07e:	dd43      	ble.n	800b108 <__kernel_rem_pio2f+0x1d8>
 800b080:	9a00      	ldr	r2, [sp, #0]
 800b082:	f04f 0e00 	mov.w	lr, #0
 800b086:	3201      	adds	r2, #1
 800b088:	9200      	str	r2, [sp, #0]
 800b08a:	4670      	mov	r0, lr
 800b08c:	45f2      	cmp	sl, lr
 800b08e:	dc6c      	bgt.n	800b16a <__kernel_rem_pio2f+0x23a>
 800b090:	2c00      	cmp	r4, #0
 800b092:	dd04      	ble.n	800b09e <__kernel_rem_pio2f+0x16e>
 800b094:	2c01      	cmp	r4, #1
 800b096:	d079      	beq.n	800b18c <__kernel_rem_pio2f+0x25c>
 800b098:	2c02      	cmp	r4, #2
 800b09a:	f000 8082 	beq.w	800b1a2 <__kernel_rem_pio2f+0x272>
 800b09e:	f1bb 0f02 	cmp.w	fp, #2
 800b0a2:	d131      	bne.n	800b108 <__kernel_rem_pio2f+0x1d8>
 800b0a4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b0a8:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b0ac:	b360      	cbz	r0, 800b108 <__kernel_rem_pio2f+0x1d8>
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f000 fa60 	bl	800b574 <scalbnf>
 800b0b4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b0b8:	e026      	b.n	800b108 <__kernel_rem_pio2f+0x1d8>
 800b0ba:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b0be:	3a01      	subs	r2, #1
 800b0c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b0c4:	a942      	add	r1, sp, #264	; 0x108
 800b0c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0ca:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800b0ce:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b0d2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b0d6:	eca0 0a01 	vstmia	r0!, {s0}
 800b0da:	ed9c 0a00 	vldr	s0, [ip]
 800b0de:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b0e2:	e796      	b.n	800b012 <__kernel_rem_pio2f+0xe2>
 800b0e4:	d107      	bne.n	800b0f6 <__kernel_rem_pio2f+0x1c6>
 800b0e6:	f10a 32ff 	add.w	r2, sl, #4294967295
 800b0ea:	a906      	add	r1, sp, #24
 800b0ec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b0f0:	ea4f 2b22 	mov.w	fp, r2, asr #8
 800b0f4:	e7c1      	b.n	800b07a <__kernel_rem_pio2f+0x14a>
 800b0f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b0fa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b102:	da2f      	bge.n	800b164 <__kernel_rem_pio2f+0x234>
 800b104:	f04f 0b00 	mov.w	fp, #0
 800b108:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b10c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b110:	f040 8098 	bne.w	800b244 <__kernel_rem_pio2f+0x314>
 800b114:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b118:	469c      	mov	ip, r3
 800b11a:	2200      	movs	r2, #0
 800b11c:	45bc      	cmp	ip, r7
 800b11e:	da48      	bge.n	800b1b2 <__kernel_rem_pio2f+0x282>
 800b120:	2a00      	cmp	r2, #0
 800b122:	d05f      	beq.n	800b1e4 <__kernel_rem_pio2f+0x2b4>
 800b124:	aa06      	add	r2, sp, #24
 800b126:	3c08      	subs	r4, #8
 800b128:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b12c:	2900      	cmp	r1, #0
 800b12e:	d07d      	beq.n	800b22c <__kernel_rem_pio2f+0x2fc>
 800b130:	4620      	mov	r0, r4
 800b132:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b136:	9301      	str	r3, [sp, #4]
 800b138:	f000 fa1c 	bl	800b574 <scalbnf>
 800b13c:	9b01      	ldr	r3, [sp, #4]
 800b13e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800b23c <__kernel_rem_pio2f+0x30c>
 800b142:	4619      	mov	r1, r3
 800b144:	2900      	cmp	r1, #0
 800b146:	f280 80af 	bge.w	800b2a8 <__kernel_rem_pio2f+0x378>
 800b14a:	4618      	mov	r0, r3
 800b14c:	2400      	movs	r4, #0
 800b14e:	2800      	cmp	r0, #0
 800b150:	f2c0 80d0 	blt.w	800b2f4 <__kernel_rem_pio2f+0x3c4>
 800b154:	a942      	add	r1, sp, #264	; 0x108
 800b156:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 800b15a:	4a36      	ldr	r2, [pc, #216]	; (800b234 <__kernel_rem_pio2f+0x304>)
 800b15c:	eddf 7a38 	vldr	s15, [pc, #224]	; 800b240 <__kernel_rem_pio2f+0x310>
 800b160:	2100      	movs	r1, #0
 800b162:	e0bb      	b.n	800b2dc <__kernel_rem_pio2f+0x3ac>
 800b164:	f04f 0b02 	mov.w	fp, #2
 800b168:	e78a      	b.n	800b080 <__kernel_rem_pio2f+0x150>
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	b948      	cbnz	r0, 800b182 <__kernel_rem_pio2f+0x252>
 800b16e:	b11a      	cbz	r2, 800b178 <__kernel_rem_pio2f+0x248>
 800b170:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 800b174:	601a      	str	r2, [r3, #0]
 800b176:	2201      	movs	r2, #1
 800b178:	f10e 0e01 	add.w	lr, lr, #1
 800b17c:	3304      	adds	r3, #4
 800b17e:	4610      	mov	r0, r2
 800b180:	e784      	b.n	800b08c <__kernel_rem_pio2f+0x15c>
 800b182:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 800b186:	601a      	str	r2, [r3, #0]
 800b188:	4602      	mov	r2, r0
 800b18a:	e7f5      	b.n	800b178 <__kernel_rem_pio2f+0x248>
 800b18c:	f10a 3cff 	add.w	ip, sl, #4294967295
 800b190:	ab06      	add	r3, sp, #24
 800b192:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800b196:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b19a:	aa06      	add	r2, sp, #24
 800b19c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 800b1a0:	e77d      	b.n	800b09e <__kernel_rem_pio2f+0x16e>
 800b1a2:	f10a 3cff 	add.w	ip, sl, #4294967295
 800b1a6:	ab06      	add	r3, sp, #24
 800b1a8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800b1ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b1b0:	e7f3      	b.n	800b19a <__kernel_rem_pio2f+0x26a>
 800b1b2:	a906      	add	r1, sp, #24
 800b1b4:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 800b1b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b1bc:	4302      	orrs	r2, r0
 800b1be:	e7ad      	b.n	800b11c <__kernel_rem_pio2f+0x1ec>
 800b1c0:	3001      	adds	r0, #1
 800b1c2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b1c6:	2a00      	cmp	r2, #0
 800b1c8:	d0fa      	beq.n	800b1c0 <__kernel_rem_pio2f+0x290>
 800b1ca:	a91a      	add	r1, sp, #104	; 0x68
 800b1cc:	eb0a 0208 	add.w	r2, sl, r8
 800b1d0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b1d4:	f10a 0301 	add.w	r3, sl, #1
 800b1d8:	eb0a 0100 	add.w	r1, sl, r0
 800b1dc:	4299      	cmp	r1, r3
 800b1de:	da04      	bge.n	800b1ea <__kernel_rem_pio2f+0x2ba>
 800b1e0:	468a      	mov	sl, r1
 800b1e2:	e70e      	b.n	800b002 <__kernel_rem_pio2f+0xd2>
 800b1e4:	9b04      	ldr	r3, [sp, #16]
 800b1e6:	2001      	movs	r0, #1
 800b1e8:	e7eb      	b.n	800b1c2 <__kernel_rem_pio2f+0x292>
 800b1ea:	9803      	ldr	r0, [sp, #12]
 800b1ec:	f8dd c004 	ldr.w	ip, [sp, #4]
 800b1f0:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b1f4:	9000      	str	r0, [sp, #0]
 800b1f6:	ee07 0a90 	vmov	s15, r0
 800b1fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1fe:	2000      	movs	r0, #0
 800b200:	ece2 7a01 	vstmia	r2!, {s15}
 800b204:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800b240 <__kernel_rem_pio2f+0x310>
 800b208:	4696      	mov	lr, r2
 800b20a:	4548      	cmp	r0, r9
 800b20c:	dd06      	ble.n	800b21c <__kernel_rem_pio2f+0x2ec>
 800b20e:	a842      	add	r0, sp, #264	; 0x108
 800b210:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800b214:	edc0 7a00 	vstr	s15, [r0]
 800b218:	3301      	adds	r3, #1
 800b21a:	e7df      	b.n	800b1dc <__kernel_rem_pio2f+0x2ac>
 800b21c:	ecfc 6a01 	vldmia	ip!, {s13}
 800b220:	ed3e 7a01 	vldmdb	lr!, {s14}
 800b224:	3001      	adds	r0, #1
 800b226:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b22a:	e7ee      	b.n	800b20a <__kernel_rem_pio2f+0x2da>
 800b22c:	3b01      	subs	r3, #1
 800b22e:	e779      	b.n	800b124 <__kernel_rem_pio2f+0x1f4>
 800b230:	0800bbc0 	.word	0x0800bbc0
 800b234:	0800bb94 	.word	0x0800bb94
 800b238:	43800000 	.word	0x43800000
 800b23c:	3b800000 	.word	0x3b800000
 800b240:	00000000 	.word	0x00000000
 800b244:	9b02      	ldr	r3, [sp, #8]
 800b246:	eeb0 0a48 	vmov.f32	s0, s16
 800b24a:	1b98      	subs	r0, r3, r6
 800b24c:	f000 f992 	bl	800b574 <scalbnf>
 800b250:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800b238 <__kernel_rem_pio2f+0x308>
 800b254:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b25c:	db1b      	blt.n	800b296 <__kernel_rem_pio2f+0x366>
 800b25e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800b23c <__kernel_rem_pio2f+0x30c>
 800b262:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b266:	aa06      	add	r2, sp, #24
 800b268:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b26c:	a906      	add	r1, sp, #24
 800b26e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b272:	3408      	adds	r4, #8
 800b274:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b278:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b27c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b280:	ee10 3a10 	vmov	r3, s0
 800b284:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800b288:	ee17 2a90 	vmov	r2, s15
 800b28c:	f10a 0301 	add.w	r3, sl, #1
 800b290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b294:	e74c      	b.n	800b130 <__kernel_rem_pio2f+0x200>
 800b296:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b29a:	aa06      	add	r2, sp, #24
 800b29c:	ee10 3a10 	vmov	r3, s0
 800b2a0:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800b2a4:	4653      	mov	r3, sl
 800b2a6:	e743      	b.n	800b130 <__kernel_rem_pio2f+0x200>
 800b2a8:	aa42      	add	r2, sp, #264	; 0x108
 800b2aa:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800b2ae:	aa06      	add	r2, sp, #24
 800b2b0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b2b4:	9201      	str	r2, [sp, #4]
 800b2b6:	ee07 2a90 	vmov	s15, r2
 800b2ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2be:	3901      	subs	r1, #1
 800b2c0:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b2c4:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b2c8:	edc0 7a00 	vstr	s15, [r0]
 800b2cc:	e73a      	b.n	800b144 <__kernel_rem_pio2f+0x214>
 800b2ce:	ecf2 6a01 	vldmia	r2!, {s13}
 800b2d2:	ecb6 7a01 	vldmia	r6!, {s14}
 800b2d6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b2da:	3101      	adds	r1, #1
 800b2dc:	42b9      	cmp	r1, r7
 800b2de:	dc01      	bgt.n	800b2e4 <__kernel_rem_pio2f+0x3b4>
 800b2e0:	428c      	cmp	r4, r1
 800b2e2:	daf4      	bge.n	800b2ce <__kernel_rem_pio2f+0x39e>
 800b2e4:	aa56      	add	r2, sp, #344	; 0x158
 800b2e6:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 800b2ea:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800b2ee:	3801      	subs	r0, #1
 800b2f0:	3401      	adds	r4, #1
 800b2f2:	e72c      	b.n	800b14e <__kernel_rem_pio2f+0x21e>
 800b2f4:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b2f6:	2a02      	cmp	r2, #2
 800b2f8:	dc0a      	bgt.n	800b310 <__kernel_rem_pio2f+0x3e0>
 800b2fa:	2a00      	cmp	r2, #0
 800b2fc:	dc61      	bgt.n	800b3c2 <__kernel_rem_pio2f+0x492>
 800b2fe:	d03c      	beq.n	800b37a <__kernel_rem_pio2f+0x44a>
 800b300:	9b00      	ldr	r3, [sp, #0]
 800b302:	f003 0007 	and.w	r0, r3, #7
 800b306:	b057      	add	sp, #348	; 0x15c
 800b308:	ecbd 8b04 	vpop	{d8-d9}
 800b30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b310:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b312:	2a03      	cmp	r2, #3
 800b314:	d1f4      	bne.n	800b300 <__kernel_rem_pio2f+0x3d0>
 800b316:	aa2e      	add	r2, sp, #184	; 0xb8
 800b318:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b31c:	4608      	mov	r0, r1
 800b31e:	461c      	mov	r4, r3
 800b320:	2c00      	cmp	r4, #0
 800b322:	f1a0 0004 	sub.w	r0, r0, #4
 800b326:	dc59      	bgt.n	800b3dc <__kernel_rem_pio2f+0x4ac>
 800b328:	4618      	mov	r0, r3
 800b32a:	2801      	cmp	r0, #1
 800b32c:	f1a1 0104 	sub.w	r1, r1, #4
 800b330:	dc64      	bgt.n	800b3fc <__kernel_rem_pio2f+0x4cc>
 800b332:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 800b240 <__kernel_rem_pio2f+0x310>
 800b336:	2b01      	cmp	r3, #1
 800b338:	dc70      	bgt.n	800b41c <__kernel_rem_pio2f+0x4ec>
 800b33a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800b33e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800b342:	f1bb 0f00 	cmp.w	fp, #0
 800b346:	d172      	bne.n	800b42e <__kernel_rem_pio2f+0x4fe>
 800b348:	edc5 6a00 	vstr	s13, [r5]
 800b34c:	ed85 7a01 	vstr	s14, [r5, #4]
 800b350:	edc5 7a02 	vstr	s15, [r5, #8]
 800b354:	e7d4      	b.n	800b300 <__kernel_rem_pio2f+0x3d0>
 800b356:	aa2e      	add	r2, sp, #184	; 0xb8
 800b358:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b35c:	ed91 7a00 	vldr	s14, [r1]
 800b360:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b364:	3b01      	subs	r3, #1
 800b366:	2b00      	cmp	r3, #0
 800b368:	daf5      	bge.n	800b356 <__kernel_rem_pio2f+0x426>
 800b36a:	f1bb 0f00 	cmp.w	fp, #0
 800b36e:	d001      	beq.n	800b374 <__kernel_rem_pio2f+0x444>
 800b370:	eef1 7a67 	vneg.f32	s15, s15
 800b374:	edc5 7a00 	vstr	s15, [r5]
 800b378:	e7c2      	b.n	800b300 <__kernel_rem_pio2f+0x3d0>
 800b37a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800b240 <__kernel_rem_pio2f+0x310>
 800b37e:	e7f2      	b.n	800b366 <__kernel_rem_pio2f+0x436>
 800b380:	aa2e      	add	r2, sp, #184	; 0xb8
 800b382:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800b386:	edd0 7a00 	vldr	s15, [r0]
 800b38a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b38e:	3901      	subs	r1, #1
 800b390:	2900      	cmp	r1, #0
 800b392:	daf5      	bge.n	800b380 <__kernel_rem_pio2f+0x450>
 800b394:	f1bb 0f00 	cmp.w	fp, #0
 800b398:	d017      	beq.n	800b3ca <__kernel_rem_pio2f+0x49a>
 800b39a:	eef1 7a47 	vneg.f32	s15, s14
 800b39e:	edc5 7a00 	vstr	s15, [r5]
 800b3a2:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800b3a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b3aa:	a82f      	add	r0, sp, #188	; 0xbc
 800b3ac:	2101      	movs	r1, #1
 800b3ae:	428b      	cmp	r3, r1
 800b3b0:	da0e      	bge.n	800b3d0 <__kernel_rem_pio2f+0x4a0>
 800b3b2:	f1bb 0f00 	cmp.w	fp, #0
 800b3b6:	d001      	beq.n	800b3bc <__kernel_rem_pio2f+0x48c>
 800b3b8:	eef1 7a67 	vneg.f32	s15, s15
 800b3bc:	edc5 7a01 	vstr	s15, [r5, #4]
 800b3c0:	e79e      	b.n	800b300 <__kernel_rem_pio2f+0x3d0>
 800b3c2:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 800b240 <__kernel_rem_pio2f+0x310>
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	e7e2      	b.n	800b390 <__kernel_rem_pio2f+0x460>
 800b3ca:	eef0 7a47 	vmov.f32	s15, s14
 800b3ce:	e7e6      	b.n	800b39e <__kernel_rem_pio2f+0x46e>
 800b3d0:	ecb0 7a01 	vldmia	r0!, {s14}
 800b3d4:	3101      	adds	r1, #1
 800b3d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b3da:	e7e8      	b.n	800b3ae <__kernel_rem_pio2f+0x47e>
 800b3dc:	edd0 7a00 	vldr	s15, [r0]
 800b3e0:	edd0 6a01 	vldr	s13, [r0, #4]
 800b3e4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b3e8:	3c01      	subs	r4, #1
 800b3ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b3ee:	ed80 7a00 	vstr	s14, [r0]
 800b3f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3f6:	edc0 7a01 	vstr	s15, [r0, #4]
 800b3fa:	e791      	b.n	800b320 <__kernel_rem_pio2f+0x3f0>
 800b3fc:	edd1 7a00 	vldr	s15, [r1]
 800b400:	edd1 6a01 	vldr	s13, [r1, #4]
 800b404:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b408:	3801      	subs	r0, #1
 800b40a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b40e:	ed81 7a00 	vstr	s14, [r1]
 800b412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b416:	edc1 7a01 	vstr	s15, [r1, #4]
 800b41a:	e786      	b.n	800b32a <__kernel_rem_pio2f+0x3fa>
 800b41c:	aa2e      	add	r2, sp, #184	; 0xb8
 800b41e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b422:	ed91 7a00 	vldr	s14, [r1]
 800b426:	3b01      	subs	r3, #1
 800b428:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b42c:	e783      	b.n	800b336 <__kernel_rem_pio2f+0x406>
 800b42e:	eef1 6a66 	vneg.f32	s13, s13
 800b432:	eeb1 7a47 	vneg.f32	s14, s14
 800b436:	edc5 6a00 	vstr	s13, [r5]
 800b43a:	ed85 7a01 	vstr	s14, [r5, #4]
 800b43e:	eef1 7a67 	vneg.f32	s15, s15
 800b442:	e785      	b.n	800b350 <__kernel_rem_pio2f+0x420>

0800b444 <__kernel_sinf>:
 800b444:	ee10 3a10 	vmov	r3, s0
 800b448:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b44c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b450:	da04      	bge.n	800b45c <__kernel_sinf+0x18>
 800b452:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b456:	ee17 3a90 	vmov	r3, s15
 800b45a:	b35b      	cbz	r3, 800b4b4 <__kernel_sinf+0x70>
 800b45c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b460:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b4b8 <__kernel_sinf+0x74>
 800b464:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b4bc <__kernel_sinf+0x78>
 800b468:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b46c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b4c0 <__kernel_sinf+0x7c>
 800b470:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b474:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b4c4 <__kernel_sinf+0x80>
 800b478:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b47c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b4c8 <__kernel_sinf+0x84>
 800b480:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b484:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b488:	b930      	cbnz	r0, 800b498 <__kernel_sinf+0x54>
 800b48a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b4cc <__kernel_sinf+0x88>
 800b48e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b492:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b496:	4770      	bx	lr
 800b498:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b49c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b4a0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b4a4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b4a8:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b4d0 <__kernel_sinf+0x8c>
 800b4ac:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b4b0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	2f2ec9d3 	.word	0x2f2ec9d3
 800b4bc:	b2d72f34 	.word	0xb2d72f34
 800b4c0:	3638ef1b 	.word	0x3638ef1b
 800b4c4:	b9500d01 	.word	0xb9500d01
 800b4c8:	3c088889 	.word	0x3c088889
 800b4cc:	be2aaaab 	.word	0xbe2aaaab
 800b4d0:	3e2aaaab 	.word	0x3e2aaaab

0800b4d4 <fabsf>:
 800b4d4:	ee10 3a10 	vmov	r3, s0
 800b4d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b4dc:	ee00 3a10 	vmov	s0, r3
 800b4e0:	4770      	bx	lr
	...

0800b4e4 <floorf>:
 800b4e4:	ee10 3a10 	vmov	r3, s0
 800b4e8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b4ec:	3a7f      	subs	r2, #127	; 0x7f
 800b4ee:	2a16      	cmp	r2, #22
 800b4f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b4f4:	dc2a      	bgt.n	800b54c <floorf+0x68>
 800b4f6:	2a00      	cmp	r2, #0
 800b4f8:	da11      	bge.n	800b51e <floorf+0x3a>
 800b4fa:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b55c <floorf+0x78>
 800b4fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b502:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b50a:	dd05      	ble.n	800b518 <floorf+0x34>
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	da23      	bge.n	800b558 <floorf+0x74>
 800b510:	4a13      	ldr	r2, [pc, #76]	; (800b560 <floorf+0x7c>)
 800b512:	2900      	cmp	r1, #0
 800b514:	bf18      	it	ne
 800b516:	4613      	movne	r3, r2
 800b518:	ee00 3a10 	vmov	s0, r3
 800b51c:	4770      	bx	lr
 800b51e:	4911      	ldr	r1, [pc, #68]	; (800b564 <floorf+0x80>)
 800b520:	4111      	asrs	r1, r2
 800b522:	420b      	tst	r3, r1
 800b524:	d0fa      	beq.n	800b51c <floorf+0x38>
 800b526:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b55c <floorf+0x78>
 800b52a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b52e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b536:	ddef      	ble.n	800b518 <floorf+0x34>
 800b538:	2b00      	cmp	r3, #0
 800b53a:	bfbe      	ittt	lt
 800b53c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b540:	fa40 f202 	asrlt.w	r2, r0, r2
 800b544:	189b      	addlt	r3, r3, r2
 800b546:	ea23 0301 	bic.w	r3, r3, r1
 800b54a:	e7e5      	b.n	800b518 <floorf+0x34>
 800b54c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b550:	d3e4      	bcc.n	800b51c <floorf+0x38>
 800b552:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b556:	4770      	bx	lr
 800b558:	2300      	movs	r3, #0
 800b55a:	e7dd      	b.n	800b518 <floorf+0x34>
 800b55c:	7149f2ca 	.word	0x7149f2ca
 800b560:	bf800000 	.word	0xbf800000
 800b564:	007fffff 	.word	0x007fffff

0800b568 <nanf>:
 800b568:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b570 <nanf+0x8>
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	7fc00000 	.word	0x7fc00000

0800b574 <scalbnf>:
 800b574:	ee10 3a10 	vmov	r3, s0
 800b578:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800b57c:	d025      	beq.n	800b5ca <scalbnf+0x56>
 800b57e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b582:	d302      	bcc.n	800b58a <scalbnf+0x16>
 800b584:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b588:	4770      	bx	lr
 800b58a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800b58e:	d122      	bne.n	800b5d6 <scalbnf+0x62>
 800b590:	4b2a      	ldr	r3, [pc, #168]	; (800b63c <scalbnf+0xc8>)
 800b592:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b640 <scalbnf+0xcc>
 800b596:	4298      	cmp	r0, r3
 800b598:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b59c:	db16      	blt.n	800b5cc <scalbnf+0x58>
 800b59e:	ee10 3a10 	vmov	r3, s0
 800b5a2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b5a6:	3a19      	subs	r2, #25
 800b5a8:	4402      	add	r2, r0
 800b5aa:	2afe      	cmp	r2, #254	; 0xfe
 800b5ac:	dd15      	ble.n	800b5da <scalbnf+0x66>
 800b5ae:	ee10 3a10 	vmov	r3, s0
 800b5b2:	eddf 7a24 	vldr	s15, [pc, #144]	; 800b644 <scalbnf+0xd0>
 800b5b6:	eddf 6a24 	vldr	s13, [pc, #144]	; 800b648 <scalbnf+0xd4>
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	eeb0 7a67 	vmov.f32	s14, s15
 800b5c0:	bfb8      	it	lt
 800b5c2:	eef0 7a66 	vmovlt.f32	s15, s13
 800b5c6:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b5ca:	4770      	bx	lr
 800b5cc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b64c <scalbnf+0xd8>
 800b5d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b5d4:	4770      	bx	lr
 800b5d6:	0dd2      	lsrs	r2, r2, #23
 800b5d8:	e7e6      	b.n	800b5a8 <scalbnf+0x34>
 800b5da:	2a00      	cmp	r2, #0
 800b5dc:	dd06      	ble.n	800b5ec <scalbnf+0x78>
 800b5de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b5e2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b5e6:	ee00 3a10 	vmov	s0, r3
 800b5ea:	4770      	bx	lr
 800b5ec:	f112 0f16 	cmn.w	r2, #22
 800b5f0:	da1a      	bge.n	800b628 <scalbnf+0xb4>
 800b5f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b5f6:	4298      	cmp	r0, r3
 800b5f8:	ee10 3a10 	vmov	r3, s0
 800b5fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b600:	dd0a      	ble.n	800b618 <scalbnf+0xa4>
 800b602:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b644 <scalbnf+0xd0>
 800b606:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800b648 <scalbnf+0xd4>
 800b60a:	eef0 7a40 	vmov.f32	s15, s0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	bf18      	it	ne
 800b612:	eeb0 0a47 	vmovne.f32	s0, s14
 800b616:	e7db      	b.n	800b5d0 <scalbnf+0x5c>
 800b618:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800b64c <scalbnf+0xd8>
 800b61c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800b650 <scalbnf+0xdc>
 800b620:	eef0 7a40 	vmov.f32	s15, s0
 800b624:	2b00      	cmp	r3, #0
 800b626:	e7f3      	b.n	800b610 <scalbnf+0x9c>
 800b628:	3219      	adds	r2, #25
 800b62a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b62e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b632:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b654 <scalbnf+0xe0>
 800b636:	ee07 3a10 	vmov	s14, r3
 800b63a:	e7c4      	b.n	800b5c6 <scalbnf+0x52>
 800b63c:	ffff3cb0 	.word	0xffff3cb0
 800b640:	4c000000 	.word	0x4c000000
 800b644:	7149f2ca 	.word	0x7149f2ca
 800b648:	f149f2ca 	.word	0xf149f2ca
 800b64c:	0da24260 	.word	0x0da24260
 800b650:	8da24260 	.word	0x8da24260
 800b654:	33000000 	.word	0x33000000

0800b658 <_init>:
 800b658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b65a:	bf00      	nop
 800b65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b65e:	bc08      	pop	{r3}
 800b660:	469e      	mov	lr, r3
 800b662:	4770      	bx	lr

0800b664 <_fini>:
 800b664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b666:	bf00      	nop
 800b668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b66a:	bc08      	pop	{r3}
 800b66c:	469e      	mov	lr, r3
 800b66e:	4770      	bx	lr
