
DCM_APP2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006a8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  0800083c  0800083c  0001083c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000848  08000848  00010850  2**0
                  CONTENTS
  4 .ARM          00000000  08000848  08000848  00010850  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000848  08000850  00010850  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000848  08000848  00010848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800084c  0800084c  0001084c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010850  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000000  08000850  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08000850  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010850  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012ae  00000000  00000000  00010880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000662  00000000  00000000  00011b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00012190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000178  00000000  00000000  00012370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000013e4  00000000  00000000  000124e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000e29  00000000  00000000  000138cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000951e  00000000  00000000  000146f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001dc13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005b4  00000000  00000000  0001dc64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000824 	.word	0x08000824

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000824 	.word	0x08000824

080001d4 <EXTI0_IRQHandler>:
{
	EXTI_CallBack[(copy_EXTILine->EXTI_LINE_NUM)] = Copy_pvCallBackFunc;
}

void EXTI0_IRQHandler(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	EXTI_CallBack[EXTI_Line0]();
 80001d8:	4b05      	ldr	r3, [pc, #20]	; (80001f0 <EXTI0_IRQHandler+0x1c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4798      	blx	r3
	/*	Clear pending Bit  */
	SET_BIT(EXTI->PR, EXTI_Line0);
 80001de:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <EXTI0_IRQHandler+0x20>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a04      	ldr	r2, [pc, #16]	; (80001f4 <EXTI0_IRQHandler+0x20>)
 80001e4:	f043 0301 	orr.w	r3, r3, #1
 80001e8:	6153      	str	r3, [r2, #20]
}
 80001ea:	bf00      	nop
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	2000001c 	.word	0x2000001c
 80001f4:	40013c00 	.word	0x40013c00

080001f8 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	EXTI_CallBack[EXTI_Line1]();
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <EXTI1_IRQHandler+0x1c>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	4798      	blx	r3
	/*	Clear pending Bit  */
	SET_BIT(EXTI->PR, EXTI_Line1);
 8000202:	4b05      	ldr	r3, [pc, #20]	; (8000218 <EXTI1_IRQHandler+0x20>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	4a04      	ldr	r2, [pc, #16]	; (8000218 <EXTI1_IRQHandler+0x20>)
 8000208:	f043 0302 	orr.w	r3, r3, #2
 800020c:	6153      	str	r3, [r2, #20]
}
 800020e:	bf00      	nop
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	2000001c 	.word	0x2000001c
 8000218:	40013c00 	.word	0x40013c00

0800021c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
	EXTI_CallBack[EXTI_Line2]();
 8000220:	4b05      	ldr	r3, [pc, #20]	; (8000238 <EXTI2_IRQHandler+0x1c>)
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	4798      	blx	r3
	/*	Clear pending Bit  */
	SET_BIT(EXTI->PR, EXTI_Line2);
 8000226:	4b05      	ldr	r3, [pc, #20]	; (800023c <EXTI2_IRQHandler+0x20>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a04      	ldr	r2, [pc, #16]	; (800023c <EXTI2_IRQHandler+0x20>)
 800022c:	f043 0304 	orr.w	r3, r3, #4
 8000230:	6153      	str	r3, [r2, #20]
}
 8000232:	bf00      	nop
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	2000001c 	.word	0x2000001c
 800023c:	40013c00 	.word	0x40013c00

08000240 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
	EXTI_CallBack[EXTI_Line3]();
 8000244:	4b05      	ldr	r3, [pc, #20]	; (800025c <EXTI3_IRQHandler+0x1c>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	4798      	blx	r3
	/*	Clear pending Bit  */
	SET_BIT(EXTI->PR, EXTI_Line3);
 800024a:	4b05      	ldr	r3, [pc, #20]	; (8000260 <EXTI3_IRQHandler+0x20>)
 800024c:	695b      	ldr	r3, [r3, #20]
 800024e:	4a04      	ldr	r2, [pc, #16]	; (8000260 <EXTI3_IRQHandler+0x20>)
 8000250:	f043 0308 	orr.w	r3, r3, #8
 8000254:	6153      	str	r3, [r2, #20]
}
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	2000001c 	.word	0x2000001c
 8000260:	40013c00 	.word	0x40013c00

08000264 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	EXTI_CallBack[EXTI_Line4]();
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <EXTI4_IRQHandler+0x1c>)
 800026a:	691b      	ldr	r3, [r3, #16]
 800026c:	4798      	blx	r3
	/*	Clear pending Bit  */
	SET_BIT(EXTI->PR, EXTI_Line4);
 800026e:	4b05      	ldr	r3, [pc, #20]	; (8000284 <EXTI4_IRQHandler+0x20>)
 8000270:	695b      	ldr	r3, [r3, #20]
 8000272:	4a04      	ldr	r2, [pc, #16]	; (8000284 <EXTI4_IRQHandler+0x20>)
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6153      	str	r3, [r2, #20]
}
 800027a:	bf00      	nop
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	2000001c 	.word	0x2000001c
 8000284:	40013c00 	.word	0x40013c00

08000288 <PORT_voidInit>:
#include"PORT_private.h"
#include"PORT_config.h"
#include"PORT_interface.h"

void PORT_voidInit(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
	
	GPIOA_MODER = GPIOA_Mode;
 800028c:	4b27      	ldr	r3, [pc, #156]	; (800032c <PORT_voidInit+0xa4>)
 800028e:	4a28      	ldr	r2, [pc, #160]	; (8000330 <PORT_voidInit+0xa8>)
 8000290:	601a      	str	r2, [r3, #0]
	GPIOB_MODER = GPIOB_Mode;
 8000292:	4b28      	ldr	r3, [pc, #160]	; (8000334 <PORT_voidInit+0xac>)
 8000294:	4a28      	ldr	r2, [pc, #160]	; (8000338 <PORT_voidInit+0xb0>)
 8000296:	601a      	str	r2, [r3, #0]
	GPIOC_MODER = GPIOC_Mode;
 8000298:	4b28      	ldr	r3, [pc, #160]	; (800033c <PORT_voidInit+0xb4>)
 800029a:	f04f 42a8 	mov.w	r2, #1409286144	; 0x54000000
 800029e:	601a      	str	r2, [r3, #0]
	
	GPIOA_OTYPER = GPIOA_Output_Type ;
 80002a0:	4b27      	ldr	r3, [pc, #156]	; (8000340 <PORT_voidInit+0xb8>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
	GPIOB_OTYPER = GPIOB_Output_Type ;
 80002a6:	4b27      	ldr	r3, [pc, #156]	; (8000344 <PORT_voidInit+0xbc>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	601a      	str	r2, [r3, #0]
	GPIOC_OTYPER = GPIOC_Output_Type ;
 80002ac:	4b26      	ldr	r3, [pc, #152]	; (8000348 <PORT_voidInit+0xc0>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
	
	GPIOA_OSPEEDR = GPIOA_Speed;
 80002b2:	4b26      	ldr	r3, [pc, #152]	; (800034c <PORT_voidInit+0xc4>)
 80002b4:	4a26      	ldr	r2, [pc, #152]	; (8000350 <PORT_voidInit+0xc8>)
 80002b6:	601a      	str	r2, [r3, #0]
	GPIOB_OSPEEDR = GPIOB_Speed;
 80002b8:	4b26      	ldr	r3, [pc, #152]	; (8000354 <PORT_voidInit+0xcc>)
 80002ba:	4a1f      	ldr	r2, [pc, #124]	; (8000338 <PORT_voidInit+0xb0>)
 80002bc:	601a      	str	r2, [r3, #0]
	GPIOC_OSPEEDR = GPIOC_Speed;
 80002be:	4b26      	ldr	r3, [pc, #152]	; (8000358 <PORT_voidInit+0xd0>)
 80002c0:	f04f 42a8 	mov.w	r2, #1409286144	; 0x54000000
 80002c4:	601a      	str	r2, [r3, #0]
	
	GPIOA_PUPDR = GPIOA_PUPD;
 80002c6:	4b25      	ldr	r3, [pc, #148]	; (800035c <PORT_voidInit+0xd4>)
 80002c8:	4a25      	ldr	r2, [pc, #148]	; (8000360 <PORT_voidInit+0xd8>)
 80002ca:	601a      	str	r2, [r3, #0]
	GPIOB_PUPDR = GPIOB_PUPD;
 80002cc:	4b25      	ldr	r3, [pc, #148]	; (8000364 <PORT_voidInit+0xdc>)
 80002ce:	4a1a      	ldr	r2, [pc, #104]	; (8000338 <PORT_voidInit+0xb0>)
 80002d0:	601a      	str	r2, [r3, #0]
	GPIOC_PUPDR = GPIOC_PUPD;
 80002d2:	4b25      	ldr	r3, [pc, #148]	; (8000368 <PORT_voidInit+0xe0>)
 80002d4:	f04f 42a8 	mov.w	r2, #1409286144	; 0x54000000
 80002d8:	601a      	str	r2, [r3, #0]
	

    
    GPIOA_AFRL|=(GPIOA_AF<< GPIOx_AFRL0);
 80002da:	4b24      	ldr	r3, [pc, #144]	; (800036c <PORT_voidInit+0xe4>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4a23      	ldr	r2, [pc, #140]	; (800036c <PORT_voidInit+0xe4>)
 80002e0:	f043 33bb 	orr.w	r3, r3, #3149642683	; 0xbbbbbbbb
 80002e4:	6013      	str	r3, [r2, #0]
	GPIOB_AFRL|=(GPIOB_AF<< GPIOx_AFRL0);
 80002e6:	4b22      	ldr	r3, [pc, #136]	; (8000370 <PORT_voidInit+0xe8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a21      	ldr	r2, [pc, #132]	; (8000370 <PORT_voidInit+0xe8>)
 80002ec:	f043 33bb 	orr.w	r3, r3, #3149642683	; 0xbbbbbbbb
 80002f0:	6013      	str	r3, [r2, #0]
	GPIOC_AFRL|=(GPIOC_AF<< GPIOx_AFRL0);
 80002f2:	4b20      	ldr	r3, [pc, #128]	; (8000374 <PORT_voidInit+0xec>)
 80002f4:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <PORT_voidInit+0xec>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	6013      	str	r3, [r2, #0]
								
    GPIOA_AFRH|= (GPIOA_AF>> 32);
 80002fa:	4b1f      	ldr	r3, [pc, #124]	; (8000378 <PORT_voidInit+0xf0>)
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	491e      	ldr	r1, [pc, #120]	; (8000378 <PORT_voidInit+0xf0>)
 8000300:	4b1e      	ldr	r3, [pc, #120]	; (800037c <PORT_voidInit+0xf4>)
 8000302:	4313      	orrs	r3, r2
 8000304:	600b      	str	r3, [r1, #0]
	GPIOB_AFRH|= (GPIOB_AF>> 32);
 8000306:	4b1e      	ldr	r3, [pc, #120]	; (8000380 <PORT_voidInit+0xf8>)
 8000308:	681a      	ldr	r2, [r3, #0]
 800030a:	491d      	ldr	r1, [pc, #116]	; (8000380 <PORT_voidInit+0xf8>)
 800030c:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <PORT_voidInit+0xfc>)
 800030e:	4313      	orrs	r3, r2
 8000310:	600b      	str	r3, [r1, #0]
	GPIOC_AFRH|= (GPIOC_AF>> 32);
 8000312:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <PORT_voidInit+0x100>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4a1c      	ldr	r2, [pc, #112]	; (8000388 <PORT_voidInit+0x100>)
 8000318:	f043 433b 	orr.w	r3, r3, #3137339392	; 0xbb000000
 800031c:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 8000320:	6013      	str	r3, [r2, #0]
	
	
}
 8000322:	bf00      	nop
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr
 800032c:	40020000 	.word	0x40020000
 8000330:	69695550 	.word	0x69695550
 8000334:	40020400 	.word	0x40020400
 8000338:	55155555 	.word	0x55155555
 800033c:	40020800 	.word	0x40020800
 8000340:	40020004 	.word	0x40020004
 8000344:	40020404 	.word	0x40020404
 8000348:	40020804 	.word	0x40020804
 800034c:	40020008 	.word	0x40020008
 8000350:	41555555 	.word	0x41555555
 8000354:	40020408 	.word	0x40020408
 8000358:	40020808 	.word	0x40020808
 800035c:	4002000c 	.word	0x4002000c
 8000360:	65555555 	.word	0x65555555
 8000364:	4002040c 	.word	0x4002040c
 8000368:	4002080c 	.word	0x4002080c
 800036c:	40020020 	.word	0x40020020
 8000370:	40020420 	.word	0x40020420
 8000374:	40020820 	.word	0x40020820
 8000378:	40020024 	.word	0x40020024
 800037c:	b00bb77b 	.word	0xb00bb77b
 8000380:	40020424 	.word	0x40020424
 8000384:	bbbb0bbb 	.word	0xbbbb0bbb
 8000388:	40020824 	.word	0x40020824

0800038c <RCC_voidSystemClockInit>:
#include"RCC_config.h"
#include"RCC_interface.h"


void	RCC_voidSystemClockInit(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0

    /******************MCO1,2 Prescaler*************/
  	RCC->CFGR|=(Microcontroller_Clk1_Prescaler<<RCC_CFGR_MCO1PRE0);
 8000390:	4b37      	ldr	r3, [pc, #220]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000392:	689b      	ldr	r3, [r3, #8]
 8000394:	4a36      	ldr	r2, [pc, #216]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000396:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800039a:	6093      	str	r3, [r2, #8]
	RCC->CFGR|=(Microcontroller_Clk2_Prescaler<<RCC_CFGR_MCO2PRE0);
 800039c:	4b34      	ldr	r3, [pc, #208]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800039e:	689b      	ldr	r3, [r3, #8]
 80003a0:	4a33      	ldr	r2, [pc, #204]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80003a6:	6093      	str	r3, [r2, #8]

    /******************MCO1,2 Source Selection*************/
	RCC->CFGR|=(Microcontroller_Clk_Output1<<RCC_CFGR_MCO10);
 80003a8:	4b31      	ldr	r3, [pc, #196]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	4a30      	ldr	r2, [pc, #192]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003b2:	6093      	str	r3, [r2, #8]
  	RCC->CFGR|=(Microcontroller_Clk_Output2<<RCC_CFGR_MCO20);
 80003b4:	4b2e      	ldr	r3, [pc, #184]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003b6:	4a2e      	ldr	r2, [pc, #184]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003b8:	689b      	ldr	r3, [r3, #8]
 80003ba:	6093      	str	r3, [r2, #8]


    /*************** Clock Security System ***************/
  	RCC->CR|=(RCC_u8CSSON<<RCC_CR_CSSON);
 80003bc:	4b2c      	ldr	r3, [pc, #176]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a2b      	ldr	r2, [pc, #172]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003c6:	6013      	str	r3, [r2, #0]

	/*************** Clock Source Switch ***************/
  	RCC->CFGR|=(System_Clk_Source<<RCC_CFGR_SW0);
 80003c8:	4b29      	ldr	r3, [pc, #164]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003ca:	4a29      	ldr	r2, [pc, #164]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003cc:	689b      	ldr	r3, [r3, #8]
 80003ce:	6093      	str	r3, [r2, #8]

	/****************** AHB Prescaler ******************/
  	RCC->CFGR|=(RCC_u8AHB_PRESCALER<<RCC_CFGR_HPRE0);
 80003d0:	4b27      	ldr	r3, [pc, #156]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003d2:	4a27      	ldr	r2, [pc, #156]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	6093      	str	r3, [r2, #8]


	/****************** APB1 Prescaler ******************/
  	RCC->CFGR|=(RCC_u8APB1_PRESCALER<<RCC_CFGR_PPRE10);
 80003d8:	4b25      	ldr	r3, [pc, #148]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003da:	4a25      	ldr	r2, [pc, #148]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	6093      	str	r3, [r2, #8]
	/****************** APB2 Prescaler ******************/
	
  	RCC->CFGR|=(RCC_u8APB2_PRESCALER<<RCC_CFGR_PPRE20);
 80003e0:	4b23      	ldr	r3, [pc, #140]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003e2:	4a23      	ldr	r2, [pc, #140]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	6093      	str	r3, [r2, #8]



	
	#if RCC_u8PLL_Mode==RCC_u8Clk_Enable
  	RCC->PLLCFGR=0;
 80003e8:	4b21      	ldr	r3, [pc, #132]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	605a      	str	r2, [r3, #4]
  	RCC->PLLCFGR|=(PLL_InClk_Division_Factor<<RCC_PLLCFGR_PLLM0);
 80003ee:	4b20      	ldr	r3, [pc, #128]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	4a1f      	ldr	r2, [pc, #124]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003f4:	f043 0302 	orr.w	r3, r3, #2
 80003f8:	6053      	str	r3, [r2, #4]
  	RCC->PLLCFGR|=(PLL_VCO_Multiplication_Factor<<RCC_PLLCFGR_PLLN0);
 80003fa:	4b1d      	ldr	r3, [pc, #116]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	4a1c      	ldr	r2, [pc, #112]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000400:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000404:	6053      	str	r3, [r2, #4]
  	RCC->PLLCFGR|=(PLL_MainClk_Division_Factor<<RCC_PLLCFGR_PLLP0);
 8000406:	4b1a      	ldr	r3, [pc, #104]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000408:	685b      	ldr	r3, [r3, #4]
 800040a:	4a19      	ldr	r2, [pc, #100]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800040c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000410:	6053      	str	r3, [r2, #4]
  	RCC->PLLCFGR|=(PLL_Clk_Source<<RCC_PLLCFGR_PLLSRC);
 8000412:	4b17      	ldr	r3, [pc, #92]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000414:	4a16      	ldr	r2, [pc, #88]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	6053      	str	r3, [r2, #4]
  	RCC->PLLCFGR|=(PLL_USB_OTG_Division_Factor<<RCC_PLLCFGR_PLLQ0);
 800041a:	4b15      	ldr	r3, [pc, #84]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	4a14      	ldr	r2, [pc, #80]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000420:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000424:	6053      	str	r3, [r2, #4]

	
  	RCC->CR|=(RCC_u8PLL_Mode<<RCC_CR_PLLON);
 8000426:	4b12      	ldr	r3, [pc, #72]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4a11      	ldr	r2, [pc, #68]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800042c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000430:	6013      	str	r3, [r2, #0]

	while(!GET_BIT(RCC->CR,RCC_CR_PLLRDY));
 8000432:	bf00      	nop
 8000434:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000436:	681b      	ldr	r3, [r3, #0]

	#endif
	
	#if RCC_u8HSEON_Mode==RCC_u8Clk_Enable
	/*************** Clock By Pass Enable ***************/
  	RCC->CR|=(RCC_u8HSEPYB<<RCC_CR_HSEBYP);
 8000438:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800043a:	4a0d      	ldr	r2, [pc, #52]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	6013      	str	r3, [r2, #0]
  	RCC->CR|=(RCC_u8HSEON_Mode<<RCC_CR_HSEON);
 8000440:	4b0b      	ldr	r3, [pc, #44]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a0a      	ldr	r2, [pc, #40]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800044a:	6013      	str	r3, [r2, #0]

	while(!GET_BIT(RCC->CR,RCC_CR_HSIRDY));
 800044c:	bf00      	nop
 800044e:	4b08      	ldr	r3, [pc, #32]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000450:	681b      	ldr	r3, [r3, #0]

    #endif
	
	#if RCC_u8HSION_Mode==RCC_u8Clk_Enable
  	RCC->CR|=(RCC_u8HSION_Mode<<RCC_CR_HSION);
 8000452:	4b07      	ldr	r3, [pc, #28]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a06      	ldr	r2, [pc, #24]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	6013      	str	r3, [r2, #0]

	while(!GET_BIT(RCC->CR,RCC_CR_HSERDY));
 800045e:	bf00      	nop
 8000460:	4b03      	ldr	r3, [pc, #12]	; (8000470 <RCC_voidSystemClockInit+0xe4>)
 8000462:	681b      	ldr	r3, [r3, #0]

    #endif	
	
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	40023800 	.word	0x40023800

08000474 <RCC_voidPeripheralClockEnable>:
  
u8	RCC_voidPeripheralClockEnable(u8 RCC_u8CopyBus,Peripherals_t RCC_u8CopyPeripheral)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	460a      	mov	r2, r1
 800047e:	71fb      	strb	r3, [r7, #7]
 8000480:	4613      	mov	r3, r2
 8000482:	71bb      	strb	r3, [r7, #6]
	u8 Local_u8Error=OK;
 8000484:	2301      	movs	r3, #1
 8000486:	73fb      	strb	r3, [r7, #15]
	if (RCC_u8CopyPeripheral<32)
 8000488:	79bb      	ldrb	r3, [r7, #6]
 800048a:	2b1f      	cmp	r3, #31
 800048c:	d83d      	bhi.n	800050a <RCC_voidPeripheralClockEnable+0x96>
	{
		switch(RCC_u8CopyBus)
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	2b03      	cmp	r3, #3
 8000492:	d837      	bhi.n	8000504 <RCC_voidPeripheralClockEnable+0x90>
 8000494:	a201      	add	r2, pc, #4	; (adr r2, 800049c <RCC_voidPeripheralClockEnable+0x28>)
 8000496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049a:	bf00      	nop
 800049c:	080004ad 	.word	0x080004ad
 80004a0:	080004c3 	.word	0x080004c3
 80004a4:	080004d9 	.word	0x080004d9
 80004a8:	080004ef 	.word	0x080004ef
		{
			case RCC_AHB1: SET_BIT(RCC->AHB1ENR,RCC_u8CopyPeripheral);break;
 80004ac:	4b1b      	ldr	r3, [pc, #108]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b0:	79ba      	ldrb	r2, [r7, #6]
 80004b2:	2101      	movs	r1, #1
 80004b4:	fa01 f202 	lsl.w	r2, r1, r2
 80004b8:	4611      	mov	r1, r2
 80004ba:	4a18      	ldr	r2, [pc, #96]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004bc:	430b      	orrs	r3, r1
 80004be:	6313      	str	r3, [r2, #48]	; 0x30
 80004c0:	e025      	b.n	800050e <RCC_voidPeripheralClockEnable+0x9a>
			case RCC_AHB2: SET_BIT(RCC->AHB2ENR,RCC_u8CopyPeripheral);break;
 80004c2:	4b16      	ldr	r3, [pc, #88]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004c6:	79ba      	ldrb	r2, [r7, #6]
 80004c8:	2101      	movs	r1, #1
 80004ca:	fa01 f202 	lsl.w	r2, r1, r2
 80004ce:	4611      	mov	r1, r2
 80004d0:	4a12      	ldr	r2, [pc, #72]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004d2:	430b      	orrs	r3, r1
 80004d4:	6353      	str	r3, [r2, #52]	; 0x34
 80004d6:	e01a      	b.n	800050e <RCC_voidPeripheralClockEnable+0x9a>
			case RCC_APB1: SET_BIT(RCC->APB1ENR,RCC_u8CopyPeripheral);break;
 80004d8:	4b10      	ldr	r3, [pc, #64]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004dc:	79ba      	ldrb	r2, [r7, #6]
 80004de:	2101      	movs	r1, #1
 80004e0:	fa01 f202 	lsl.w	r2, r1, r2
 80004e4:	4611      	mov	r1, r2
 80004e6:	4a0d      	ldr	r2, [pc, #52]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004e8:	430b      	orrs	r3, r1
 80004ea:	6413      	str	r3, [r2, #64]	; 0x40
 80004ec:	e00f      	b.n	800050e <RCC_voidPeripheralClockEnable+0x9a>
			case RCC_APB2: SET_BIT(RCC->APB2ENR,RCC_u8CopyPeripheral);break;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004f2:	79ba      	ldrb	r2, [r7, #6]
 80004f4:	2101      	movs	r1, #1
 80004f6:	fa01 f202 	lsl.w	r2, r1, r2
 80004fa:	4611      	mov	r1, r2
 80004fc:	4a07      	ldr	r2, [pc, #28]	; (800051c <RCC_voidPeripheralClockEnable+0xa8>)
 80004fe:	430b      	orrs	r3, r1
 8000500:	6453      	str	r3, [r2, #68]	; 0x44
 8000502:	e004      	b.n	800050e <RCC_voidPeripheralClockEnable+0x9a>
			default : Local_u8Error =NOK;
 8000504:	2300      	movs	r3, #0
 8000506:	73fb      	strb	r3, [r7, #15]
 8000508:	e001      	b.n	800050e <RCC_voidPeripheralClockEnable+0x9a>
			
	}
	else
	{
		
		Local_u8Error =NOK;
 800050a:	2300      	movs	r3, #0
 800050c:	73fb      	strb	r3, [r7, #15]
		
	}
		
		
	return Local_u8Error;
 800050e:	7bfb      	ldrb	r3, [r7, #15]
	
	
}
 8000510:	4618      	mov	r0, r3
 8000512:	3714      	adds	r7, #20
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	40023800 	.word	0x40023800

08000520 <STK_voidInit>:


static void (*STK_CallBack)(void);
static u8 STK_u8ModeOFInterval;

void STK_voidInit(void){
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

	/*Disable the Timer*/
	CLEAR_BIT(STK->CTRL,ENABLE);
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <STK_voidInit+0x34>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a0a      	ldr	r2, [pc, #40]	; (8000554 <STK_voidInit+0x34>)
 800052a:	f023 0301 	bic.w	r3, r3, #1
 800052e:	6013      	str	r3, [r2, #0]

	/*Disable the Timer Interrupt*/
	CLEAR_BIT(STK->CTRL,TICKINT);
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <STK_voidInit+0x34>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a07      	ldr	r2, [pc, #28]	; (8000554 <STK_voidInit+0x34>)
 8000536:	f023 0302 	bic.w	r3, r3, #2
 800053a:	6013      	str	r3, [r2, #0]

	/*Choosing Systick Clock Source*/
	#if STK_CLK_SOURCE==STK_AHB_DIV_8
		CLEAR_BIT(STK->CTRL,CLKSOURCE);
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <STK_voidInit+0x34>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a04      	ldr	r2, [pc, #16]	; (8000554 <STK_voidInit+0x34>)
 8000542:	f023 0304 	bic.w	r3, r3, #4
 8000546:	6013      	str	r3, [r2, #0]
	#elif STK_CLK_SOURCE==STK_AHB
	    SET_BIT(STK->CTRL,CLKSOURCE);
	
	#endif

}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	e000e010 	.word	0xe000e010

08000558 <SysTick_Handler>:
{
	return STK->VAL;
}


void SysTick_Handler(void){
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0

	u8 Local_u8Temporary;

	if(STK_u8ModeOFInterval == STK_SINGLE_INTERVAL)
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <SysTick_Handler+0x50>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d111      	bne.n	800058a <SysTick_Handler+0x32>
	{
		/*Disable Systick Interrupt*/
		CLEAR_BIT(STK->CTRL, TICKINT);
 8000566:	4b11      	ldr	r3, [pc, #68]	; (80005ac <SysTick_Handler+0x54>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a10      	ldr	r2, [pc, #64]	; (80005ac <SysTick_Handler+0x54>)
 800056c:	f023 0302 	bic.w	r3, r3, #2
 8000570:	6013      	str	r3, [r2, #0]

		/*Stop Timer*/
		CLEAR_BIT(STK->CTRL, ENABLE);
 8000572:	4b0e      	ldr	r3, [pc, #56]	; (80005ac <SysTick_Handler+0x54>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4a0d      	ldr	r2, [pc, #52]	; (80005ac <SysTick_Handler+0x54>)
 8000578:	f023 0301 	bic.w	r3, r3, #1
 800057c:	6013      	str	r3, [r2, #0]

		/*Clear LOAD , VAL Registers to stop reload*/
		STK->LOAD=0;
 800057e:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <SysTick_Handler+0x54>)
 8000580:	2200      	movs	r2, #0
 8000582:	605a      	str	r2, [r3, #4]
		STK->VAL=0;
 8000584:	4b09      	ldr	r3, [pc, #36]	; (80005ac <SysTick_Handler+0x54>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]


	}

	/*Call Back Notification*/
	STK_CallBack();
 800058a:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <SysTick_Handler+0x58>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4798      	blx	r3

	/*Clear Interrupt Flag by Reading it*/
	Local_u8Temporary=GET_BIT(STK->CTRL, COUNTFLAG);
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <SysTick_Handler+0x54>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	0c1b      	lsrs	r3, r3, #16
 8000596:	b2db      	uxtb	r3, r3
 8000598:	f003 0301 	and.w	r3, r3, #1
 800059c:	71fb      	strb	r3, [r7, #7]
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000060 	.word	0x20000060
 80005ac:	e000e010 	.word	0xe000e010
 80005b0:	2000005c 	.word	0x2000005c

080005b4 <USART_voidInit>:
void (*USART1_CallBack)(void);
void (*USART2_CallBack)(void);
void (*USART6_CallBack)(void);

void USART_voidInit(USART_InitType *A_InitStruct,USART_ClockInitTypeDef *A_ClockInitStruct,USART_t *USARTx)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	/* Set the Baud Rate */
	USARTx->BRR = A_InitStruct->BaudRate;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	609a      	str	r2, [r3, #8]


	USARTx->CR1 = (A_InitStruct->Oversampling << USART_CR1_OVER8)    |
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	7a5b      	ldrb	r3, [r3, #9]
 80005cc:	03da      	lsls	r2, r3, #15
			(A_InitStruct->DataWidth <<USART_CR1_M)                  |
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	031b      	lsls	r3, r3, #12
	USARTx->CR1 = (A_InitStruct->Oversampling << USART_CR1_OVER8)    |
 80005d4:	431a      	orrs	r2, r3
			(A_InitStruct->Parity_Enable <<USART_CR1_PCE)            |
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	799b      	ldrb	r3, [r3, #6]
 80005da:	029b      	lsls	r3, r3, #10
			(A_InitStruct->DataWidth <<USART_CR1_M)                  |
 80005dc:	431a      	orrs	r2, r3
			(A_InitStruct->Parity_Selection <<USART_CR1_PS)          ;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	79db      	ldrb	r3, [r3, #7]
 80005e2:	025b      	lsls	r3, r3, #9
			(A_InitStruct->Parity_Enable <<USART_CR1_PCE)            |
 80005e4:	4313      	orrs	r3, r2
 80005e6:	461a      	mov	r2, r3
	USARTx->CR1 = (A_InitStruct->Oversampling << USART_CR1_OVER8)    |
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	60da      	str	r2, [r3, #12]

	switch (A_InitStruct->TransferDirection)
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	7a1b      	ldrb	r3, [r3, #8]
 80005f0:	2b02      	cmp	r3, #2
 80005f2:	d014      	beq.n	800061e <USART_voidInit+0x6a>
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	dc1f      	bgt.n	8000638 <USART_voidInit+0x84>
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d002      	beq.n	8000602 <USART_voidInit+0x4e>
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d007      	beq.n	8000610 <USART_voidInit+0x5c>
 8000600:	e01a      	b.n	8000638 <USART_voidInit+0x84>
	{
	case USART_TX:               SET_BIT(USARTx->CR1, USART_CR1_TE); break;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	f043 0208 	orr.w	r2, r3, #8
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	e013      	b.n	8000638 <USART_voidInit+0x84>
	case USART_RX:               SET_BIT(USARTx->CR1, USART_CR1_RE); break;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	f043 0204 	orr.w	r2, r3, #4
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	e00c      	b.n	8000638 <USART_voidInit+0x84>
	case USART_TX_RX:            SET_BIT(USARTx->CR1, USART_CR1_TE);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	68db      	ldr	r3, [r3, #12]
 8000622:	f043 0208 	orr.w	r2, r3, #8
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	60da      	str	r2, [r3, #12]
	                             SET_BIT(USARTx->CR1, USART_CR1_RE); break;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	68db      	ldr	r3, [r3, #12]
 800062e:	f043 0204 	orr.w	r2, r3, #4
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	bf00      	nop
	}

	USARTx->CR2 =  (A_InitStruct->StopBits<<USART_CR2_STOP)	         |
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	795b      	ldrb	r3, [r3, #5]
 800063c:	031a      	lsls	r2, r3, #12
			(A_ClockInitStruct->ClockOutput <<USART_CR2_CLKEN)       |
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	02db      	lsls	r3, r3, #11
	USARTx->CR2 =  (A_InitStruct->StopBits<<USART_CR2_STOP)	         |
 8000644:	431a      	orrs	r2, r3
			(A_ClockInitStruct->ClockPhase <<USART_CR2_CPHA)         |
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	789b      	ldrb	r3, [r3, #2]
 800064a:	025b      	lsls	r3, r3, #9
			(A_ClockInitStruct->ClockOutput <<USART_CR2_CLKEN)       |
 800064c:	431a      	orrs	r2, r3
			(A_ClockInitStruct->ClockPolarity <<USART_CR2_CPOL)      ;
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	785b      	ldrb	r3, [r3, #1]
 8000652:	029b      	lsls	r3, r3, #10
			(A_ClockInitStruct->ClockPhase <<USART_CR2_CPHA)         |
 8000654:	4313      	orrs	r3, r2
 8000656:	461a      	mov	r2, r3
	USARTx->CR2 =  (A_InitStruct->StopBits<<USART_CR2_STOP)	         |
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	611a      	str	r2, [r3, #16]

	/*    USART ENABLE */
	SET_BIT(USARTx->CR1, USART_CR1_UE);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	60da      	str	r2, [r3, #12]

}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <USART_voidSendByte>:


void USART_voidSendByte(USART_t *USARTx,u8 Copy_u8Data)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	70fb      	strb	r3, [r7, #3]
	/* wait until transmission data is empty */
	while(GET_BIT(USARTx->SR, USART_SR_TXE) == 0);
 8000680:	bf00      	nop
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800068a:	2b00      	cmp	r3, #0
 800068c:	d0f9      	beq.n	8000682 <USART_voidSendByte+0xe>

	/* put data to data register this step will clear the TXE flag */
	USARTx->DR = Copy_u8Data;
 800068e:	78fa      	ldrb	r2, [r7, #3]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	605a      	str	r2, [r3, #4]

	/* wait until transmission is complete */
	while(GET_BIT(USARTx->SR, USART_SR_TC) == 0);
 8000694:	bf00      	nop
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d0f9      	beq.n	8000696 <USART_voidSendByte+0x22>

	/* clear TC flag */
	CLEAR_BIT(USARTx->SR, USART_SR_TC);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	601a      	str	r2, [r3, #0]

	USARTx->DR = 0;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2200      	movs	r2, #0
 80006b2:	605a      	str	r2, [r3, #4]
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <USART1_IRQHandler>:
{
	USART6_CallBack = ptr ;
}

void USART1_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	USART_1 -> SR = 0 ;
 80006c4:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <USART1_IRQHandler+0x14>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
	USART1_CallBack();
 80006ca:	4b03      	ldr	r3, [pc, #12]	; (80006d8 <USART1_IRQHandler+0x18>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4798      	blx	r3
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40011000 	.word	0x40011000
 80006d8:	20000064 	.word	0x20000064

080006dc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	USART_2 -> SR = 0 ;
 80006e0:	4b03      	ldr	r3, [pc, #12]	; (80006f0 <USART2_IRQHandler+0x14>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
	USART2_CallBack();
 80006e6:	4b03      	ldr	r3, [pc, #12]	; (80006f4 <USART2_IRQHandler+0x18>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4798      	blx	r3
}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40004400 	.word	0x40004400
 80006f4:	20000068 	.word	0x20000068

080006f8 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	USART_6 -> SR = 0 ;
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <USART6_IRQHandler+0x14>)
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
	USART6_CallBack();
 8000702:	4b03      	ldr	r3, [pc, #12]	; (8000710 <USART6_IRQHandler+0x18>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4798      	blx	r3
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	40011400 	.word	0x40011400
 8000710:	2000006c 	.word	0x2000006c

08000714 <main>:
			GPIO_PIN0, //EXTI Pin
			GPIO_PIN1, //EXTI Pin
	};

int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
	RCC_voidSystemClockInit();
 800071a:	f7ff fe37 	bl	800038c <RCC_voidSystemClockInit>
	RCC_voidPeripheralClockEnable(RCC_AHB1,GPIOA);
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff fea7 	bl	8000474 <RCC_voidPeripheralClockEnable>
	RCC_voidPeripheralClockEnable(RCC_APB2,USART1);
 8000726:	2104      	movs	r1, #4
 8000728:	2003      	movs	r0, #3
 800072a:	f7ff fea3 	bl	8000474 <RCC_voidPeripheralClockEnable>

	/*Selection line of MUX*/
	RCC_voidPeripheralClockEnable(RCC_APB2,SYSCFG);
 800072e:	210e      	movs	r1, #14
 8000730:	2003      	movs	r0, #3
 8000732:	f7ff fe9f 	bl	8000474 <RCC_voidPeripheralClockEnable>

	PORT_voidInit();
 8000736:	f7ff fda7 	bl	8000288 <PORT_voidInit>
	STK_voidInit();
 800073a:	f7ff fef1 	bl	8000520 <STK_voidInit>

	USART_InitType UART_Config={.BaudRate=USART_9600_16MHZ,
 800073e:	4a10      	ldr	r2, [pc, #64]	; (8000780 <main+0x6c>)
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	ca07      	ldmia	r2, {r0, r1, r2}
 8000746:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				.Parity_Selection=USART_Odd_Parity,
				.TransferDirection=USART_TX_RX,
				.Oversampling=OVER_SAMPLING_16,
		};

		USART_ClockInitTypeDef UART_CLOCK={
 800074a:	2300      	movs	r3, #0
 800074c:	713b      	strb	r3, [r7, #4]
 800074e:	2300      	movs	r3, #0
 8000750:	717b      	strb	r3, [r7, #5]
 8000752:	2300      	movs	r3, #0
 8000754:	71bb      	strb	r3, [r7, #6]
				.ClockOutput=0,
				.ClockPhase=0,
				.ClockPolarity=0,
		};

	USART_voidInit(&UART_Config,&UART_CLOCK,USART_1);
 8000756:	1d39      	adds	r1, r7, #4
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	4a09      	ldr	r2, [pc, #36]	; (8000784 <main+0x70>)
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff28 	bl	80005b4 <USART_voidInit>
	u8 counter='0';
 8000764:	2330      	movs	r3, #48	; 0x30
 8000766:	75fb      	strb	r3, [r7, #23]
	u8 i=10;
 8000768:	230a      	movs	r3, #10
 800076a:	75bb      	strb	r3, [r7, #22]
	counter=counter+i;
 800076c:	7dfa      	ldrb	r2, [r7, #23]
 800076e:	7dbb      	ldrb	r3, [r7, #22]
 8000770:	4413      	add	r3, r2
 8000772:	75fb      	strb	r3, [r7, #23]
	USART_voidSendByte(USART_1,counter);
 8000774:	7dfb      	ldrb	r3, [r7, #23]
 8000776:	4619      	mov	r1, r3
 8000778:	4802      	ldr	r0, [pc, #8]	; (8000784 <main+0x70>)
 800077a:	f7ff ff7b 	bl	8000674 <USART_voidSendByte>
	DCM_voidRotateCW(&DC_Motor);*/

	//DCM_voidSTOP(&DC_Motor)


	while(1);
 800077e:	e7fe      	b.n	800077e <main+0x6a>
 8000780:	0800083c 	.word	0x0800083c
 8000784:	40011000 	.word	0x40011000

08000788 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000788:	480d      	ldr	r0, [pc, #52]	; (80007c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800078a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800078c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000790:	480c      	ldr	r0, [pc, #48]	; (80007c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000792:	490d      	ldr	r1, [pc, #52]	; (80007c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000794:	4a0d      	ldr	r2, [pc, #52]	; (80007cc <LoopForever+0xe>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000798:	e002      	b.n	80007a0 <LoopCopyDataInit>

0800079a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800079c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079e:	3304      	adds	r3, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a4:	d3f9      	bcc.n	800079a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a6:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a8:	4c0a      	ldr	r4, [pc, #40]	; (80007d4 <LoopForever+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ac:	e001      	b.n	80007b2 <LoopFillZerobss>

080007ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b0:	3204      	adds	r2, #4

080007b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b4:	d3fb      	bcc.n	80007ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007b6:	f000 f811 	bl	80007dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ba:	f7ff ffab 	bl	8000714 <main>

080007be <LoopForever>:

LoopForever:
    b LoopForever
 80007be:	e7fe      	b.n	80007be <LoopForever>
  ldr   r0, =_estack
 80007c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80007c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80007cc:	08000850 	.word	0x08000850
  ldr r2, =_sbss
 80007d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80007d4:	20000070 	.word	0x20000070

080007d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d8:	e7fe      	b.n	80007d8 <ADC_IRQHandler>
	...

080007dc <__libc_init_array>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	4d0d      	ldr	r5, [pc, #52]	; (8000814 <__libc_init_array+0x38>)
 80007e0:	4c0d      	ldr	r4, [pc, #52]	; (8000818 <__libc_init_array+0x3c>)
 80007e2:	1b64      	subs	r4, r4, r5
 80007e4:	10a4      	asrs	r4, r4, #2
 80007e6:	2600      	movs	r6, #0
 80007e8:	42a6      	cmp	r6, r4
 80007ea:	d109      	bne.n	8000800 <__libc_init_array+0x24>
 80007ec:	4d0b      	ldr	r5, [pc, #44]	; (800081c <__libc_init_array+0x40>)
 80007ee:	4c0c      	ldr	r4, [pc, #48]	; (8000820 <__libc_init_array+0x44>)
 80007f0:	f000 f818 	bl	8000824 <_init>
 80007f4:	1b64      	subs	r4, r4, r5
 80007f6:	10a4      	asrs	r4, r4, #2
 80007f8:	2600      	movs	r6, #0
 80007fa:	42a6      	cmp	r6, r4
 80007fc:	d105      	bne.n	800080a <__libc_init_array+0x2e>
 80007fe:	bd70      	pop	{r4, r5, r6, pc}
 8000800:	f855 3b04 	ldr.w	r3, [r5], #4
 8000804:	4798      	blx	r3
 8000806:	3601      	adds	r6, #1
 8000808:	e7ee      	b.n	80007e8 <__libc_init_array+0xc>
 800080a:	f855 3b04 	ldr.w	r3, [r5], #4
 800080e:	4798      	blx	r3
 8000810:	3601      	adds	r6, #1
 8000812:	e7f2      	b.n	80007fa <__libc_init_array+0x1e>
 8000814:	08000848 	.word	0x08000848
 8000818:	08000848 	.word	0x08000848
 800081c:	08000848 	.word	0x08000848
 8000820:	0800084c 	.word	0x0800084c

08000824 <_init>:
 8000824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000826:	bf00      	nop
 8000828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800082a:	bc08      	pop	{r3}
 800082c:	469e      	mov	lr, r3
 800082e:	4770      	bx	lr

08000830 <_fini>:
 8000830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000832:	bf00      	nop
 8000834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000836:	bc08      	pop	{r3}
 8000838:	469e      	mov	lr, r3
 800083a:	4770      	bx	lr
