$date
	Sat Oct 22 23:43:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#947210
b11100 &
b11100 %
1$
b11100 !
1"
#947211
0"
#947214
b1110 &
b1110 %
#947218
b111 &
b111 %
#947222
b10110 &
b10110 %
#947226
b1011 &
b1011 %
#947230
b100010 &
b100010 %
#947234
b10001 &
b10001 %
#947238
b110100 &
b110100 %
#947242
b11010 &
b11010 %
#947246
b1101 &
b1101 %
#947250
b101000 &
b101000 %
#947254
b10100 &
b10100 %
#947258
b1010 &
b1010 %
#947262
b101 &
b101 %
#947266
b10000 &
b10000 %
#947270
b1000 &
b1000 %
#947274
b100 &
b100 %
#947278
b10 &
b10 %
#947282
b1 &
b1 %
1#
#947286
b0 &
0#
b0 %
0$
#1955527
b101 !
1"
#1955530
b101 &
b101 %
1$
#1955531
0"
#1955534
b10000 &
b10000 %
#1955538
b1000 &
b1000 %
#1955542
b100 &
b100 %
#1955546
b10 &
b10 %
#1955550
b1 &
1#
b1 %
#1955554
b0 &
b0 %
0#
0$
#2930938
b1010 &
b1010 %
1$
b1010 !
1"
#2930939
0"
#2930942
b101 &
b101 %
#2930946
b10000 &
b10000 %
#2930950
b1000 &
b1000 %
#2930954
b100 &
b100 %
#2930958
b10 &
b10 %
#2930962
b1 &
b1 %
1#
#2930966
b0 &
0#
b0 %
0$
#4500012
