Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 12:40:54 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file ../vivado-runs/post_route_timing_summary.rpt
| Design       : core_dummy_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 105 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.192        0.000                      0                 1397        0.056        0.000                      0                 1397        3.000        0.000                       0                   975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLKFBOUT   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  clkout0           4.192        0.000                      0                 1397        0.056        0.000                      0                 1397        3.750        0.000                       0                   972  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { REFCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 RISCV_core_inst/alu_dsp_enabled.ALU_inst/first_stage_registered.first_registered_left_right_shifts_shared_logic.swapped_op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_sll_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.399ns (25.742%)  route 4.036ns (74.258%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 15.750 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    MMCM_clock_gen_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, routed)         1.562     6.099    RISCV_core_inst/alu_dsp_enabled.ALU_inst/CLK_OUT
    SLICE_X10Y15         FDRE                                         r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/first_stage_registered.first_registered_left_right_shifts_shared_logic.swapped_op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.478     6.577 r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/first_stage_registered.first_registered_left_right_shifts_shared_logic.swapped_op1_reg[31]/Q
                         net (fo=21, routed)          1.037     7.614    RISCV_core_inst/alu_dsp_enabled.ALU_inst/swapped_op1[31]
    SLICE_X12Y16         LUT2 (Prop_lut2_I1_O)        0.317     7.931 f  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[31]_i_5/O
                         net (fo=14, routed)          0.578     8.509    RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[31]_i_5_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.328     8.837 f  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[9]_i_3/O
                         net (fo=4, routed)           0.630     9.467    RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[9]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[5]_i_2/O
                         net (fo=2, routed)           0.957    10.548    RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[5]_i_2_n_0
    SLICE_X15Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.700 r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_srl_sra[4]_i_1/O
                         net (fo=2, routed)           0.834    11.534    RISCV_core_inst/alu_dsp_enabled.ALU_inst/reverse_bits0_return[27]
    SLICE_X14Y13         FDRE                                         r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_sll_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    MMCM_clock_gen_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.633 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.214    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, routed)         1.445    15.750    RISCV_core_inst/alu_dsp_enabled.ALU_inst/CLK_OUT
    SLICE_X14Y13         FDRE                                         r  RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_sll_reg[27]/C
                         clock pessimism              0.312    16.062    
                         clock uncertainty           -0.074    15.989    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)       -0.263    15.726    RISCV_core_inst/alu_dsp_enabled.ALU_inst/second_stage_registered.second_registered_left_right_shifts_shared_logic.result_sll_reg[27]
  -------------------------------------------------------------------
                         required time                         15.726    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  4.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 RISCV_core_inst/mux4to1_WB_pipe_inst/without_reset.n_is_1.pipeline_stages_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    MMCM_clock_gen_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, routed)         0.563     1.791    RISCV_core_inst/mux4to1_WB_pipe_inst/CLK_OUT
    SLICE_X9Y12          FDRE                                         r  RISCV_core_inst/mux4to1_WB_pipe_inst/without_reset.n_is_1.pipeline_stages_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.128     1.919 r  RISCV_core_inst/mux4to1_WB_pipe_inst/without_reset.n_is_1.pipeline_stages_reg[0][30]/Q
                         net (fo=2, routed)           0.232     2.151    RISCV_core_inst/register_file_vec_inst/regfile_top_inst/DIBDI[14]
    RAMB18_X0Y3          RAMB18E1                                     r  RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    REFCLK_P
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    MMCM_clock_gen_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  MMCM_clock_gen_inst/clkout0_gbuf/O
                         net (fo=970, routed)         0.878     2.384    RISCV_core_inst/register_file_vec_inst/regfile_top_inst/CLK_OUT
    RAMB18_X0Y3          RAMB18E1                                     r  RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.531     1.853    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     2.096    RISCV_core_inst/register_file_vec_inst/regfile_top_inst/MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7       RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7       RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_15_0_5/RAMA/CLK



