$comment
	File created using the following command:
		vcd file ffulladd_seg.msim.vcd -direction
$end
$date
	Sun Jun 08 22:33:36 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ffulladd_seg_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # m $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) v $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 s[0]~output_o $end
$var wire 1 2 s[1]~output_o $end
$var wire 1 3 s[2]~output_o $end
$var wire 1 4 s[3]~output_o $end
$var wire 1 5 v~output_o $end
$var wire 1 6 cout~output_o $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 f0|s~combout $end
$var wire 1 : a[1]~input_o $end
$var wire 1 ; b[1]~input_o $end
$var wire 1 < m~input_o $end
$var wire 1 = f0|cout~0_combout $end
$var wire 1 > f1|s~combout $end
$var wire 1 ? b[2]~input_o $end
$var wire 1 @ a[2]~input_o $end
$var wire 1 A f1|cout~0_combout $end
$var wire 1 B f2|s~0_combout $end
$var wire 1 C a[3]~input_o $end
$var wire 1 D b[3]~input_o $end
$var wire 1 E f2|cout~0_combout $end
$var wire 1 F f3|s~0_combout $end
$var wire 1 G v~2_combout $end
$var wire 1 H f3|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
x*
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#10000
b100 !
b110 !
b10 "
b11 "
18
1;
1:
1@
0*
1A
19
1B
1E
11
13
1(
1&
0B
03
0&
1G
1F
15
14
1)
1%
#20000
b10 !
b0 !
b1 "
b0 "
08
0;
0:
0@
1*
0A
0E
09
1B
01
13
0(
1&
0B
0G
0F
03
05
04
0&
0)
0%
#1000000
