Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 15 02:14:03 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Puto_Dios_timing_summary_routed.rpt -rpx Puto_Dios_timing_summary_routed.rpx
| Design       : Puto_Dios
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: masterchefcito/clk_div_ss_display/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.092        0.000                      0                  829        0.139        0.000                      0                  829        4.500        0.000                       0                   449  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.092        0.000                      0                  829        0.139        0.000                      0                  829        4.500        0.000                       0                   449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.559%)  route 3.464ns (78.441%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.731     9.730    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.588    15.011    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    masterchefcito/clk_div_ss_display/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.559%)  route 3.464ns (78.441%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.731     9.730    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.588    15.011    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    masterchefcito/clk_div_ss_display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.559%)  route 3.464ns (78.441%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.731     9.730    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.588    15.011    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    masterchefcito/clk_div_ss_display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.952ns (21.559%)  route 3.464ns (78.441%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.731     9.730    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.588    15.011    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    masterchefcito/clk_div_ss_display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.952ns (21.801%)  route 3.415ns (78.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.682     9.681    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.590    15.013    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[10]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    masterchefcito/clk_div_ss_display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.952ns (21.801%)  route 3.415ns (78.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.682     9.681    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.590    15.013    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[11]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    masterchefcito/clk_div_ss_display/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.952ns (21.801%)  route 3.415ns (78.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.682     9.681    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.590    15.013    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[12]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    masterchefcito/clk_div_ss_display/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.952ns (21.801%)  route 3.415ns (78.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.682     9.681    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.590    15.013    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[9]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    masterchefcito/clk_div_ss_display/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.952ns (21.810%)  route 3.413ns (78.190%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.680     9.679    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y79          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.594    15.017    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[21]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    masterchefcito/clk_div_ss_display/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 masterchefcito/clk_div_ss_display/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/clk_div_ss_display/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.952ns (21.810%)  route 3.413ns (78.190%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.711     5.314    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  masterchefcito/clk_div_ss_display/counter_reg[17]/Q
                         net (fo=2, routed)           0.819     6.588    masterchefcito/clk_div_ss_display/counter[17]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  masterchefcito/clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.401     7.114    masterchefcito/clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.238 f  masterchefcito/clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.588     7.826    masterchefcito/clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.950 f  masterchefcito/clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.926     8.875    masterchefcito/clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  masterchefcito/clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.680     9.679    masterchefcito/clk_div_ss_display/clk_out
    SLICE_X0Y79          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.594    15.017    masterchefcito/clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  masterchefcito/clk_div_ss_display/counter_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    masterchefcito/clk_div_ss_display/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 masterchefcito/result16_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/result16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.591     1.510    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  masterchefcito/result16_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  masterchefcito/result16_reg[13]/Q
                         net (fo=2, routed)           0.069     1.720    masterchefcito/result16[13]
    SLICE_X4Y73          FDRE                                         r  masterchefcito/result16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.859     2.024    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  masterchefcito/result16_reg[5]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.071     1.581    masterchefcito/result16_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.509%)  route 0.109ns (43.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.569     1.488    slavecito/UART_RX_CTRL_inst/CLK
    SLICE_X13Y67         FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[2]/Q
                         net (fo=2, routed)           0.109     1.738    slavecito/ALU_DISPLAY/Q[2]
    SLICE_X14Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.839     2.004    slavecito/ALU_DISPLAY/CLK
    SLICE_X14Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[2]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.076     1.579    slavecito/ALU_DISPLAY/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/B_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.570     1.489    slavecito/UART_RX_CTRL_inst/CLK
    SLICE_X13Y66         FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/Q
                         net (fo=2, routed)           0.113     1.744    slavecito/ALU_DISPLAY/Q[11]
    SLICE_X14Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.839     2.004    slavecito/ALU_DISPLAY/CLK
    SLICE_X14Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[11]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.075     1.578    slavecito/ALU_DISPLAY/B_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 masterchefcito/u32_to_bcd_inst/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/u32_to_bcd_inst/bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.864%)  route 0.116ns (45.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.591     1.510    masterchefcito/u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  masterchefcito/u32_to_bcd_inst/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  masterchefcito/u32_to_bcd_inst/shift_reg[3]/Q
                         net (fo=4, routed)           0.116     1.767    masterchefcito/u32_to_bcd_inst/shift[3]
    SLICE_X4Y77          FDRE                                         r  masterchefcito/u32_to_bcd_inst/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.861     2.026    masterchefcito/u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  masterchefcito/u32_to_bcd_inst/bcd_reg[4]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.075     1.600    masterchefcito/u32_to_bcd_inst/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 masterchefcito/uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/result16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.593     1.512    masterchefcito/uart_basic_inst/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  masterchefcito/uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  masterchefcito/uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.110     1.763    masterchefcito/rx_data[0]
    SLICE_X4Y72          FDRE                                         r  masterchefcito/result16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.861     2.026    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  masterchefcito/result16_reg[8]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.070     1.595    masterchefcito/result16_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/B_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.570     1.489    slavecito/UART_RX_CTRL_inst/CLK
    SLICE_X13Y66         FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[12]/Q
                         net (fo=2, routed)           0.112     1.742    slavecito/ALU_DISPLAY/Q[12]
    SLICE_X15Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.839     2.004    slavecito/ALU_DISPLAY/CLK
    SLICE_X15Y66         FDCE                                         r  slavecito/ALU_DISPLAY/B_reg[12]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X15Y66         FDCE (Hold_fdce_C_D)         0.070     1.573    slavecito/ALU_DISPLAY/B_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.819%)  route 0.120ns (39.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.600     1.519    slavecito/uart_basic_inst/baud_tick_blk/CLK
    SLICE_X1Y65          FDRE                                         r  slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.120     1.780    slavecito/uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  slavecito/uart_basic_inst/uart_tx_blk/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    slavecito/uart_basic_inst/uart_tx_blk/state[1]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.872     2.037    slavecito/uart_basic_inst/uart_tx_blk/CLK
    SLICE_X2Y64          FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/state_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.655    slavecito/uart_basic_inst/uart_tx_blk/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/uart_basic_inst/uart_tx_blk/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.423%)  route 0.122ns (39.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.600     1.519    slavecito/uart_basic_inst/baud_tick_blk/CLK
    SLICE_X1Y65          FDRE                                         r  slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  slavecito/uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.122     1.782    slavecito/uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  slavecito/uart_basic_inst/uart_tx_blk/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    slavecito/uart_basic_inst/uart_tx_blk/state[0]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.872     2.037    slavecito/uart_basic_inst/uart_tx_blk/CLK
    SLICE_X2Y64          FDRE                                         r  slavecito/uart_basic_inst/uart_tx_blk/state_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.120     1.654    slavecito/uart_basic_inst/uart_tx_blk/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 masterchefcito/u32_to_bcd_inst/shift_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/u32_to_bcd_inst/bcd_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.420%)  route 0.123ns (46.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.590     1.509    masterchefcito/u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  masterchefcito/u32_to_bcd_inst/shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  masterchefcito/u32_to_bcd_inst/shift_reg[17]/Q
                         net (fo=5, routed)           0.123     1.773    masterchefcito/u32_to_bcd_inst/shift[17]
    SLICE_X6Y75          FDRE                                         r  masterchefcito/u32_to_bcd_inst/bcd_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.858     2.023    masterchefcito/u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  masterchefcito/u32_to_bcd_inst/bcd_reg[18]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.075     1.597    masterchefcito/u32_to_bcd_inst/bcd_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 masterchefcito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/uart_basic_inst/uart_tx_blk/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.409%)  route 0.127ns (40.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.602     1.521    masterchefcito/uart_basic_inst/baud_tick_blk/clk_100M_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  masterchefcito/uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  masterchefcito/uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.127     1.789    masterchefcito/uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  masterchefcito/uart_basic_inst/uart_tx_blk/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    masterchefcito/uart_basic_inst/uart_tx_blk/state[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.875     2.040    masterchefcito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/state_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.658    masterchefcito/uart_basic_inst/uart_tx_blk/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     masterchefcito/result16_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     masterchefcito/u32_to_bcd_inst/bcd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     masterchefcito/u32_to_bcd_inst/bcd_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     masterchefcito/u32_to_bcd_inst/bcd_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     masterchefcito/u32_to_bcd_inst/bcd_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     slavecito/TX_CTRL_inst/hold_state_timer_reg[10]/C



