# 1 Bit Half Adder

Implemented a simple 1-bit half in Verilog

## Function
- s = a XOR b
- c = a AND b

- ## Files
- 'src/half_adder.v' - RTL Design
- 'tb/half_adder_tb.v' - testbench to test all combinations

- Simulation was done using Vivado's behavioural simulation feature
