<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521_BSP: StdDriver/inc/spi.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M4521_BSP<span id="projectnumber">&#160;V3.02.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>M4521 SPI driver header file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d0/dd3/_m4521_8h_source.html">M4521.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for spi.h:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d6b/spi_8h__incl.png" border="0" usemap="#a_std_driver_2inc_2spi_8h" alt=""/></div>
<map name="a_std_driver_2inc_2spi_8h" id="a_std_driver_2inc_2spi_8h">
<area shape="rect" title="M4521 SPI driver header file." alt="" coords="861,5,987,32"/>
<area shape="rect" href="../../d0/dd3/_m4521_8h.html" title=" " alt="" coords="888,80,960,107"/>
<area shape="rect" title=" " alt="" coords="5,155,96,181"/>
<area shape="rect" href="../../d2/d10/system___m4521_8h.html" title=" " alt="" coords="120,155,243,181"/>
<area shape="rect" title=" " alt="" coords="198,229,263,256"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="M4521 SYS Header File." alt="" coords="318,155,373,181"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="M4521 CLK Header File." alt="" coords="397,155,448,181"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="M4521 GPIO driver header file." alt="" coords="473,155,530,181"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="M4521 I2C Driver Header File." alt="" coords="555,155,605,181"/>
<area shape="rect" href="../../dc/de6/crc_8h.html" title="M4521 CRC driver header file." alt="" coords="629,155,680,181"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="M4521 EBI driver header file." alt="" coords="704,155,755,181"/>
<area shape="rect" href="../../dc/d1b/rtc_8h.html" title="M4521 RTC driver header file." alt="" coords="779,155,827,181"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="M4521 Timer driver header file." alt="" coords="851,155,914,181"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="M4521 WDT driver header file." alt="" coords="939,155,992,181"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="M4521 WWDT driver header file." alt="" coords="1017,155,1079,181"/>
<area shape="rect" href="../../d9/d50/sc_8h.html" title="M4521 Smartcard (SC) driver header file." alt="" coords="1103,155,1150,181"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title=" " alt="" coords="1175,155,1244,181"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="M4521 EADC driver header file." alt="" coords="1268,155,1329,181"/>
<area shape="rect" href="../../da/ddf/usbd_8h.html" title="M4521 USB driver header file." alt="" coords="1353,155,1415,181"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="M4521 Flash Memory Controller Driver Header File." alt="" coords="1439,155,1494,181"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="M4521 UART driver header file." alt="" coords="1518,155,1573,181"/>
<area shape="rect" href="../../d6/db9/pwm_8h.html" title="M4521 PWM driver header file." alt="" coords="1597,155,1657,181"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="M4521 PDMA driver header file." alt="" coords="1681,155,1746,181"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/da0/spi_8h__dep__incl.png" border="0" usemap="#a_std_driver_2inc_2spi_8hdep" alt=""/></div>
<map name="a_std_driver_2inc_2spi_8hdep" id="a_std_driver_2inc_2spi_8hdep">
<area shape="rect" title="M4521 SPI driver header file." alt="" coords="2909,5,3035,32"/>
<area shape="rect" href="../../d0/dd3/_m4521_8h.html" title=" " alt="" coords="2895,80,3049,121"/>
<area shape="rect" href="../../d6/d7f/_nu_micro_8h.html" title="NuMicro peripheral access layer header file." alt="" coords="6,169,159,211"/>
<area shape="rect" href="../../d0/d2a/system___m4521_8c.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Source File for M4521." alt="" coords="184,169,355,211"/>
<area shape="rect" href="../../d8/de4/sclib_8h.html" title="Smartcard library header file." alt="" coords="379,169,523,211"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="M4521 EADC driver header file." alt="" coords="547,177,685,203"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="M4521 Flash Memory Controller Driver Header File." alt="" coords="709,177,840,203"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="M4521 I2C Driver Header File." alt="" coords="865,177,991,203"/>
<area shape="rect" href="../../de/da0/clk_8c.html" title="M4521 CLK driver source file." alt="" coords="1016,177,1144,203"/>
<area shape="rect" href="../../d8/d13/crc_8c.html" title="M4521 CRC driver source file." alt="" coords="1169,177,1298,203"/>
<area shape="rect" href="../../d2/d01/eadc_8c.html" title="M4521 EADC driver source file." alt="" coords="1323,177,1461,203"/>
<area shape="rect" href="../../d1/d7e/ebi_8c.html" title="M4521 EBI driver source file." alt="" coords="1485,177,1613,203"/>
<area shape="rect" href="../../d0/dbc/fmc_8c.html" title="M4521 FMC driver source file." alt="" coords="1638,177,1770,203"/>
<area shape="rect" href="../../d8/da0/gpio_8c.html" title="M4521 GPIO driver source file." alt="" coords="1794,177,1929,203"/>
<area shape="rect" href="../../d9/dcb/i2c_8c.html" title="M4521 I2C driver source file." alt="" coords="1953,177,2081,203"/>
<area shape="rect" href="../../d2/d14/pdma_8c.html" title="M4521 PDMA driver source file." alt="" coords="2106,177,2249,203"/>
<area shape="rect" href="../../de/d5c/pwm_8c.html" title="M4521 PWM driver source file." alt="" coords="2273,177,2412,203"/>
<area shape="rect" href="../../d4/dcc/rtc_8c.html" title="M4521 RTC driver source file." alt="" coords="2437,177,2563,203"/>
<area shape="rect" href="../../df/d60/sc_8c.html" title="M4521 Smartcard(SC) driver source file." alt="" coords="2588,177,2713,203"/>
<area shape="rect" href="../../df/d4a/scuart_8c.html" title="M4521 Smartcard UART mode (SCUART) driver source file." alt="" coords="2737,177,2884,203"/>
<area shape="rect" href="../../da/d00/spi_8c.html" title="M4521 SPI driver source file." alt="" coords="2908,177,3036,203"/>
<area shape="rect" href="../../d8/d91/sys_8c.html" title="M4521 SYS driver source file." alt="" coords="3061,177,3193,203"/>
<area shape="rect" href="../../df/d41/timer_8c.html" title="M4521 Timer driver source file." alt="" coords="3217,177,3357,203"/>
<area shape="rect" href="../../d1/d87/uart_8c.html" title="M4521 UART driver source file." alt="" coords="3381,177,3515,203"/>
<area shape="rect" href="../../dc/dd9/usbd_8c.html" title="M4521 USBD driver source file." alt="" coords="3539,177,3677,203"/>
<area shape="rect" href="../../db/d1a/wdt_8c.html" title="M4521 WDT driver source file." alt="" coords="3701,177,3832,203"/>
<area shape="rect" href="../../d9/d90/wwdt_8c.html" title="M4521 WWDT driver source file." alt="" coords="3857,177,3997,203"/>
<area shape="rect" href="../../da/dca/uac__core_8c.html" title=" " alt="" coords="4021,169,4240,211"/>
<area shape="rect" href="../../da/dd9/uac__driver_8c.html" title="M4521 MCU USB Host Audio Class driver." alt="" coords="4264,169,4483,211"/>
<area shape="rect" href="../../dc/dea/uac__parser_8c.html" title="M4521 MCU USB Host Audio Class driver." alt="" coords="4507,169,4725,211"/>
<area shape="rect" href="../../de/d48/usbh__core_8c.html" title="M4521 MCU USB Host Library core." alt="" coords="4749,169,4928,211"/>
<area shape="rect" href="../../da/df8/usbh__debug_8c.html" title="M4521 MCU USB Host library." alt="" coords="4952,169,5131,211"/>
<area shape="rect" href="../../db/dee/usbh__hub_8c.html" title="M4521 MCU USB Host Library Hub class driver." alt="" coords="5155,169,5333,211"/>
<area shape="rect" href="../../d2/d1c/usbh__ohci_8c.html" title="M4521 MCU USB Host OHCI driver." alt="" coords="5357,169,5536,211"/>
<area shape="rect" href="../../d5/d7e/usbh__support_8c.html" title=" " alt="" coords="5560,169,5739,211"/>
<area shape="rect" href="../../d0/d8a/hid__core_8c.html" title="M4521 MCU USB Host HID library core." alt="" coords="5763,169,5933,211"/>
<area shape="rect" href="../../d3/d98/hid__driver_8c.html" title="M4521 MCU USB Host HID driver." alt="" coords="5957,169,6128,211"/>
<area shape="rect" href="../../d0/d4c/_umas_debug_8c.html" title="M4521 MCU USB Host Mass Storage Library." alt="" coords="6152,169,6360,211"/>
<area shape="rect" href="../../d8/d9e/_umas_driver_8c.html" title="M4521 MCU USB Host Mass Storage Library." alt="" coords="6384,169,6592,211"/>
<area shape="rect" href="../../d7/d66/_umas_protocol_8c.html" title="M4521 MCU USB Host Mass Storage Library." alt="" coords="6616,169,6824,211"/>
<area shape="rect" href="../../d9/d7b/_umas_transport_8c.html" title="M4521 MCU USB Host Mass Storage driver." alt="" coords="6848,169,7056,211"/>
<area shape="rect" href="../../d8/d49/_umas___f_a_t_f_s_8c.html" title="M4521 MCU USB Host Mass Storage driver for FATFS." alt="" coords="7080,169,7288,211"/>
<area shape="rect" href="../../d3/d3d/retarget_8c.html" title="M4521 Series Debug Port and Semihost Setting Source File." alt="" coords="5,259,160,285"/>
</map>
</div>
</div>
<p><a href="../../da/d87/spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#aabe1be930f374e109e21abf9d683d638">SPI_CTL_TXNEG_Msk</a>)</td></tr>
<tr class="separator:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2af9f45539491c9753960535dc20fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#a756a8f3d3a7816036aa74d7ba82e11ce">SPI_CTL_RXNEG_Msk</a>)</td></tr>
<tr class="separator:gaf2af9f45539491c9753960535dc20fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa3edd8616f8803490c93f09243a612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#acec5e35a0dc3155f33e1c87db8805d49">SPI_CTL_CLKPOL_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#a756a8f3d3a7816036aa74d7ba82e11ce">SPI_CTL_RXNEG_Msk</a>)</td></tr>
<tr class="separator:ga8fa3edd8616f8803490c93f09243a612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a091da9f9011457fe28ab25f64c858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#acec5e35a0dc3155f33e1c87db8805d49">SPI_CTL_CLKPOL_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#aabe1be930f374e109e21abf9d683d638">SPI_CTL_TXNEG_Msk</a>)</td></tr>
<tr class="separator:ga6a091da9f9011457fe28ab25f64c858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a>)</td></tr>
<tr class="separator:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81f0aae3c3a2adba06ac3b802b38915a">SPI_SS</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td></tr>
<tr class="separator:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">SPI_SS_ACTIVE_HIGH</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd3/_m4521_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>)</td></tr>
<tr class="separator:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>&#160;&#160;&#160;(0x001)</td></tr>
<tr class="separator:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373416a9ff9d78a3a44b196e88530d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>&#160;&#160;&#160;(0x002)</td></tr>
<tr class="separator:ga373416a9ff9d78a3a44b196e88530d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>&#160;&#160;&#160;(0x004)</td></tr>
<tr class="separator:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16e7ae67314264b9b402c80ead733eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>&#160;&#160;&#160;(0x008)</td></tr>
<tr class="separator:gab16e7ae67314264b9b402c80ead733eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20656da10a6c589af67a0b2a66285831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>&#160;&#160;&#160;(0x010)</td></tr>
<tr class="separator:ga20656da10a6c589af67a0b2a66285831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4aa2baca60b86dd14bda0ead23f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>&#160;&#160;&#160;(0x020)</td></tr>
<tr class="separator:ga8b4aa2baca60b86dd14bda0ead23f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>&#160;&#160;&#160;(0x040)</td></tr>
<tr class="separator:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b24c06e618b2db86a89832b5f815ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>&#160;&#160;&#160;(0x080)</td></tr>
<tr class="separator:ga82b24c06e618b2db86a89832b5f815ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b047d6888348d2ee11f82976b35dead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>&#160;&#160;&#160;(0x100)</td></tr>
<tr class="separator:ga1b047d6888348d2ee11f82976b35dead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>&#160;&#160;&#160;(0x200)</td></tr>
<tr class="separator:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>&#160;&#160;&#160;(0x400)</td></tr>
<tr class="separator:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb22160df9addadbf101b3314056f6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:gabb22160df9addadbf101b3314056f6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c886804dc69080bceee5f50da1cb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:ga16c886804dc69080bceee5f50da1cb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69d03dd35050141788ac8034d14f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:gaf69d03dd35050141788ac8034d14f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c3aa508944049486c219dec8b50d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr class="separator:gae81c3aa508944049486c219dec8b50d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a940aff92ace0c8bef541a57964ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr class="separator:ga9a940aff92ace0c8bef541a57964ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fa100853d116f0304a359c4bf2e43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a>&#160;&#160;&#160;(0x40)</td></tr>
<tr class="separator:gab2fa100853d116f0304a359c4bf2e43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a>&#160;&#160;&#160;(0x80)</td></tr>
<tr class="separator:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3b0b93108bdb28622ee1fde406e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16a3b0b93108bdb28622ee1fde406e74">I2S_DATABIT_8</a>&#160;&#160;&#160;(0 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a9a6cbb38353679eedcf38bf1ad70fe10">SPI_I2SCTL_WDWIDTH_Pos</a>)</td></tr>
<tr class="separator:ga16a3b0b93108bdb28622ee1fde406e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2e8e7bb14ae7fc7d54f2ac07bf77c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaef2e8e7bb14ae7fc7d54f2ac07bf77c0">I2S_DATABIT_16</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a9a6cbb38353679eedcf38bf1ad70fe10">SPI_I2SCTL_WDWIDTH_Pos</a>)</td></tr>
<tr class="separator:gaef2e8e7bb14ae7fc7d54f2ac07bf77c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0957bf6df26d41575d56e746a2ea796c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0957bf6df26d41575d56e746a2ea796c">I2S_DATABIT_24</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a9a6cbb38353679eedcf38bf1ad70fe10">SPI_I2SCTL_WDWIDTH_Pos</a>)</td></tr>
<tr class="separator:ga0957bf6df26d41575d56e746a2ea796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c322dcbc158cc7164c07e9f2c40c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40c322dcbc158cc7164c07e9f2c40c80">I2S_DATABIT_32</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a9a6cbb38353679eedcf38bf1ad70fe10">SPI_I2SCTL_WDWIDTH_Pos</a>)</td></tr>
<tr class="separator:ga40c322dcbc158cc7164c07e9f2c40c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c732d1467300d87c582a1497e8dbadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3c732d1467300d87c582a1497e8dbadf">I2S_MONO</a>&#160;&#160;&#160;<a class="el" href="../../d0/dd3/_m4521_8h.html#a8910fef62c43cbba6cec03ca292bec17">SPI_I2SCTL_MONO_Msk</a></td></tr>
<tr class="separator:ga3c732d1467300d87c582a1497e8dbadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e34ebc83183644aa54cc124b769a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga07e34ebc83183644aa54cc124b769a43">I2S_STEREO</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga07e34ebc83183644aa54cc124b769a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90345ca5444dd0dbed2eccb431a3842b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90345ca5444dd0dbed2eccb431a3842b">I2S_FORMAT_I2S</a>&#160;&#160;&#160;(0&lt;&lt;<a class="el" href="../../d0/dd3/_m4521_8h.html#aa5707d6ad202bcb54ee70b446901a023">SPI_I2SCTL_FORMAT_Pos</a>)</td></tr>
<tr class="separator:ga90345ca5444dd0dbed2eccb431a3842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bd7a06f57d0d9d378c8dce4341123c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3bd7a06f57d0d9d378c8dce4341123c">I2S_FORMAT_MSB</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="../../d0/dd3/_m4521_8h.html#aa5707d6ad202bcb54ee70b446901a023">SPI_I2SCTL_FORMAT_Pos</a>)</td></tr>
<tr class="separator:gac3bd7a06f57d0d9d378c8dce4341123c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd35edde095b4f8949ba5f513b53e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad1cd35edde095b4f8949ba5f513b53e8">I2S_FORMAT_PCMA</a>&#160;&#160;&#160;(2&lt;&lt;<a class="el" href="../../d0/dd3/_m4521_8h.html#aa5707d6ad202bcb54ee70b446901a023">SPI_I2SCTL_FORMAT_Pos</a>)</td></tr>
<tr class="separator:gad1cd35edde095b4f8949ba5f513b53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00368aa8afaa63df1f2a7e95dd2e57e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga00368aa8afaa63df1f2a7e95dd2e57e1">I2S_FORMAT_PCMB</a>&#160;&#160;&#160;(3&lt;&lt;<a class="el" href="../../d0/dd3/_m4521_8h.html#aa5707d6ad202bcb54ee70b446901a023">SPI_I2SCTL_FORMAT_Pos</a>)</td></tr>
<tr class="separator:ga00368aa8afaa63df1f2a7e95dd2e57e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e5624a40dc8eda3599288c8cff2f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9e5624a40dc8eda3599288c8cff2f22">I2S_MODE_SLAVE</a>&#160;&#160;&#160;<a class="el" href="../../d0/dd3/_m4521_8h.html#a0a29e9d453a665a7f0e9c818dbe67070">SPI_I2SCTL_SLAVE_Msk</a></td></tr>
<tr class="separator:gaf9e5624a40dc8eda3599288c8cff2f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8327f554a7500ea441a48b9eb05b7411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8327f554a7500ea441a48b9eb05b7411">I2S_MODE_MASTER</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8327f554a7500ea441a48b9eb05b7411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae690402b0ccf08e5061ac7c70713b02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae690402b0ccf08e5061ac7c70713b02e">I2S_FIFO_TX_LEVEL_WORD_0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae690402b0ccf08e5061ac7c70713b02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3d3546c16ffc55143f50a7d0bac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabc3d3546c16ffc55143f50a7d0bac1b1">I2S_FIFO_TX_LEVEL_WORD_1</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a7a4822ea008620f87a41ae91cff38249">SPI_FIFOCTL_TXTH_Pos</a>)</td></tr>
<tr class="separator:gabc3d3546c16ffc55143f50a7d0bac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e11a5a6f00ff1d1f5e7d2200398ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5e11a5a6f00ff1d1f5e7d2200398ae95">I2S_FIFO_TX_LEVEL_WORD_2</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a7a4822ea008620f87a41ae91cff38249">SPI_FIFOCTL_TXTH_Pos</a>)</td></tr>
<tr class="separator:ga5e11a5a6f00ff1d1f5e7d2200398ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de9d5e6b4dce97f258b2e2078588494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de9d5e6b4dce97f258b2e2078588494">I2S_FIFO_TX_LEVEL_WORD_3</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a7a4822ea008620f87a41ae91cff38249">SPI_FIFOCTL_TXTH_Pos</a>)</td></tr>
<tr class="separator:ga8de9d5e6b4dce97f258b2e2078588494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8bce7fee3a62d2713b8c47934a8e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f8bce7fee3a62d2713b8c47934a8e1e">I2S_FIFO_RX_LEVEL_WORD_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1f8bce7fee3a62d2713b8c47934a8e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679b7193dcfe9b8d5bd0a5ea43136a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga679b7193dcfe9b8d5bd0a5ea43136a8c">I2S_FIFO_RX_LEVEL_WORD_2</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a1bea6ff70bcf6c4cb5e33402998b3387">SPI_FIFOCTL_RXTH_Pos</a>)</td></tr>
<tr class="separator:ga679b7193dcfe9b8d5bd0a5ea43136a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5790bce060f7ae4ffdc17f3198d38929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5790bce060f7ae4ffdc17f3198d38929">I2S_FIFO_RX_LEVEL_WORD_3</a>&#160;&#160;&#160;(2 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a1bea6ff70bcf6c4cb5e33402998b3387">SPI_FIFOCTL_RXTH_Pos</a>)</td></tr>
<tr class="separator:ga5790bce060f7ae4ffdc17f3198d38929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48977a3b31ec580b64405b662643473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac48977a3b31ec580b64405b662643473">I2S_FIFO_RX_LEVEL_WORD_4</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a1bea6ff70bcf6c4cb5e33402998b3387">SPI_FIFOCTL_RXTH_Pos</a>)</td></tr>
<tr class="separator:gac48977a3b31ec580b64405b662643473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467f1018ffb78a394313b9ec17a8f3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga467f1018ffb78a394313b9ec17a8f3d5">I2S_MONO_RIGHT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga467f1018ffb78a394313b9ec17a8f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc83a3e0c699e5b04c5f1a73235bc8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafc83a3e0c699e5b04c5f1a73235bc8f9">I2S_MONO_LEFT</a>&#160;&#160;&#160;<a class="el" href="../../d0/dd3/_m4521_8h.html#a42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a></td></tr>
<tr class="separator:gafc83a3e0c699e5b04c5f1a73235bc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bad1d3eaf5f184bc422679b4734dd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bad1d3eaf5f184bc422679b4734dd21">I2S_RIGHT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7bad1d3eaf5f184bc422679b4734dd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3022a51ef09ad1a4f1b383a6f972a784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3022a51ef09ad1a4f1b383a6f972a784">I2S_LEFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3022a51ef09ad1a4f1b383a6f972a784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c78f8b2ed3468d5c7cb9cece1c4534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad6c78f8b2ed3468d5c7cb9cece1c4534">I2S_FIFO_TXTH_INT_MASK</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:gad6c78f8b2ed3468d5c7cb9cece1c4534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca289484e747dcb4353994a131d84113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca289484e747dcb4353994a131d84113">I2S_FIFO_RXTH_INT_MASK</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:gaca289484e747dcb4353994a131d84113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf944200798c17f84bb4250d2fe015fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf944200798c17f84bb4250d2fe015fac">I2S_FIFO_RXOV_INT_MASK</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:gaf944200798c17f84bb4250d2fe015fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d97f187134974ca059f85e620c871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0d3d97f187134974ca059f85e620c871">I2S_FIFO_RXTO_INT_MASK</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:ga0d3d97f187134974ca059f85e620c871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9958e3b5ef891b0ae85e1c5c492300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac9958e3b5ef891b0ae85e1c5c492300a">I2S_TXUF_INT_MASK</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr class="separator:gac9958e3b5ef891b0ae85e1c5c492300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa81171c9972e84cace175c120ad1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacfa81171c9972e84cace175c120ad1ef">I2S_RIGHT_ZC_INT_MASK</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr class="separator:gacfa81171c9972e84cace175c120ad1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a8a3e1dd3062d82ccc87c6f6c3e5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3a8a3e1dd3062d82ccc87c6f6c3e5e3">I2S_LEFT_ZC_INT_MASK</a>&#160;&#160;&#160;(0x40)</td></tr>
<tr class="separator:gab3a8a3e1dd3062d82ccc87c6f6c3e5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)&#160;&#160;&#160;((spi)-&gt;STATUS = <a class="el" href="../../d0/dd3/_m4521_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Dual I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">SPI_DISABLE_QUAD_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Quad I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">More...</a><br /></td></tr>
<tr class="separator:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d0/dd3/_m4521_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>))</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">SPI_ENABLE_QUAD_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d0/dd3/_m4521_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:gaa0f7b05bc120059a4122fd89cc082dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">More...</a><br /></td></tr>
<tr class="separator:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042691227fbb23517dd243cee19afcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">SPI_ENABLE_QUAD_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>))</td></tr>
<tr class="memdesc:gaa042691227fbb23517dd243cee19afcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">More...</a><br /></td></tr>
<tr class="separator:gaa042691227fbb23517dd243cee19afcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#a64073efdcf725335cb337f0634bd35fc">SPI_STATUS_RXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d0/dd3/_m4521_8h.html#aa8c8251107f5f1f4aef2cac4cf2e48b4">SPI_STATUS_RXCNT_Pos</a>)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d0/dd3/_m4521_8h.html#a01fc2ba2a9cb98b50a3e542d9b764cc2">SPI_STATUS_RXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d0/dd3/_m4521_8h.html#a7ffc2da6a9ea09b8d10746014555d185">SPI_STATUS_TXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a>)&gt;&gt;<a class="el" href="../../d0/dd3/_m4521_8h.html#a0fc84b6585fd58b50251fe00b21d8123">SPI_STATUS_TXFULL_Pos</a>)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO full flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)&#160;&#160;&#160;((spi)-&gt;RX)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)&#160;&#160;&#160;((spi)-&gt;TX = (u32TxData))</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">SPI_SET_SS_HIGH</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~<a class="el" href="../../d0/dd3/_m4521_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a>)) | (<a class="el" href="../../d0/dd3/_m4521_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>))</td></tr>
<tr class="memdesc:gae7ec8906a2f6cb016c90a26477062ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to high state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">More...</a><br /></td></tr>
<tr class="separator:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">SPI_SET_SS_LOW</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(<a class="el" href="../../d0/dd3/_m4521_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="el" href="../../d0/dd3/_m4521_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>))) | <a class="el" href="../../d0/dd3/_m4521_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td></tr>
<tr class="memdesc:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to low state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">More...</a><br /></td></tr>
<tr class="separator:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |=  <a class="el" href="../../d0/dd3/_m4521_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a95079b8e2cef42f1d6255893cb376118">SPI_CTL_SUSPITV_Msk</a>) | ((u32SuspCycle) &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#ae14ffb0bd0d8c06aa25d853b1e2e6e7d">SPI_CTL_SUSPITV_Pos</a>))</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013418823f990b1205ec04bd6942cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">SPI_SET_DATA_WIDTH</a>(spi,  u32Width)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a1ea587a4ddd3c2c9522fab8c69ca26ce">SPI_CTL_DWIDTH_Msk</a>) | (((u32Width)&amp;0x1F) &lt;&lt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>))</td></tr>
<tr class="memdesc:ga013418823f990b1205ec04bd6942cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">More...</a><br /></td></tr>
<tr class="separator:ga013418823f990b1205ec04bd6942cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)&#160;&#160;&#160;( ((spi)-&gt;STATUS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a>)&gt;&gt;<a class="el" href="../../d0/dd3/_m4521_8h.html#a93de2581267bac300b0bdecf560f72ee">SPI_STATUS_BUSY_Pos</a> )</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccd2d656def2fb743d8863b9f82334a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabccd2d656def2fb743d8863b9f82334a">I2S_ENABLE_TXDMA</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;PDMACTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gabccd2d656def2fb743d8863b9f82334a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX DMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabccd2d656def2fb743d8863b9f82334a">More...</a><br /></td></tr>
<tr class="separator:gabccd2d656def2fb743d8863b9f82334a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63a5cf01e2331943aff250913dd1e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf63a5cf01e2331943aff250913dd1e02">I2S_DISABLE_TXDMA</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gaf63a5cf01e2331943aff250913dd1e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX DMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf63a5cf01e2331943aff250913dd1e02">More...</a><br /></td></tr>
<tr class="separator:gaf63a5cf01e2331943aff250913dd1e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed89559595e4e43a54937858f0173614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaed89559595e4e43a54937858f0173614">I2S_ENABLE_RXDMA</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;PDMACTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gaed89559595e4e43a54937858f0173614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX DMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaed89559595e4e43a54937858f0173614">More...</a><br /></td></tr>
<tr class="separator:gaed89559595e4e43a54937858f0173614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253cf82861d46a67f134646e7ecd1154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga253cf82861d46a67f134646e7ecd1154">I2S_DISABLE_RXDMA</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:ga253cf82861d46a67f134646e7ecd1154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX DMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga253cf82861d46a67f134646e7ecd1154">More...</a><br /></td></tr>
<tr class="separator:ga253cf82861d46a67f134646e7ecd1154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4297a7a28cf99338b059a80505eedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e4297a7a28cf99338b059a80505eedb">I2S_ENABLE_TX</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a214c76f0a7a42ec1ae48d93da61226ba">SPI_I2SCTL_TXEN_Msk</a> )</td></tr>
<tr class="memdesc:ga3e4297a7a28cf99338b059a80505eedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S TX function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e4297a7a28cf99338b059a80505eedb">More...</a><br /></td></tr>
<tr class="separator:ga3e4297a7a28cf99338b059a80505eedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a15d394f32b78845e8f1b0fa653722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga88a15d394f32b78845e8f1b0fa653722">I2S_DISABLE_TX</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a214c76f0a7a42ec1ae48d93da61226ba">SPI_I2SCTL_TXEN_Msk</a> )</td></tr>
<tr class="memdesc:ga88a15d394f32b78845e8f1b0fa653722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S TX function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga88a15d394f32b78845e8f1b0fa653722">More...</a><br /></td></tr>
<tr class="separator:ga88a15d394f32b78845e8f1b0fa653722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12fa631bb1e38e07e0ed93ac0fdaa656">I2S_ENABLE_RX</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#a9bc918bd51bdb17ba324e7a822c17ef5">SPI_I2SCTL_RXEN_Msk</a> )</td></tr>
<tr class="memdesc:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S RX function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12fa631bb1e38e07e0ed93ac0fdaa656">More...</a><br /></td></tr>
<tr class="separator:ga12fa631bb1e38e07e0ed93ac0fdaa656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b22ec50416a496059ca44a371c27d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0b22ec50416a496059ca44a371c27d0">I2S_DISABLE_RX</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#a9bc918bd51bdb17ba324e7a822c17ef5">SPI_I2SCTL_RXEN_Msk</a> )</td></tr>
<tr class="memdesc:gaa0b22ec50416a496059ca44a371c27d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S RX function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0b22ec50416a496059ca44a371c27d0">More...</a><br /></td></tr>
<tr class="separator:gaa0b22ec50416a496059ca44a371c27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdf3dec7fe35e63ec0afd5de0141dc60">I2S_ENABLE_TX_MUTE</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#ab2cef7b9ee6ae82cd3b40f4a5a6452a2">SPI_I2SCTL_MUTE_Msk</a> )</td></tr>
<tr class="memdesc:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Mute function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabdf3dec7fe35e63ec0afd5de0141dc60">More...</a><br /></td></tr>
<tr class="separator:gabdf3dec7fe35e63ec0afd5de0141dc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae4de37b7d31158703d4c709a017da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7bae4de37b7d31158703d4c709a017da">I2S_DISABLE_TX_MUTE</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;I2SCTL &amp;= ~<a class="el" href="../../d0/dd3/_m4521_8h.html#ab2cef7b9ee6ae82cd3b40f4a5a6452a2">SPI_I2SCTL_MUTE_Msk</a> )</td></tr>
<tr class="memdesc:ga7bae4de37b7d31158703d4c709a017da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Mute function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7bae4de37b7d31158703d4c709a017da">More...</a><br /></td></tr>
<tr class="separator:ga7bae4de37b7d31158703d4c709a017da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fa906a864b3da32b2276b54d25cf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga96fa906a864b3da32b2276b54d25cf62">I2S_CLR_TX_FIFO</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;FIFOCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#acc1125c51e97fe06cd3f21279e692fad">SPI_FIFOCTL_TXFBCLR_Msk</a> )</td></tr>
<tr class="memdesc:ga96fa906a864b3da32b2276b54d25cf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga96fa906a864b3da32b2276b54d25cf62">More...</a><br /></td></tr>
<tr class="separator:ga96fa906a864b3da32b2276b54d25cf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1675657efdbbdeb7a0e9331f04db4e9">I2S_CLR_RX_FIFO</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;FIFOCTL |= <a class="el" href="../../d0/dd3/_m4521_8h.html#adb1eefb65a88ce373d844abaa69bedad">SPI_FIFOCTL_RXFBCLR_Msk</a> )</td></tr>
<tr class="memdesc:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae1675657efdbbdeb7a0e9331f04db4e9">More...</a><br /></td></tr>
<tr class="separator:gae1675657efdbbdeb7a0e9331f04db4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e977d69967307b8e93e382128ad635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07e977d69967307b8e93e382128ad635">I2S_WRITE_TX_FIFO</a>(i2s,  u32Data)&#160;&#160;&#160;( (i2s)-&gt;TX = (u32Data) )</td></tr>
<tr class="memdesc:ga07e977d69967307b8e93e382128ad635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to I2S TX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga07e977d69967307b8e93e382128ad635">More...</a><br /></td></tr>
<tr class="separator:ga07e977d69967307b8e93e382128ad635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa1ef8a810ac579536e013b0b58fb97c8">I2S_READ_RX_FIFO</a>(i2s)&#160;&#160;&#160;( (i2s)-&gt;RX )</td></tr>
<tr class="memdesc:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa1ef8a810ac579536e013b0b58fb97c8">More...</a><br /></td></tr>
<tr class="separator:gaa1ef8a810ac579536e013b0b58fb97c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cff37a34192b7b63c191d3be449dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10cff37a34192b7b63c191d3be449dcd">I2S_GET_INT_FLAG</a>(i2s,  u32Mask)&#160;&#160;&#160;( (i2s)-&gt;I2SSTS &amp; (u32Mask) )</td></tr>
<tr class="memdesc:ga10cff37a34192b7b63c191d3be449dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10cff37a34192b7b63c191d3be449dcd">More...</a><br /></td></tr>
<tr class="separator:ga10cff37a34192b7b63c191d3be449dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f01e32b37fe0de7401f543545a7f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10f01e32b37fe0de7401f543545a7f38">I2S_CLR_INT_FLAG</a>(i2s,  u32Mask)&#160;&#160;&#160;( (i2s)-&gt;I2SSTS = (u32Mask) )</td></tr>
<tr class="memdesc:ga10f01e32b37fe0de7401f543545a7f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10f01e32b37fe0de7401f543545a7f38">More...</a><br /></td></tr>
<tr class="separator:ga10f01e32b37fe0de7401f543545a7f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc426b52909ae78777b737aa334a5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3dc426b52909ae78777b737aa334a5fd">I2S_GET_TX_FIFO_LEVEL</a>(i2s)&#160;&#160;&#160;( ((i2s)-&gt;I2SSTS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#a65df152f4524e9abdea28d5e1a33a731">SPI_I2SSTS_TXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d0/dd3/_m4521_8h.html#adf3934bdb48bfadeb37174a33091c7d6">SPI_I2SSTS_TXCNT_Pos</a>  )</td></tr>
<tr class="memdesc:ga3dc426b52909ae78777b737aa334a5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transmit FIFO level.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3dc426b52909ae78777b737aa334a5fd">More...</a><br /></td></tr>
<tr class="separator:ga3dc426b52909ae78777b737aa334a5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7185b914261b1b34067aa6ad7499d300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7185b914261b1b34067aa6ad7499d300">I2S_GET_RX_FIFO_LEVEL</a>(i2s)&#160;&#160;&#160;( ((i2s)-&gt;I2SSTS &amp; <a class="el" href="../../d0/dd3/_m4521_8h.html#af7904d3366b5b2a1f6877b13eed4f7c5">SPI_I2SSTS_RXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d0/dd3/_m4521_8h.html#a96bfa5f05b61dc64c18475234195865d">SPI_I2SSTS_RXCNT_Pos</a> )</td></tr>
<tr class="memdesc:ga7185b914261b1b34067aa6ad7499d300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get receive FIFO level.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7185b914261b1b34067aa6ad7499d300">More...</a><br /></td></tr>
<tr class="separator:ga7185b914261b1b34067aa6ad7499d300"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga29a34eb8d79a7a8e30262e570d6da23a"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29a34eb8d79a7a8e30262e570d6da23a">I2S_ENABLE_TX_ZCD</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga29a34eb8d79a7a8e30262e570d6da23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable zero cross detection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga29a34eb8d79a7a8e30262e570d6da23a">More...</a><br /></td></tr>
<tr class="separator:ga29a34eb8d79a7a8e30262e570d6da23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ff68fdd9e6010b8a8fc82724dec4f8"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73ff68fdd9e6010b8a8fc82724dec4f8">I2S_DISABLE_TX_ZCD</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</td></tr>
<tr class="memdesc:ga73ff68fdd9e6010b8a8fc82724dec4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable zero cross detection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga73ff68fdd9e6010b8a8fc82724dec4f8">More...</a><br /></td></tr>
<tr class="separator:ga73ff68fdd9e6010b8a8fc82724dec4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c630960a0ac326148bfb5b2adc9ed7"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82c630960a0ac326148bfb5b2adc9ed7">I2S_SET_MONO_RX_CHANNEL</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch)</td></tr>
<tr class="memdesc:ga82c630960a0ac326148bfb5b2adc9ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the recording source channel when mono mode is used.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82c630960a0ac326148bfb5b2adc9ed7">More...</a><br /></td></tr>
<tr class="separator:ga82c630960a0ac326148bfb5b2adc9ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e8b6852df5a11cd517a242559c96fc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga91e8b6852df5a11cd517a242559c96fc">I2S_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</td></tr>
<tr class="memdesc:ga91e8b6852df5a11cd517a242559c96fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures some parameters of I2S interface for general purpose use.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga91e8b6852df5a11cd517a242559c96fc">More...</a><br /></td></tr>
<tr class="separator:ga91e8b6852df5a11cd517a242559c96fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752bb59e0890fa93dd0f2c62d9e2409c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga752bb59e0890fa93dd0f2c62d9e2409c">I2S_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:ga752bb59e0890fa93dd0f2c62d9e2409c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga752bb59e0890fa93dd0f2c62d9e2409c">More...</a><br /></td></tr>
<tr class="separator:ga752bb59e0890fa93dd0f2c62d9e2409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379f04577d4cfc4d5a270ff2210ebf66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga379f04577d4cfc4d5a270ff2210ebf66">I2S_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga379f04577d4cfc4d5a270ff2210ebf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga379f04577d4cfc4d5a270ff2210ebf66">More...</a><br /></td></tr>
<tr class="separator:ga379f04577d4cfc4d5a270ff2210ebf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac533c834eac2bfbbddc9e2f8a0d0feab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac533c834eac2bfbbddc9e2f8a0d0feab">I2S_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gac533c834eac2bfbbddc9e2f8a0d0feab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac533c834eac2bfbbddc9e2f8a0d0feab">More...</a><br /></td></tr>
<tr class="separator:gac533c834eac2bfbbddc9e2f8a0d0feab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ea2b37b7d1e8f7237dbb0983fa60d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga74ea2b37b7d1e8f7237dbb0983fa60d8">I2S_EnableMCLK</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga74ea2b37b7d1e8f7237dbb0983fa60d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable master clock (MCLK).  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga74ea2b37b7d1e8f7237dbb0983fa60d8">More...</a><br /></td></tr>
<tr class="separator:ga74ea2b37b7d1e8f7237dbb0983fa60d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6717a9976b6e0dbc0907fcd9c3567b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba6717a9976b6e0dbc0907fcd9c3567b">I2S_DisableMCLK</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s)</td></tr>
<tr class="memdesc:gaba6717a9976b6e0dbc0907fcd9c3567b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable master clock (MCLK).  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba6717a9976b6e0dbc0907fcd9c3567b">More...</a><br /></td></tr>
<tr class="separator:gaba6717a9976b6e0dbc0907fcd9c3567b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4661b257a16d33df06e583184b340f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b4661b257a16d33df06e583184b340f">I2S_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga2b4661b257a16d33df06e583184b340f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b4661b257a16d33df06e583184b340f">More...</a><br /></td></tr>
<tr class="separator:ga2b4661b257a16d33df06e583184b340f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >M4521 SPI driver header file. </p>
<dl class="section version"><dt>Version</dt><dd>V0.10 </dd></dl>
<dl class="section rcs"><dt>Revision</dt><dd>17 </dd></dl>
<dl class="section rcs"><dt>Date</dt><dd>15/08/11 10:26a </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SPDX-License-Identifier: Apache-2.0 Copyright (C) 2022 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 17 2024 09:13:39 for M4521_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
