Timing Analyzer report for pdp8_top
Thu Jul 15 15:47:46 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 14. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 16. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 17. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 19. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 20. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 21. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 24. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 25. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 26. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 27. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 37. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 38. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 39. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 41. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 43. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 44. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 45. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 47. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 48. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 49. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 50. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 58. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 59. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 60. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 61. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 62. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 64. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 65. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 66. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 67. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 69. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 70. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 71. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 72. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.48        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.5%      ;
;     Processor 3            ;  15.9%      ;
;     Processor 4            ;  13.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 }                                                               ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 }                                                               ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
; i_CLOCK_50                                                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 66.73 MHz  ; 66.73 MHz       ; i_CLOCK_50                                                                                                                               ;                                                ;
; 120.63 MHz ; 120.63 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ;                                                ;
; 438.21 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; limit due to minimum period restriction (tmin) ;
; 623.05 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                                               ; -13.985 ; -10213.428    ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.948  ; -111.719      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -6.839  ; -202.104      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -6.116  ; -120.912      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.605  ; -1.972        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -1.358 ; -8.368        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.173 ; -5.001        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -0.443 ; -1.011        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.388  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.901  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -3.726 ; -2843.724     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -2.788 ; -28.973       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.066  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.189 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0.981 ; 0.000         ;
; i_CLOCK_50                                                                 ; 1.169 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -4.000 ; -2820.841     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -3.201 ; -62.681       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.487 ; -34.201       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.321  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.985 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 15.294     ;
; -13.929 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 15.238     ;
; -13.864 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 15.210     ;
; -13.832 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 15.141     ;
; -13.791 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 14.645     ;
; -13.777 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.297      ; 15.122     ;
; -13.750 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 15.096     ;
; -13.738 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.297      ; 15.083     ;
; -13.734 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.098     ;
; -13.724 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 15.070     ;
; -13.718 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 15.064     ;
; -13.700 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 14.554     ;
; -13.647 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.010     ;
; -13.644 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 14.990     ;
; -13.620 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.984     ;
; -13.608 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.971     ;
; -13.598 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.925     ;
; -13.594 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.958     ;
; -13.588 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.952     ;
; -13.542 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.869     ;
; -13.514 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.878     ;
; -13.500 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.859     ;
; -13.466 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 14.812     ;
; -13.463 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.984     ;
; -13.450 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.971     ;
; -13.447 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.806     ;
; -13.445 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.772     ;
; -13.435 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.297      ; 14.780     ;
; -13.432 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.791     ;
; -13.419 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.778     ;
; -13.407 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.766     ;
; -13.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.176     ; 14.276     ;
; -13.396 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.743     ;
; -13.371 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.297      ; 14.716     ;
; -13.370 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 14.747     ;
; -13.336 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.700     ;
; -13.317 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 14.694     ;
; -13.315 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.662     ;
; -13.313 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.176     ; 14.185     ;
; -13.305 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.668     ;
; -13.302 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 14.679     ;
; -13.290 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.297      ; 14.635     ;
; -13.289 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 14.666     ;
; -13.283 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.804     ;
; -13.277 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 14.654     ;
; -13.276 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.467     ; 13.810     ;
; -13.275 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.467     ; 13.809     ;
; -13.218 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.466     ; 13.753     ;
; -13.204 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.551     ;
; -13.197 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.508     ; 13.690     ;
; -13.197 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.508     ; 13.690     ;
; -13.159 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.298      ; 14.505     ;
; -13.152 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.499     ;
; -13.137 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.466     ; 13.672     ;
; -13.127 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.490     ; 13.638     ;
; -13.127 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.490     ; 13.638     ;
; -13.097 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 13.952     ;
; -13.064 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.463     ; 13.602     ;
; -13.064 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.463     ; 13.602     ;
; -13.038 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.385     ;
; -13.029 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.393     ;
; -13.010 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.531     ;
; -13.009 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.374     ;
; -13.009 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.530     ;
; -13.006 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.353     ;
; -12.987 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 13.964     ;
; -12.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.347     ;
; -12.984 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.001      ; 13.986     ;
; -12.950 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.016      ; 13.967     ;
; -12.940 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 13.983     ;
; -12.928 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.293     ;
; -12.924 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.466     ; 13.459     ;
; -12.920 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.508     ; 13.413     ;
; -12.920 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.508     ; 13.413     ;
; -12.911 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.190     ; 13.722     ;
; -12.906 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.427     ;
; -12.904 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.177     ; 13.728     ;
; -12.903 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.177     ; 13.727     ;
; -12.903 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.266     ;
; -12.903 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.549     ; 13.355     ;
; -12.897 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.548     ; 13.350     ;
; -12.894 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.415     ;
; -12.873 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.549     ; 13.325     ;
; -12.867 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.548     ; 13.320     ;
; -12.856 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.386     ;
; -12.851 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.466     ; 13.386     ;
; -12.849 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.001      ; 13.851     ;
; -12.826 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.466     ; 13.361     ;
; -12.817 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.182     ;
; -12.817 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.548     ; 13.270     ;
; -12.814 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.008      ; 13.823     ;
; -12.797 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.001      ; 13.799     ;
; -12.796 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 13.773     ;
; -12.788 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.016      ; 13.805     ;
; -12.787 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.548     ; 13.240     ;
; -12.786 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.467     ; 13.320     ;
; -12.765 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.130     ;
; -12.764 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 13.741     ;
; -12.758 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 13.801     ;
; -12.757 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.480     ; 13.278     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.948 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 9.672      ;
; -9.895 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.417      ; 9.620      ;
; -9.832 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.444      ; 9.584      ;
; -9.676 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 9.396      ;
; -9.671 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 9.395      ;
; -9.623 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.402      ; 9.344      ;
; -9.560 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.429      ; 9.308      ;
; -9.503 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.826      ; 9.637      ;
; -9.490 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.400      ; 9.228      ;
; -9.484 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.400      ; 9.229      ;
; -9.457 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 9.170      ;
; -9.437 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 9.176      ;
; -9.431 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 9.177      ;
; -9.409 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 9.195      ;
; -9.407 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.579      ; 9.130      ;
; -9.404 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.585      ; 9.118      ;
; -9.399 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 9.119      ;
; -9.374 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.428      ; 9.140      ;
; -9.368 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.428      ; 9.141      ;
; -9.353 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.474      ;
; -9.341 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.612      ; 9.082      ;
; -9.336 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 9.456      ;
; -9.334 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 9.072      ;
; -9.328 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.295      ; 9.079      ;
; -9.293 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.549      ; 8.986      ;
; -9.281 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 9.020      ;
; -9.274 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 9.025      ;
; -9.270 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.391      ;
; -9.257 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.378      ;
; -9.255 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 9.017      ;
; -9.231 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 9.361      ;
; -9.218 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 8.984      ;
; -9.213 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.400      ; 8.951      ;
; -9.207 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.400      ; 8.952      ;
; -9.180 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.893      ;
; -9.139 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.260      ;
; -9.117 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.831      ;
; -9.117 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 8.868      ;
; -9.111 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.232      ;
; -9.086 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.564      ; 8.794      ;
; -9.081 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 9.198      ;
; -9.080 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 9.200      ;
; -9.071 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.192      ;
; -9.068 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.798      ;
; -9.065 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.445      ; 8.824      ;
; -9.064 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 9.180      ;
; -9.064 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.585      ; 8.779      ;
; -9.063 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.325      ; 8.696      ;
; -9.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 8.795      ;
; -9.048 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 8.816      ;
; -9.047 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 9.167      ;
; -9.045 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.810      ; 9.193      ;
; -9.039 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.810      ; 9.194      ;
; -9.029 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.441      ; 8.789      ;
; -9.015 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.417      ; 8.746      ;
; -9.012 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.994      ; 9.135      ;
; -9.011 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.562      ; 8.717      ;
; -9.004 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.566      ;
; -9.001 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.612      ; 8.743      ;
; -8.998 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 9.115      ;
; -8.997 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.118      ;
; -8.987 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.826      ; 9.121      ;
; -8.986 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.107      ;
; -8.985 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 9.102      ;
; -8.956 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.077      ;
; -8.956 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.077      ;
; -8.952 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.444      ; 8.710      ;
; -8.951 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.514      ;
; -8.913 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.813      ; 9.034      ;
; -8.903 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.407      ; 8.629      ;
; -8.895 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 9.030      ;
; -8.889 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.692      ; 9.037      ;
; -8.889 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 9.031      ;
; -8.888 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.441      ; 8.478      ;
; -8.878 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.796      ; 9.012      ;
; -8.872 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.796      ; 9.013      ;
; -8.867 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.984      ;
; -8.864 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.435      ; 8.644      ;
; -8.862 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.981      ; 8.972      ;
; -8.861 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.431      ; 8.606      ;
; -8.850 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 8.612      ;
; -8.846 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.826      ; 8.980      ;
; -8.845 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.980      ; 8.954      ;
; -8.840 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.554      ;
; -8.839 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.956      ;
; -8.820 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.407      ; 8.546      ;
; -8.812 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.947      ;
; -8.808 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.924      ;
; -8.806 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.948      ;
; -8.803 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.424      ; 8.572      ;
; -8.799 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.798      ; 8.916      ;
; -8.799 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.934      ;
; -8.793 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.935      ;
; -8.791 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 8.420      ;
; -8.791 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.521      ;
; -8.779 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.981      ; 8.889      ;
; -8.775 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.797      ; 8.891      ;
; -8.766 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.981      ; 8.876      ;
; -8.756 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 8.550      ;
; -8.739 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.874      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -6.839 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 9.083      ;
; -6.747 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.991      ;
; -6.700 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.944      ;
; -6.679 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.923      ;
; -6.619 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.863      ;
; -6.590 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.834      ;
; -6.549 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.793      ;
; -6.545 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.771      ; 8.807      ;
; -6.479 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.963      ;
; -6.479 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.963      ;
; -6.475 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 8.719      ;
; -6.353 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.771      ; 8.615      ;
; -5.948 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.432      ;
; -5.948 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.432      ;
; -5.840 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.324      ;
; -5.837 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.321      ;
; -5.733 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 8.217      ;
; -5.342 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 7.826      ;
; -5.220 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 7.704      ;
; -5.002 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 7.486      ;
; -4.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.993      ; 7.470      ;
; -4.497 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.753      ; 6.741      ;
; -4.478 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 5.085      ;
; -4.435 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 5.042      ;
; -4.406 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 5.013      ;
; -4.381 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 4.988      ;
; -4.362 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 4.969      ;
; -4.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 4.759      ;
; -4.119 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 4.726      ;
; -4.110 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.985      ; 6.586      ;
; -4.077 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.394     ; 4.684      ;
; -4.009 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.932      ;
; -3.859 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.138      ; 6.488      ;
; -3.851 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.914      ; 6.803      ;
; -3.769 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.137      ; 6.397      ;
; -3.645 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.601     ; 3.545      ;
; -3.643 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.242      ; 4.933      ;
; -3.602 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.137      ; 6.230      ;
; -3.552 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.474      ;
; -3.532 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.155      ; 6.178      ;
; -3.530 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.152      ; 6.173      ;
; -3.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.352      ;
; -3.405 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.861     ; 3.545      ;
; -3.365 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.155      ; 6.011      ;
; -3.359 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.282      ;
; -3.327 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.645      ; 5.463      ;
; -3.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.232      ;
; -3.222 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.153      ; 5.866      ;
; -3.217 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.140      ;
; -3.197 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.120      ;
; -3.190 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.113      ;
; -3.190 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.138      ; 5.819      ;
; -3.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.106      ;
; -3.177 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.099      ;
; -3.169 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.139      ; 5.799      ;
; -3.143 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.728      ;
; -3.143 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.728      ;
; -3.127 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.377      ; 5.995      ;
; -3.127 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.377      ; 5.995      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.707      ;
; -3.112 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.139      ; 5.742      ;
; -3.100 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.022      ;
; -3.093 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.016      ;
; -3.049 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.152      ; 5.692      ;
; -3.037 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.960      ;
; -3.034 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.619      ;
; -3.033 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.618      ;
; -3.032 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.617      ;
; -3.032 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.617      ;
; -3.032 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.594      ; 5.617      ;
; -3.006 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.928      ;
; -2.967 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.609     ; 2.859      ;
; -2.967 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.157      ; 5.615      ;
; -2.960 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.377      ; 5.828      ;
; -2.960 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.377      ; 5.828      ;
; -2.947 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.645      ; 5.083      ;
; -2.936 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.858      ;
; -2.915 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.241      ; 4.204      ;
; -2.901 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.379      ; 5.771      ;
; -2.901 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.379      ; 5.771      ;
; -2.899 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.241      ; 4.188      ;
; -2.888 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.242      ; 4.178      ;
; -2.868 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.791      ;
; -2.862 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.785      ;
; -2.860 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.783      ;
; -2.846 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.153      ; 5.490      ;
; -2.841 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.143      ; 5.475      ;
; -2.830 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.753      ;
; -2.830 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.143      ; 5.464      ;
; -2.813 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.645      ; 4.949      ;
; -2.785 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.242      ; 4.075      ;
; -2.776 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.698      ;
; -2.760 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.682      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -6.116 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 9.083      ;
; -6.024 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.991      ;
; -5.977 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.944      ;
; -5.956 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.923      ;
; -5.896 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.863      ;
; -5.867 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.834      ;
; -5.826 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.793      ;
; -5.822 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.994      ; 8.807      ;
; -5.758 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.963      ;
; -5.758 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.963      ;
; -5.752 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 8.719      ;
; -5.630 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.994      ; 8.615      ;
; -5.227 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.432      ;
; -5.227 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.432      ;
; -5.119 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.324      ;
; -5.116 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.321      ;
; -5.012 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 8.217      ;
; -4.621 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 7.826      ;
; -4.499 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 7.704      ;
; -4.281 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 7.486      ;
; -4.265 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.214      ; 7.470      ;
; -3.774 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.976      ; 6.741      ;
; -3.389 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.206      ; 6.586      ;
; -3.136 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 6.488      ;
; -3.046 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.360      ; 6.397      ;
; -2.879 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.360      ; 6.230      ;
; -2.809 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.378      ; 6.178      ;
; -2.807 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.375      ; 6.173      ;
; -2.642 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.378      ; 6.011      ;
; -2.604 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 5.463      ;
; -2.499 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.376      ; 5.866      ;
; -2.467 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.819      ;
; -2.446 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.362      ; 5.799      ;
; -2.406 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.598      ; 5.995      ;
; -2.406 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.598      ; 5.995      ;
; -2.389 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.362      ; 5.742      ;
; -2.326 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.375      ; 5.692      ;
; -2.244 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.380      ; 5.615      ;
; -2.239 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.598      ; 5.828      ;
; -2.239 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.598      ; 5.828      ;
; -2.224 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 5.083      ;
; -2.180 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.600      ; 5.771      ;
; -2.180 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.600      ; 5.771      ;
; -2.123 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.376      ; 5.490      ;
; -2.118 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.366      ; 5.475      ;
; -2.107 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.366      ; 5.464      ;
; -2.090 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 4.949      ;
; -2.023 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.875      ; 4.889      ;
; -2.003 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.355      ;
; -1.952 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.375      ; 5.318      ;
; -1.944 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.296      ;
; -1.923 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.613      ; 5.527      ;
; -1.916 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.384      ; 5.291      ;
; -1.852 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.604      ; 5.447      ;
; -1.852 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.604      ; 5.447      ;
; -1.779 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.131      ;
; -1.776 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.128      ;
; -1.768 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.859      ; 4.618      ;
; -1.752 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.361      ; 5.104      ;
; -1.736 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.362      ; 5.089      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.713 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.009     ; 2.205      ;
; -1.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.379      ; 5.077      ;
; -1.706 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.362      ; 5.059      ;
; -1.692 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 4.551      ;
; -1.665 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.599      ; 5.255      ;
; -1.662 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.614      ; 5.267      ;
; -1.659 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.614      ; 5.264      ;
; -1.627 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.859      ; 4.477      ;
; -1.624 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.366      ; 4.981      ;
; -1.566 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.877      ; 4.434      ;
; -1.555 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.859      ; 4.405      ;
; -1.537 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 4.396      ;
; -1.534 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.380      ; 4.905      ;
; -1.502 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.097      ; 4.590      ;
; -1.502 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.097      ; 4.590      ;
; -1.492 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.832      ; 4.315      ;
; -1.490 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.886      ; 4.367      ;
; -1.470 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.832      ; 4.293      ;
; -1.470 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.600      ; 5.061      ;
; -1.470 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.600      ; 5.061      ;
; -1.426 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.106      ; 4.523      ;
; -1.426 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.106      ; 4.523      ;
; -1.422 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.384      ; 4.797      ;
; -1.376 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.859      ; 4.226      ;
; -1.373 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.376      ; 4.740      ;
; -1.371 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.868      ; 4.230      ;
; -1.370 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.859      ; 4.220      ;
; -1.358 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.604      ; 4.953      ;
; -1.358 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.604      ; 4.953      ;
; -1.342 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.376      ; 4.709      ;
; -1.340 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.106      ; 4.437      ;
; -1.336 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.832      ; 4.159      ;
; -1.308 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.832      ; 4.131      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.605 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.529      ;
; -0.371 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.295      ;
; -0.350 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.273      ;
; -0.173 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.096      ;
; -0.170 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.094      ;
; -0.155 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.079      ;
; -0.144 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.068      ;
; -0.004 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.928      ;
; 0.000  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.757      ; 1.248      ;
; 0.005  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.919      ;
; 0.016  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.908      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.358 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.864      ; 2.009      ;
; -0.897 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.864      ; 1.970      ;
; -0.437 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 2.933      ;
; -0.437 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 2.933      ;
; -0.413 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.872      ; 2.962      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 3.466      ;
; -0.324 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.858      ; 3.037      ;
; -0.302 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.058      ;
; -0.255 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.859      ; 3.107      ;
; -0.180 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.196      ;
; -0.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.858      ; 3.203      ;
; -0.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.858      ; 3.203      ;
; -0.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.858      ; 3.203      ;
; -0.102 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.332      ; 3.733      ;
; -0.102 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.332      ; 3.733      ;
; -0.102 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.332      ; 3.733      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.374      ; 3.780      ;
; -0.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.359      ; 3.778      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.250  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.626      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.257  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.365      ; 3.625      ;
; 0.268  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.867      ; 3.138      ;
; 0.268  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.867      ; 3.138      ;
; 0.293  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.872      ; 3.168      ;
; 0.304  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.858      ; 3.165      ;
; 0.306  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.873      ; 3.682      ;
; 0.351  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.870      ; 3.724      ;
; 0.351  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.870      ; 3.724      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.716      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.716      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.716      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.716      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.857      ; 3.716      ;
; 0.366  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.871      ; 3.740      ;
; 0.366  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.871      ; 3.740      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.387  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.401      ; 4.291      ;
; 0.388  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.859      ; 3.250      ;
; 0.390  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.857      ; 3.250      ;
; 0.413  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.872      ; 3.788      ;
; 0.433  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                    ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                            ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                           ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                            ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.173 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 2.025      ;
; -1.031 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.952      ; 2.163      ;
; -0.999 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 1.949      ;
; -0.765 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 2.433      ;
; -0.692 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.488      ; 2.038      ;
; -0.567 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.513      ; 2.188      ;
; -0.498 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.513      ; 2.257      ;
; -0.379 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.488      ; 2.351      ;
; -0.339 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.488      ; 2.391      ;
; -0.325 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 2.873      ;
; -0.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.447      ; 2.417      ;
; -0.243 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.959      ; 2.958      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 2.984      ;
; -0.170 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.481      ; 2.553      ;
; -0.164 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.969      ; 3.047      ;
; -0.147 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.473      ; 2.568      ;
; -0.144 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 3.054      ;
; -0.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.955      ; 3.071      ;
; -0.123 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 2.606      ;
; -0.116 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.447      ; 2.573      ;
; -0.078 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.473      ; 2.637      ;
; -0.070 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.473      ; 2.645      ;
; -0.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.190      ;
; -0.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.190      ;
; 0.029  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.740      ; 3.011      ;
; 0.041  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.447      ; 2.730      ;
; 0.084  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.447      ; 2.773      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.957      ; 3.292      ;
; 0.094  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 2.823      ;
; 0.097  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 2.826      ;
; 0.135  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 2.864      ;
; 0.135  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 2.864      ;
; 0.170  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.473      ; 2.885      ;
; 0.173  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.481      ; 2.896      ;
; 0.225  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.709      ; 3.176      ;
; 0.277  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.722      ; 3.241      ;
; 0.281  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.954      ; 3.477      ;
; 0.295  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.512      ; 3.049      ;
; 0.295  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.512      ; 3.049      ;
; 0.326  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.954      ; 3.522      ;
; 0.452  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.969      ; 3.663      ;
; 0.456  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.259      ; 2.957      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.471  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.706      ; 3.419      ;
; 0.475  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.709      ; 3.426      ;
; 0.513  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.446      ; 3.201      ;
; 0.516  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.446      ; 3.204      ;
; 0.554  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.764      ;
; 0.556  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.446      ; 3.244      ;
; 0.556  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.446      ; 3.244      ;
; 0.557  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.767      ;
; 0.586  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.709      ; 3.537      ;
; 0.598  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.969      ; 3.809      ;
; 0.598  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.959      ; 3.799      ;
; 0.607  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 3.336      ;
; 0.607  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.487      ; 3.336      ;
; 0.616  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.284      ; 3.142      ;
; 0.633  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.709      ; 3.584      ;
; 0.640  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.480      ; 3.362      ;
; 0.643  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.480      ; 3.365      ;
; 0.650  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.480      ; 3.372      ;
; 0.650  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.480      ; 3.372      ;
; 0.656  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.259      ; 3.157      ;
; 0.656  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.709      ; 3.607      ;
; 0.674  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.481      ; 3.397      ;
; 0.707  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.190      ;
; 0.713  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.923      ;
; 0.713  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.968      ; 3.923      ;
; 0.739  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.222      ;
; 0.769  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.472      ; 3.483      ;
; 0.772  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.472      ; 3.486      ;
; 0.832  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.266      ; 3.340      ;
; 0.837  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.969      ; 4.048      ;
; 0.850  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 4.048      ;
; 0.853  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.336      ;
; 0.877  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.218      ; 3.337      ;
; 0.893  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.710      ; 3.845      ;
; 0.899  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.266      ; 3.407      ;
; 0.903  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.956      ; 4.101      ;
; 0.904  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.387      ;
; 0.912  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.266      ; 3.420      ;
; 0.926  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.953      ; 4.121      ;
; 0.927  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.955      ; 4.124      ;
; 0.929  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.953      ; 4.124      ;
; 0.971  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.252      ; 3.465      ;
; 1.015  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.481      ; 3.738      ;
; 1.031  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.514      ;
; 1.034  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.740      ; 4.016      ;
; 1.059  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.241      ; 3.542      ;
; 1.127  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.200      ; 3.569      ;
; 1.160  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.200      ; 3.602      ;
; 1.183  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.954      ; 4.379      ;
; 1.185  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.488      ; 3.915      ;
; 1.186  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.954      ; 4.382      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.443 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.726      ; 2.025      ;
; -0.301 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.722      ; 2.163      ;
; -0.267 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.474      ; 1.949      ;
; -0.035 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.726      ; 2.433      ;
; 0.038  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.258      ; 2.038      ;
; 0.163  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.283      ; 2.188      ;
; 0.232  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.283      ; 2.257      ;
; 0.308  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.864      ;
; 0.342  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.270      ; 2.854      ;
; 0.343  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.899      ;
; 0.351  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.258      ; 2.351      ;
; 0.354  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.910      ;
; 0.369  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.925      ;
; 0.391  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.258      ; 2.391      ;
; 0.405  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.726      ; 2.873      ;
; 0.412  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.968      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.423  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.979      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.458  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.217      ; 2.417      ;
; 0.485  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.041      ;
; 0.487  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.729      ; 2.958      ;
; 0.508  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.064      ;
; 0.516  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.726      ; 2.984      ;
; 0.524  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.080      ;
; 0.529  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.085      ;
; 0.529  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.085      ;
; 0.531  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.087      ;
; 0.531  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.087      ;
; 0.554  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.110      ;
; 0.555  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.845      ;
; 0.560  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.251      ; 2.553      ;
; 0.561  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.851      ;
; 0.563  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.119      ;
; 0.566  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.739      ; 3.047      ;
; 0.569  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.267      ; 3.078      ;
; 0.583  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.243      ; 2.568      ;
; 0.586  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.726      ; 3.054      ;
; 0.604  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.725      ; 3.071      ;
; 0.607  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.257      ; 2.606      ;
; 0.614  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.217      ; 2.573      ;
; 0.635  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.192      ;
; 0.635  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.192      ;
; 0.647  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.203      ;
; 0.651  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.207      ;
; 0.651  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.207      ;
; 0.652  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.243      ; 2.637      ;
; 0.653  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.209      ;
; 0.653  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.209      ;
; 0.660  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.243      ; 2.645      ;
; 0.663  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.219      ;
; 0.663  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.219      ;
; 0.665  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.221      ;
; 0.665  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.221      ;
; 0.676  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.232      ;
; 0.688  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.244      ;
; 0.689  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.245      ;
; 0.689  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.245      ;
; 0.691  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.247      ;
; 0.691  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.247      ;
; 0.691  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.247      ;
; 0.707  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.263      ;
; 0.710  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.738      ; 3.190      ;
; 0.710  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.738      ; 3.190      ;
; 0.725  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.281      ;
; 0.757  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.314      ;
; 0.757  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.314      ;
; 0.761  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.508      ; 3.011      ;
; 0.769  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.326      ;
; 0.769  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.326      ;
; 0.771  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.217      ; 2.730      ;
; 0.795  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.352      ;
; 0.795  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 3.352      ;
; 0.814  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.217      ; 2.773      ;
; 0.821  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.377      ;
; 0.823  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.727      ; 3.292      ;
; 0.824  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.257      ; 2.823      ;
; 0.827  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.257      ; 2.826      ;
; 0.837  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 1.127      ;
; 0.839  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 1.129      ;
; 0.839  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 1.129      ;
; 0.840  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 1.130      ;
; 0.841  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 1.131      ;
; 0.865  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.257      ; 2.864      ;
; 0.865  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.257      ; 2.864      ;
; 0.900  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.243      ; 2.885      ;
; 0.903  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.251      ; 2.896      ;
; 0.918  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 3.474      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.388 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.038      ; 1.168      ;
; 0.531 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.820      ;
; 0.538 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.827      ;
; 0.542 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.831      ;
; 0.654 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.943      ;
; 0.661 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.950      ;
; 0.718 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.007      ;
; 0.737 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.026      ;
; 0.921 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.211      ;
; 0.927 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.216      ;
; 1.159 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.449      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.901 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 2.058      ;
; 1.907 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.779      ; 2.216      ;
; 2.025 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.083      ; 2.638      ;
; 2.050 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 2.197      ;
; 2.126 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.672      ; 2.328      ;
; 2.162 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.085      ; 2.777      ;
; 2.208 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 2.795      ;
; 2.240 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 2.842      ;
; 2.270 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.824      ; 2.624      ;
; 2.290 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.672      ; 2.492      ;
; 2.422 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.074      ; 3.026      ;
; 2.435 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.248      ; 3.213      ;
; 2.548 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.147      ;
; 2.550 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.149      ;
; 2.618 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.657      ; 2.805      ;
; 2.619 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.248      ; 3.397      ;
; 2.642 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 3.242      ;
; 2.725 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.091      ;
; 2.759 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.660      ; 2.949      ;
; 2.840 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.085      ; 3.455      ;
; 2.878 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.084      ; 3.492      ;
; 2.885 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.073      ; 3.488      ;
; 2.908 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.495      ;
; 2.945 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.046      ; 3.521      ;
; 2.954 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.046      ; 3.530      ;
; 2.969 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.084      ; 3.583      ;
; 3.005 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.592      ;
; 3.022 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.053      ; 3.605      ;
; 3.025 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.391      ;
; 3.039 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.225      ; 3.794      ;
; 3.039 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 3.616      ;
; 3.062 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.073      ; 3.665      ;
; 3.100 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.702      ;
; 3.128 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.099      ; 3.757      ;
; 3.154 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.741      ;
; 3.160 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.747      ;
; 3.179 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 3.766      ;
; 3.197 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.799      ;
; 3.226 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.521      ; 3.277      ;
; 3.237 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.062      ; 3.829      ;
; 3.265 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 3.891      ;
; 3.269 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.058      ; 3.857      ;
; 3.277 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.261      ; 4.068      ;
; 3.279 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.061      ; 3.870      ;
; 3.316 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.644      ; 3.490      ;
; 3.322 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.099      ; 3.951      ;
; 3.325 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.644      ; 3.499      ;
; 3.331 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.071      ; 3.932      ;
; 3.352 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.954      ;
; 3.358 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 3.944      ;
; 3.359 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.085      ; 3.974      ;
; 3.360 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 3.946      ;
; 3.364 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.262      ; 4.156      ;
; 3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.973      ;
; 3.387 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.962      ; 3.879      ;
; 3.409 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.935      ; 3.874      ;
; 3.410 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.645      ; 3.585      ;
; 3.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.262      ; 4.212      ;
; 3.427 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.070      ; 4.027      ;
; 3.443 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.251      ; 4.224      ;
; 3.457 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.062      ; 4.049      ;
; 3.495 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.275      ; 4.300      ;
; 3.495 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.081      ;
; 3.504 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.090      ;
; 3.514 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.100      ;
; 3.519 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.086      ; 4.135      ;
; 3.521 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 3.671      ;
; 3.523 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.109      ;
; 3.524 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.275      ; 4.329      ;
; 3.531 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.099      ; 4.160      ;
; 3.534 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.249      ; 4.313      ;
; 3.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.275      ; 4.343      ;
; 3.556 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 4.182      ;
; 3.567 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.275      ; 4.372      ;
; 3.568 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.073      ; 4.171      ;
; 3.568 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.057      ; 4.155      ;
; 3.576 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.261      ; 4.367      ;
; 3.602 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.084      ; 4.216      ;
; 3.606 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.947      ; 4.083      ;
; 3.608 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.660      ; 3.798      ;
; 3.613 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.099      ; 4.242      ;
; 3.642 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.251      ; 4.423      ;
; 3.669 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.949      ; 4.148      ;
; 3.679 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.083      ; 4.292      ;
; 3.684 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 3.834      ;
; 3.714 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.224      ; 4.468      ;
; 3.734 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.224      ; 4.488      ;
; 3.758 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.048      ; 4.336      ;
; 3.770 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.085      ; 4.385      ;
; 3.788 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.083      ; 4.401      ;
; 3.791 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.962      ; 4.283      ;
; 3.794 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 3.941      ;
; 3.795 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.084      ; 4.409      ;
; 3.802 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.056      ; 4.388      ;
; 3.807 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 4.409      ;
; 3.826 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 4.428      ;
; 3.828 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.949      ; 4.307      ;
; 3.833 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.074      ; 4.437      ;
; 3.834 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 4.433      ;
; 3.834 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.249      ; 4.613      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.726 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 4.645      ;
; -3.726 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 4.645      ;
; -3.596 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 4.515      ;
; -3.596 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 4.515      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 4.186      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 4.186      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 4.186      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 4.186      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 4.186      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.183      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.182      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.172      ;
; -3.252 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 4.181      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 4.184      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.251 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.172      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.177      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.177      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.177      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.170      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.167      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 4.181      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.170      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.168      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.170      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.170      ;
; -3.250 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.170      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.177      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopNOP        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
; -3.240 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 4.160      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.788 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.947      ;
; -2.782 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.948      ;
; -2.734 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.893      ;
; -2.728 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.821      ; 2.894      ;
; -2.683 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.703      ; 2.842      ;
; -2.655 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.822      ; 2.796      ;
; -2.650 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.704      ; 2.837      ;
; -2.629 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.703      ; 2.788      ;
; -2.601 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.822      ; 2.742      ;
; -2.596 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.704      ; 2.783      ;
; -2.549 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.982      ; 2.675      ;
; -2.547 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.005      ; 2.681      ;
; -2.541 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.005      ; 2.676      ;
; -2.511 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 2.642      ;
; -2.495 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.982      ; 2.621      ;
; -2.493 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.005      ; 2.627      ;
; -2.487 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 1.005      ; 2.622      ;
; -2.457 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 2.588      ;
; -1.853 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.834      ; 1.836      ;
; -1.795 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.834      ; 1.778      ;
; -1.710 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.837      ; 1.855      ;
; -1.704 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.837      ; 1.855      ;
; -1.642 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.837      ; 1.787      ;
; -1.636 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.837      ; 1.787      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.066 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.911      ;
; 0.066 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.911      ;
; 0.076 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.901      ;
; 0.076 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.901      ;
; 0.076 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.901      ;
; 0.076 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.901      ;
; 0.076 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.986      ; 2.901      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.189 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 2.746      ;
; 0.189 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.315      ; 2.746      ;
; 0.192 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.748      ;
; 0.192 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.748      ;
; 0.192 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.748      ;
; 0.192 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.748      ;
; 0.192 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.314      ; 2.748      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.981 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 1.607      ;
; 0.981 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 1.607      ;
; 0.984 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.093      ; 1.607      ;
; 1.063 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 1.689      ;
; 1.063 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.096      ; 1.689      ;
; 1.076 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.093      ; 1.699      ;
; 1.562 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.272      ; 2.364      ;
; 1.566 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.272      ; 2.368      ;
; 1.584 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.248      ; 2.362      ;
; 1.661 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.272      ; 2.463      ;
; 1.665 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.272      ; 2.467      ;
; 1.683 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.248      ; 2.461      ;
; 1.732 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.071      ; 2.333      ;
; 1.831 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.071      ; 2.432      ;
; 1.920 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.081      ; 2.531      ;
; 1.999 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.959      ; 2.488      ;
; 2.006 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.957      ; 2.493      ;
; 2.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.081      ; 2.630      ;
; 2.079 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.689      ;
; 2.080 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.690      ;
; 2.098 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.959      ; 2.587      ;
; 2.105 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.957      ; 2.592      ;
; 2.178 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.788      ;
; 2.179 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.080      ; 2.789      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.461      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.377 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.670      ;
; 1.748 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.037      ;
; 1.748 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.037      ;
; 1.748 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.037      ;
; 1.748 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.037      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 1.779 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.077      ; 2.068      ;
; 2.425 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4]              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.596      ; 3.233      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopSET                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.243      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.454 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 2.746      ;
; 2.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.564      ; 3.231      ;
; 2.464 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opREAD                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.568      ; 3.244      ;
; 2.465 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.565      ; 3.242      ;
; 2.497 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.521      ; 3.230      ;
; 2.505 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 3.254      ;
; 2.693 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.632      ; 3.537      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.555      ;
; 2.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[12]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.555      ;
; 2.701 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[10]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.641      ; 3.554      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[3]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.628      ; 3.553      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[4]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.631      ; 3.556      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.631      ; 3.556      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.628      ; 3.553      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.631      ; 3.556      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[0]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.629      ; 3.554      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.634      ; 3.559      ;
; 2.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.631      ; 3.556      ;
; 2.721 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[8]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.606      ; 3.539      ;
; 2.728 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[10]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.600      ; 3.540      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[8]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[10]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[11]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.625      ; 3.567      ;
; 2.732 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[9]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.594      ; 3.538      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.612      ; 3.559      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.611      ; 3.558      ;
; 2.735 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.613      ; 3.560      ;
; 2.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.556      ;
; 2.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[2]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.606      ; 3.555      ;
; 2.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.606      ; 3.555      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[11]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.599      ; 3.551      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[2]                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.600      ; 3.552      ;
; 2.741 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.557      ;
; 2.743 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[9]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.599      ; 3.554      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[10]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[8]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[3]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[6]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[5]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[7]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[1]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[9]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.607      ; 3.564      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateBit7 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.574      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateBit6 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.574      ;
; 2.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateBit5 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.574      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 72.87 MHz  ; 72.87 MHz       ; i_CLOCK_50                                                                                                                               ;                                                ;
; 128.9 MHz  ; 128.9 MHz       ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ;                                                ;
; 469.26 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; limit due to minimum period restriction (tmin) ;
; 660.07 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                                               ; -12.723 ; -9495.448     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.378  ; -105.167      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -6.394  ; -185.747      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -5.601  ; -109.181      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.515  ; -1.340        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.246 ; -6.465        ;
; i_CLOCK_50                                                                                                                               ; -1.191 ; -7.285        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -0.446 ; -0.947        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.465  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.843  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -3.307 ; -2490.964     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -2.711 ; -28.375       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.149  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.046 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 1.021 ; 0.000         ;
; i_CLOCK_50                                                                 ; 1.067 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -4.000 ; -2820.606     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -3.201 ; -62.776       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.487 ; -36.436       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.199  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.723 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.228      ; 13.990     ;
; -12.700 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.228      ; 13.967     ;
; -12.619 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.424     ; 13.197     ;
; -12.599 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.899     ;
; -12.580 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.228      ; 13.847     ;
; -12.571 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 13.148     ;
; -12.541 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.197     ; 13.383     ;
; -12.518 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.818     ;
; -12.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 13.808     ;
; -12.503 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.803     ;
; -12.502 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 13.801     ;
; -12.491 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.807     ;
; -12.473 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.773     ;
; -12.440 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.197     ; 13.282     ;
; -12.424 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.724     ;
; -12.410 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.726     ;
; -12.401 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.716     ;
; -12.395 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.711     ;
; -12.394 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.709     ;
; -12.390 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 12.967     ;
; -12.382 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.411     ; 12.973     ;
; -12.381 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.411     ; 12.972     ;
; -12.378 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.970     ;
; -12.365 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.681     ;
; -12.358 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.244      ; 13.641     ;
; -12.335 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.244      ; 13.618     ;
; -12.316 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.632     ;
; -12.283 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.593     ;
; -12.274 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.866     ;
; -12.273 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.573     ;
; -12.234 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.544     ;
; -12.230 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.447     ; 12.785     ;
; -12.230 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.447     ; 12.785     ;
; -12.226 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.526     ;
; -12.224 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.534     ;
; -12.215 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 12.792     ;
; -12.215 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.244      ; 13.498     ;
; -12.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 12.791     ;
; -12.207 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.517     ;
; -12.195 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.505     ;
; -12.187 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 13.486     ;
; -12.176 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.181     ; 13.034     ;
; -12.175 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.501     ;
; -12.174 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 12.983     ;
; -12.166 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.179     ; 12.989     ;
; -12.166 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.003     ; 13.165     ;
; -12.165 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.179     ; 12.988     ;
; -12.165 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.481     ;
; -12.161 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.434     ; 12.729     ;
; -12.161 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.434     ; 12.729     ;
; -12.160 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.023      ; 13.185     ;
; -12.143 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.443     ;
; -12.136 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.436     ;
; -12.129 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.038      ; 13.169     ;
; -12.126 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.452     ;
; -12.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.718     ;
; -12.116 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.442     ;
; -12.116 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.064      ; 13.182     ;
; -12.099 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.425     ;
; -12.093 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.685     ;
; -12.093 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.685     ;
; -12.087 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.413     ;
; -12.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.381     ;
; -12.079 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.394     ;
; -12.075 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.181     ; 12.933     ;
; -12.063 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.363     ;
; -12.054 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.354     ;
; -12.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.424     ; 12.623     ;
; -12.037 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 12.614     ;
; -12.007 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 12.596     ;
; -11.989 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.023      ; 13.014     ;
; -11.988 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 12.573     ;
; -11.973 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.289     ;
; -11.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.271     ;
; -11.958 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.447     ; 12.513     ;
; -11.958 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.447     ; 12.513     ;
; -11.947 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.037      ; 12.986     ;
; -11.944 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.003     ; 12.943     ;
; -11.940 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.532     ;
; -11.934 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.411     ; 12.525     ;
; -11.933 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.023      ; 12.958     ;
; -11.931 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.037      ; 12.970     ;
; -11.925 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.038      ; 12.965     ;
; -11.915 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 13.215     ;
; -11.902 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.038      ; 12.942     ;
; -11.898 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.571     ; 12.329     ;
; -11.895 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.064      ; 12.961     ;
; -11.887 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 12.476     ;
; -11.877 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.532     ; 12.347     ;
; -11.874 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.197     ; 12.716     ;
; -11.870 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.003     ; 12.869     ;
; -11.869 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.425     ; 12.446     ;
; -11.869 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.023      ; 12.894     ;
; -11.865 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.556     ; 12.311     ;
; -11.864 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.512     ; 12.354     ;
; -11.861 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.177     ;
; -11.858 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.037      ; 12.897     ;
; -11.857 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 12.775     ;
; -11.857 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 12.775     ;
; -11.846 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.539     ; 12.309     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.378 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 9.096      ;
; -9.324 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 9.040      ;
; -9.256 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.336      ; 8.996      ;
; -9.111 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.303      ; 8.824      ;
; -9.106 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.824      ;
; -9.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 8.768      ;
; -9.005 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.677      ; 9.086      ;
; -8.989 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.325      ; 8.724      ;
; -8.915 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 8.641      ;
; -8.910 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 8.639      ;
; -8.904 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.971      ;
; -8.897 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 8.600      ;
; -8.870 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.456      ; 8.582      ;
; -8.864 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.660      ; 8.928      ;
; -8.861 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.295      ; 8.585      ;
; -8.856 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 8.583      ;
; -8.853 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.230      ; 8.621      ;
; -8.843 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.459      ; 8.544      ;
; -8.840 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.907      ;
; -8.839 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.303      ; 8.552      ;
; -8.793 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.319      ; 8.541      ;
; -8.788 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 8.539      ;
; -8.781 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.185      ; 8.504      ;
; -8.775 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.483      ; 8.500      ;
; -8.772 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.198      ; 8.508      ;
; -8.760 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.430      ; 8.446      ;
; -8.738 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.666      ; 8.814      ;
; -8.727 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.183      ; 8.448      ;
; -8.719 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.462      ;
; -8.718 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.785      ;
; -8.696 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.763      ;
; -8.680 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.747      ;
; -8.659 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.207      ; 8.404      ;
; -8.654 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.337      ; 8.401      ;
; -8.643 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 8.369      ;
; -8.638 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 8.367      ;
; -8.637 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.699      ;
; -8.625 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 8.328      ;
; -8.607 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.674      ;
; -8.597 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.649      ; 8.656      ;
; -8.586 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.337      ; 8.327      ;
; -8.583 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.650      ;
; -8.582 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.660      ; 8.646      ;
; -8.581 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.677      ; 8.662      ;
; -8.579 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.646      ;
; -8.573 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.635      ;
; -8.570 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.460      ; 8.274      ;
; -8.570 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.660      ; 8.634      ;
; -8.564 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.441      ; 8.261      ;
; -8.546 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.203      ; 8.153      ;
; -8.542 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.660      ; 8.631      ;
; -8.539 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.261      ;
; -8.537 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.629      ;
; -8.533 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.213      ; 8.284      ;
; -8.528 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.336      ; 8.272      ;
; -8.524 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.824      ; 8.590      ;
; -8.517 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 8.027      ;
; -8.516 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.458      ; 8.218      ;
; -8.509 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.185      ; 8.232      ;
; -8.488 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.555      ;
; -8.485 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.441      ; 8.182      ;
; -8.485 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 8.205      ;
; -8.463 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 7.971      ;
; -8.451 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.518      ;
; -8.451 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.513      ;
; -8.448 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 8.174      ;
; -8.442 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.663      ; 8.509      ;
; -8.441 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.646      ; 8.516      ;
; -8.436 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.645      ; 8.514      ;
; -8.429 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.491      ;
; -8.424 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.173      ;
; -8.423 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.810      ; 8.475      ;
; -8.417 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.336      ; 8.161      ;
; -8.413 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.475      ;
; -8.408 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.548      ; 8.494      ;
; -8.405 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.677      ; 8.486      ;
; -8.401 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.643      ; 8.473      ;
; -8.396 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.642      ; 8.471      ;
; -8.395 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 7.927      ;
; -8.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.807      ; 8.432      ;
; -8.377 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.646      ; 8.452      ;
; -8.374 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 8.085      ;
; -8.372 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.645      ; 8.450      ;
; -8.359 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.810      ; 8.411      ;
; -8.340 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.402      ;
; -8.326 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.325      ; 8.059      ;
; -8.316 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.327      ; 8.076      ;
; -8.316 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.378      ;
; -8.315 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.649      ; 8.374      ;
; -8.314 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.666      ; 8.390      ;
; -8.312 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.652      ; 8.374      ;
; -8.307 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.534      ; 8.379      ;
; -8.304 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.302      ; 8.018      ;
; -8.303 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.649      ; 8.362      ;
; -8.298 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.460      ; 8.002      ;
; -8.279 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.192      ; 7.881      ;
; -8.267 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 7.989      ;
; -8.267 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.531      ; 8.336      ;
; -8.259 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.337      ; 8.006      ;
; -8.259 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.319      ; 8.011      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -6.394 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.512      ;
; -6.267 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.385      ;
; -6.263 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.381      ;
; -6.239 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.357      ;
; -6.189 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.307      ;
; -6.115 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.233      ;
; -6.092 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.639      ; 8.223      ;
; -6.077 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.195      ;
; -6.038 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 8.156      ;
; -5.991 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 8.361      ;
; -5.991 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 8.361      ;
; -5.871 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.639      ; 8.002      ;
; -5.431 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.801      ;
; -5.431 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.801      ;
; -5.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.772      ;
; -5.398 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.768      ;
; -5.302 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.672      ;
; -4.938 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.308      ;
; -4.832 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 7.202      ;
; -4.611 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 6.981      ;
; -4.600 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.878      ; 6.970      ;
; -4.144 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.626      ; 6.262      ;
; -4.028 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.683      ;
; -3.983 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.638      ;
; -3.978 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.633      ;
; -3.937 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.592      ;
; -3.922 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.577      ;
; -3.756 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.868      ; 6.116      ;
; -3.749 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 4.680      ;
; -3.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.383      ;
; -3.720 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.964      ; 6.176      ;
; -3.697 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.352      ;
; -3.656 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.311      ;
; -3.641 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.966      ; 6.099      ;
; -3.519 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.966      ; 5.977      ;
; -3.440 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.911      ;
; -3.435 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.906      ;
; -3.421 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.835      ; 6.285      ;
; -3.379 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.509     ; 3.372      ;
; -3.352 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.213      ; 4.604      ;
; -3.313 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.784      ;
; -3.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.499      ; 5.250      ;
; -3.207 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.837     ; 3.372      ;
; -3.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 4.118      ;
; -3.185 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 4.116      ;
; -3.134 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.980      ; 5.606      ;
; -3.105 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 4.036      ;
; -3.102 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.966      ; 5.560      ;
; -3.096 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.964      ; 5.552      ;
; -3.048 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.979      ;
; -3.026 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.966      ; 5.484      ;
; -2.995 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.705      ;
; -2.995 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.705      ;
; -2.962 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.433      ;
; -2.942 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 3.874      ;
; -2.940 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.871      ;
; -2.930 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.861      ;
; -2.927 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.398      ;
; -2.891 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.822      ;
; -2.880 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 3.812      ;
; -2.874 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.805      ;
; -2.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.583      ;
; -2.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.583      ;
; -2.869 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.800      ;
; -2.851 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.499      ; 4.842      ;
; -2.826 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.536      ;
; -2.826 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.218      ; 5.536      ;
; -2.788 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.719      ;
; -2.782 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.713      ;
; -2.781 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.980      ; 5.253      ;
; -2.776 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.970      ; 5.238      ;
; -2.746 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.213      ; 3.998      ;
; -2.743 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.970      ; 5.205      ;
; -2.742 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.499      ; 4.733      ;
; -2.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.552      ; 5.255      ;
; -2.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.552      ; 5.255      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.250      ;
; -2.702 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.633      ;
; -2.700 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.631      ;
; -2.690 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.621      ;
; -2.674 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.520     ; 2.656      ;
; -2.673 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.514      ; 4.679      ;
; -2.657 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.588      ;
; -2.650 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.213      ; 3.902      ;
; -2.635 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.964      ; 5.091      ;
; -2.620 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.163      ;
; -2.620 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.163      ;
; -2.619 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.162      ;
; -2.619 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.162      ;
; -2.618 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.551      ; 5.161      ;
; -2.613 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.979      ; 5.084      ;
; -2.604 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.071     ; 3.535      ;
; -2.601 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.983      ; 5.076      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -5.601 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.512      ;
; -5.474 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.385      ;
; -5.470 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.381      ;
; -5.446 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.357      ;
; -5.396 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.307      ;
; -5.322 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.233      ;
; -5.299 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.932      ; 8.223      ;
; -5.284 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.195      ;
; -5.245 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 8.156      ;
; -5.202 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 8.361      ;
; -5.202 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 8.361      ;
; -5.078 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.932      ; 8.002      ;
; -4.642 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.801      ;
; -4.642 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.801      ;
; -4.613 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.772      ;
; -4.609 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.768      ;
; -4.513 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.672      ;
; -4.149 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.308      ;
; -4.043 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 7.202      ;
; -3.822 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 6.981      ;
; -3.811 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.167      ; 6.970      ;
; -3.351 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.919      ; 6.262      ;
; -2.967 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.157      ; 6.116      ;
; -2.927 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 6.176      ;
; -2.848 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 6.099      ;
; -2.726 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 5.977      ;
; -2.647 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.911      ;
; -2.642 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.906      ;
; -2.520 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.784      ;
; -2.466 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 5.250      ;
; -2.341 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.273      ; 5.606      ;
; -2.309 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 5.560      ;
; -2.303 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 5.552      ;
; -2.233 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 5.484      ;
; -2.206 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.705      ;
; -2.206 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.705      ;
; -2.169 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.433      ;
; -2.134 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.398      ;
; -2.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.583      ;
; -2.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.583      ;
; -2.058 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 4.842      ;
; -2.037 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.536      ;
; -2.037 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 5.536      ;
; -1.988 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.273      ; 5.253      ;
; -1.983 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.263      ; 5.238      ;
; -1.950 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.263      ; 5.205      ;
; -1.949 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 4.733      ;
; -1.880 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.807      ; 4.679      ;
; -1.842 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 5.091      ;
; -1.820 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 5.084      ;
; -1.808 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.276      ; 5.076      ;
; -1.788 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 5.037      ;
; -1.764 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.520      ; 5.276      ;
; -1.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.511      ; 5.214      ;
; -1.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.511      ; 5.214      ;
; -1.644 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 4.893      ;
; -1.635 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.257      ; 4.884      ;
; -1.626 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 4.877      ;
; -1.621 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.791      ; 4.404      ;
; -1.597 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 4.848      ;
; -1.582 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.270      ; 4.844      ;
; -1.572 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.259      ; 4.823      ;
; -1.544 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 4.328      ;
; -1.508 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.521      ; 5.021      ;
; -1.507 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.264      ; 4.763      ;
; -1.504 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.521      ; 5.017      ;
; -1.504 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.505      ; 5.001      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.480 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; 0.080      ; 2.062      ;
; -1.463 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.791      ; 4.246      ;
; -1.446 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.804      ; 4.242      ;
; -1.422 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.272      ; 4.686      ;
; -1.416 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 4.200      ;
; -1.369 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.791      ; 4.152      ;
; -1.369 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.805      ; 4.166      ;
; -1.349 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.039      ; 4.380      ;
; -1.349 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.039      ; 4.380      ;
; -1.338 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.763      ; 4.093      ;
; -1.332 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.277      ; 4.601      ;
; -1.325 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 4.824      ;
; -1.325 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.507      ; 4.824      ;
; -1.317 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.763      ; 4.072      ;
; -1.282 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.273      ; 4.547      ;
; -1.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.040      ; 4.304      ;
; -1.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.040      ; 4.304      ;
; -1.256 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.792      ; 4.040      ;
; -1.235 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.512      ; 4.739      ;
; -1.235 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.512      ; 4.739      ;
; -1.235 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.791      ; 4.018      ;
; -1.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.791      ; 3.997      ;
; -1.212 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.273      ; 4.477      ;
; -1.185 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.763      ; 3.940      ;
; -1.180 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.804      ; 3.976      ;
; -1.175 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.040      ; 4.207      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.515 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.449      ;
; -0.265 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.199      ;
; -0.243 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.176      ;
; -0.105 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.038      ;
; -0.073 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.007      ;
; -0.058 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.992      ;
; -0.044 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.978      ;
; -0.037 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.624      ; 1.153      ;
; 0.099  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.835      ;
; 0.106  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.828      ;
; 0.115  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.819      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                    ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.246 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 1.812      ;
; -1.081 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.826      ; 1.970      ;
; -1.021 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 1.780      ;
; -0.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 2.185      ;
; -0.803 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 1.820      ;
; -0.685 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.424      ; 1.964      ;
; -0.637 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.424      ; 2.012      ;
; -0.521 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.102      ;
; -0.488 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.135      ;
; -0.460 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.832      ; 2.597      ;
; -0.421 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.161      ;
; -0.396 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.837      ; 2.666      ;
; -0.364 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 2.694      ;
; -0.352 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 2.719      ;
; -0.330 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 2.279      ;
; -0.306 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.834      ; 2.753      ;
; -0.304 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 2.754      ;
; -0.302 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 2.306      ;
; -0.291 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.396      ; 2.330      ;
; -0.269 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.313      ;
; -0.254 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 2.354      ;
; -0.241 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 2.367      ;
; -0.209 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 2.862      ;
; -0.208 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 2.863      ;
; -0.139 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.603      ; 2.689      ;
; -0.139 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.443      ;
; -0.103 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.479      ;
; -0.087 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.834      ; 2.972      ;
; -0.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.539      ;
; -0.081 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.542      ;
; -0.050 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.573      ;
; -0.050 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.573      ;
; -0.033 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 2.575      ;
; -0.025 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 2.584      ;
; 0.045  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.831      ; 3.101      ;
; 0.059  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.577      ; 2.861      ;
; 0.094  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.831      ; 3.150      ;
; 0.097  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.590      ; 2.912      ;
; 0.103  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.424      ; 2.752      ;
; 0.103  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.424      ; 2.752      ;
; 0.200  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.845      ; 3.270      ;
; 0.259  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.155      ; 2.639      ;
; 0.286  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.087      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.288  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.576      ; 3.089      ;
; 0.297  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.879      ;
; 0.300  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.882      ;
; 0.319  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 3.390      ;
; 0.322  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 3.393      ;
; 0.322  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 3.393      ;
; 0.333  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.915      ;
; 0.333  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.357      ; 2.915      ;
; 0.347  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.837      ; 3.409      ;
; 0.375  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.998      ;
; 0.376  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 2.999      ;
; 0.382  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.577      ; 3.184      ;
; 0.407  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.016      ;
; 0.410  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.019      ;
; 0.412  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.181      ; 2.818      ;
; 0.414  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.023      ;
; 0.417  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.026      ;
; 0.417  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.026      ;
; 0.432  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.577      ; 3.234      ;
; 0.442  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.577      ; 3.244      ;
; 0.445  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.155      ; 2.825      ;
; 0.466  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 3.537      ;
; 0.466  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.846      ; 3.537      ;
; 0.502  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 2.869      ;
; 0.529  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 2.896      ;
; 0.550  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.845      ; 3.620      ;
; 0.550  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 3.158      ;
; 0.553  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.383      ; 3.161      ;
; 0.555  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.832      ; 3.612      ;
; 0.620  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.168      ; 3.013      ;
; 0.632  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 2.999      ;
; 0.633  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.831      ; 3.689      ;
; 0.638  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.832      ; 3.695      ;
; 0.642  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.114      ; 2.981      ;
; 0.645  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 3.703      ;
; 0.648  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.833      ; 3.706      ;
; 0.659  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.578      ; 3.462      ;
; 0.681  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 3.048      ;
; 0.682  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.168      ; 3.075      ;
; 0.683  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.168      ; 3.076      ;
; 0.726  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.141      ; 3.092      ;
; 0.734  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.384      ; 3.343      ;
; 0.775  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.603      ; 3.603      ;
; 0.799  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 3.166      ;
; 0.817  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.142      ; 3.184      ;
; 0.884  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.101      ; 3.210      ;
; 0.889  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.831      ; 3.945      ;
; 0.892  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.831      ; 3.948      ;
; 0.897  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.398      ; 3.520      ;
; 0.912  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.101      ; 3.238      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.191 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 1.893      ;
; -0.798 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.619      ; 1.786      ;
; -0.412 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 2.674      ;
; -0.412 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 2.674      ;
; -0.377 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.627      ; 2.715      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.092      ; 3.202      ;
; -0.294 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.612      ; 2.783      ;
; -0.280 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 2.796      ;
; -0.230 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.613      ; 2.848      ;
; -0.178 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.625      ; 2.912      ;
; -0.157 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.612      ; 2.920      ;
; -0.157 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.612      ; 2.920      ;
; -0.157 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.612      ; 2.920      ;
; -0.065 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.051      ; 3.451      ;
; -0.065 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.051      ; 3.451      ;
; -0.065 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.051      ; 3.451      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.093      ; 3.498      ;
; -0.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.080      ; 3.500      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.628      ; 3.387      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.307  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 3.092      ; 3.364      ;
; 0.310  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.625      ; 3.400      ;
; 0.350  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.627      ; 2.942      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 3.429      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.625      ; 3.443      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 3.429      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 3.429      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 3.429      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.611      ; 3.429      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.625      ; 3.443      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.621      ; 2.939      ;
; 0.353  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.621      ; 2.939      ;
; 0.375  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.612      ; 2.952      ;
; 0.382  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                    ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                            ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.446 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.533      ; 1.812      ;
; -0.281 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.526      ; 1.970      ;
; -0.217 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.272      ; 1.780      ;
; -0.073 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.533      ; 2.185      ;
; -0.003 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 1.820      ;
; 0.115  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.124      ; 1.964      ;
; 0.139  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.564      ;
; 0.163  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.124      ; 2.012      ;
; 0.176  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.601      ;
; 0.187  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.612      ;
; 0.209  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.634      ;
; 0.216  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.143      ; 2.584      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.268  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.691      ;
; 0.277  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.700      ;
; 0.279  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.102      ;
; 0.312  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.135      ;
; 0.323  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.748      ;
; 0.324  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.749      ;
; 0.338  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.761      ;
; 0.338  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.761      ;
; 0.340  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.763      ;
; 0.340  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.763      ;
; 0.340  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.532      ; 2.597      ;
; 0.365  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.788      ;
; 0.366  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.789      ;
; 0.374  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.799      ;
; 0.379  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.057      ; 2.161      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.537      ; 2.666      ;
; 0.408  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.138      ; 2.771      ;
; 0.428  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.851      ;
; 0.428  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.851      ;
; 0.436  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.859      ;
; 0.436  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.859      ;
; 0.436  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.533      ; 2.694      ;
; 0.438  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.861      ;
; 0.438  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.861      ;
; 0.447  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.870      ;
; 0.447  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.870      ;
; 0.448  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.546      ; 2.719      ;
; 0.449  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.872      ;
; 0.449  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.872      ;
; 0.463  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.886      ;
; 0.470  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.084      ; 2.279      ;
; 0.474  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.897      ;
; 0.475  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.898      ;
; 0.475  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.898      ;
; 0.477  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.200      ; 2.902      ;
; 0.477  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.900      ;
; 0.477  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.900      ;
; 0.487  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.910      ;
; 0.494  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.534      ; 2.753      ;
; 0.496  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.533      ; 2.754      ;
; 0.498  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.083      ; 2.306      ;
; 0.502  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.925      ;
; 0.509  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.096      ; 2.330      ;
; 0.516  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.782      ;
; 0.523  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 0.789      ;
; 0.526  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.949      ;
; 0.526  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.949      ;
; 0.531  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.057      ; 2.313      ;
; 0.537  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.960      ;
; 0.537  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.960      ;
; 0.546  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.083      ; 2.354      ;
; 0.559  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.083      ; 2.367      ;
; 0.565  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.988      ;
; 0.565  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.988      ;
; 0.591  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.546      ; 2.862      ;
; 0.592  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.546      ; 2.863      ;
; 0.601  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 3.024      ;
; 0.660  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 3.083      ;
; 0.661  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.057      ; 2.443      ;
; 0.665  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.299      ; 2.689      ;
; 0.697  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.057      ; 2.479      ;
; 0.713  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.534      ; 2.972      ;
; 0.716  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.539      ;
; 0.719  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.542      ;
; 0.723  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 3.146      ;
; 0.750  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.573      ;
; 0.750  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.098      ; 2.573      ;
; 0.767  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 3.190      ;
; 0.767  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.083      ; 2.575      ;
; 0.775  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.084      ; 2.584      ;
; 0.782  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 1.048      ;
; 0.784  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 1.050      ;
; 0.785  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 1.051      ;
; 0.785  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 1.051      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.873      ; 1.063      ;
; 0.497 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.760      ;
; 0.503 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.766      ;
; 0.508 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.771      ;
; 0.611 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.874      ;
; 0.620 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.883      ;
; 0.642 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.905      ;
; 0.653 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.916      ;
; 0.839 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 1.103      ;
; 0.859 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.122      ;
; 1.049 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 1.313      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.843 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.483      ; 1.856      ;
; 1.867 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 2.002      ;
; 1.940 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.901      ; 2.371      ;
; 1.971 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.468      ; 1.969      ;
; 2.035 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.514      ; 2.079      ;
; 2.048 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 2.480      ;
; 2.096 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.877      ; 2.503      ;
; 2.146 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 2.565      ;
; 2.178 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.646      ; 2.354      ;
; 2.190 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.514      ; 2.234      ;
; 2.291 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 2.713      ;
; 2.302 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 2.879      ;
; 2.442 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 2.861      ;
; 2.448 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 2.867      ;
; 2.474 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.047      ; 3.051      ;
; 2.487 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.500      ; 2.517      ;
; 2.511 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 2.936      ;
; 2.584 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 2.772      ;
; 2.593 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.504      ; 2.627      ;
; 2.690 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.126      ;
; 2.691 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 3.115      ;
; 2.711 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 3.143      ;
; 2.719 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.131      ;
; 2.770 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 3.167      ;
; 2.776 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 3.173      ;
; 2.793 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.902      ; 3.225      ;
; 2.812 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.879      ; 3.221      ;
; 2.827 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.230      ;
; 2.839 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.242      ;
; 2.840 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.026      ; 3.396      ;
; 2.855 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 3.279      ;
; 2.856 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 3.044      ;
; 2.893 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.316      ;
; 2.935 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.918      ; 3.383      ;
; 2.951 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.363      ;
; 2.952 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.877      ; 3.359      ;
; 2.969 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.879      ; 3.378      ;
; 2.986 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.890      ; 3.406      ;
; 3.018 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.884      ; 3.432      ;
; 3.037 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.371      ; 2.938      ;
; 3.060 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.879      ; 3.469      ;
; 3.068 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.481      ;
; 3.101 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.537      ;
; 3.124 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.487      ; 3.141      ;
; 3.125 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.548      ;
; 3.130 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.487      ; 3.147      ;
; 3.134 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 3.578      ;
; 3.136 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.059      ; 3.725      ;
; 3.139 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 3.563      ;
; 3.143 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.890      ; 3.563      ;
; 3.149 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.786      ; 3.465      ;
; 3.178 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.060      ; 3.768      ;
; 3.185 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.059      ; 3.774      ;
; 3.186 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.890      ; 3.606      ;
; 3.187 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.876      ; 3.593      ;
; 3.191 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.876      ; 3.597      ;
; 3.193 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.493      ; 3.216      ;
; 3.193 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.884      ; 3.607      ;
; 3.194 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.761      ; 3.485      ;
; 3.202 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.918      ; 3.650      ;
; 3.248 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.850      ;
; 3.269 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.876      ; 3.675      ;
; 3.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.875      ;
; 3.274 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.876      ; 3.680      ;
; 3.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.905      ; 3.711      ;
; 3.283 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.048      ; 3.861      ;
; 3.287 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.690      ;
; 3.288 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.463      ; 3.281      ;
; 3.292 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 3.716      ;
; 3.292 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.695      ;
; 3.293 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.895      ;
; 3.301 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.918      ; 3.749      ;
; 3.318 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.072      ; 3.920      ;
; 3.322 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.050      ; 3.902      ;
; 3.331 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 3.775      ;
; 3.360 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.772      ; 3.662      ;
; 3.372 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.504      ; 3.406      ;
; 3.379 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.050      ; 3.959      ;
; 3.399 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.918      ; 3.847      ;
; 3.400 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.882      ; 3.812      ;
; 3.403 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.773      ; 3.706      ;
; 3.407 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.901      ; 3.838      ;
; 3.441 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 3.878      ;
; 3.441 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.463      ; 3.434      ;
; 3.449 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.004      ;
; 3.449 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.060      ; 4.039      ;
; 3.468 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 4.020      ;
; 3.484 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.868      ; 3.882      ;
; 3.505 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.901      ; 3.936      ;
; 3.508 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.893      ; 3.931      ;
; 3.511 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.947      ;
; 3.515 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.786      ; 3.831      ;
; 3.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 3.957      ;
; 3.526 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.890      ; 3.946      ;
; 3.535 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.876      ; 3.941      ;
; 3.542 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.905      ; 3.977      ;
; 3.545 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 3.964      ;
; 3.550 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.459      ; 3.539      ;
; 3.552 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.773      ; 3.855      ;
; 3.555 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.048      ; 4.133      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.307 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.235      ;
; -3.307 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.235      ;
; -3.237 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.165      ;
; -3.237 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 4.165      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.861 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.800      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 3.804      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.065     ; 3.797      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 3.799      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.065     ; 3.797      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 3.804      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 3.804      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 3.804      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 3.804      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.065     ; 3.797      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.788      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.077     ; 3.785      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.802      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.788      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.788      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.788      ;
; -2.860 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.788      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.064     ; 3.797      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 3.801      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 3.800      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 3.790      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.859 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.786      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.790      ;
; -2.858 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 3.789      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 3.779      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopNOP        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.781      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.781      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.781      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.781      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.781      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.782      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.782      ;
; -2.852 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.782      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.711 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 2.808      ;
; -2.709 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.667      ; 2.809      ;
; -2.638 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.556      ; 2.732      ;
; -2.626 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.668      ; 2.723      ;
; -2.624 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.667      ; 2.724      ;
; -2.609 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.557      ; 2.727      ;
; -2.593 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.677      ;
; -2.553 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.556      ; 2.647      ;
; -2.524 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.557      ; 2.642      ;
; -2.508 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.674      ; 2.592      ;
; -2.506 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 2.573      ;
; -2.505 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 2.579      ;
; -2.499 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.831      ; 2.574      ;
; -2.470 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 2.541      ;
; -2.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.811      ; 2.488      ;
; -2.420 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 2.494      ;
; -2.414 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.831      ; 2.489      ;
; -2.385 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 2.456      ;
; -1.849 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.680      ; 1.730      ;
; -1.764 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.680      ; 1.645      ;
; -1.645 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.685      ; 1.734      ;
; -1.641 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.685      ; 1.734      ;
; -1.560 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.685      ; 1.649      ;
; -1.556 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.685      ; 1.649      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.897      ; 2.740      ;
; 0.149 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.897      ; 2.740      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.896      ; 2.726      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.896      ; 2.726      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.896      ; 2.726      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.896      ; 2.726      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.896      ; 2.726      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.046 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.469      ;
; 0.046 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.469      ;
; 0.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.478      ;
; 0.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.478      ;
; 0.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.478      ;
; 0.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.478      ;
; 0.055 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.198      ; 2.478      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.021 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 1.465      ;
; 1.021 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 1.465      ;
; 1.023 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.910      ; 1.463      ;
; 1.083 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 1.527      ;
; 1.083 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.914      ; 1.527      ;
; 1.085 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.910      ; 1.525      ;
; 1.541 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 2.139      ;
; 1.545 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 2.143      ;
; 1.561 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.046      ; 2.137      ;
; 1.603 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 2.201      ;
; 1.607 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 2.205      ;
; 1.623 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.046      ; 2.199      ;
; 1.697 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 2.115      ;
; 1.759 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 2.177      ;
; 1.863 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.903      ; 2.296      ;
; 1.925 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.903      ; 2.358      ;
; 1.943 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.782      ; 2.255      ;
; 1.949 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.781      ; 2.260      ;
; 2.005 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.782      ; 2.317      ;
; 2.011 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.781      ; 2.322      ;
; 2.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 2.441      ;
; 2.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 2.441      ;
; 2.076 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 2.503      ;
; 2.076 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 2.503      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.333      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.540      ;
; 1.593 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 1.854      ;
; 1.593 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 1.854      ;
; 1.593 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 1.854      ;
; 1.593 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 1.854      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.874      ;
; 1.623 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.885      ;
; 1.623 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.885      ;
; 1.623 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.885      ;
; 2.153 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.555      ; 2.903      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.157 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopSET                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 2.915      ;
; 2.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.524      ; 2.901      ;
; 2.194 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 2.914      ;
; 2.195 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opREAD                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.526      ; 2.916      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.203 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.469      ;
; 2.226 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.480      ; 2.901      ;
; 2.234 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.495      ; 2.924      ;
; 2.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.593      ; 3.193      ;
; 2.412 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.208      ;
; 2.412 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.208      ;
; 2.414 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.597      ; 3.206      ;
; 2.422 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.212      ;
; 2.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.591      ; 3.209      ;
; 2.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.591      ; 3.209      ;
; 2.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[4]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.591      ; 3.209      ;
; 2.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.591      ; 3.209      ;
; 2.425 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.586      ; 3.206      ;
; 2.425 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.586      ; 3.206      ;
; 2.425 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.587      ; 3.207      ;
; 2.434 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.565      ; 3.194      ;
; 2.442 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.559      ; 3.196      ;
; 2.443 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.555      ; 3.193      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.577      ; 3.218      ;
; 2.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.211      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 3.212      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.448 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.570      ; 3.213      ;
; 2.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.563      ; 3.209      ;
; 2.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.208      ;
; 2.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.208      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.554      ; 3.204      ;
; 2.455 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.555      ; 3.205      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[3]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[5]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[2]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.556      ; 3.207      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
; 2.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.560      ; 3.211      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -5.565 ; -3555.287     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.761 ; -41.826       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -2.444 ; -64.511       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.891 ; -35.132       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.315  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -0.671 ; -4.317        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -0.523 ; -2.675        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 0.027  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.203  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.849  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -1.096 ; -746.458      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -0.900 ; -8.059        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.481  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.045 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0.504 ; 0.000         ;
; i_CLOCK_50                                                                 ; 0.513 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -3.000 ; -2181.348     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.000 ; -23.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.369  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.565 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.108      ; 6.682      ;
; -5.553 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.108      ; 6.670      ;
; -5.476 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.108      ; 6.593      ;
; -5.446 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 6.387      ;
; -5.427 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.564      ;
; -5.424 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.561      ;
; -5.422 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.559      ;
; -5.398 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.068     ; 6.339      ;
; -5.394 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.531      ;
; -5.379 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.526      ;
; -5.379 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.506      ;
; -5.378 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.515      ;
; -5.376 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.523      ;
; -5.374 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.521      ;
; -5.367 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.494      ;
; -5.356 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.493      ;
; -5.346 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.493      ;
; -5.343 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.480      ;
; -5.330 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.477      ;
; -5.308 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.455      ;
; -5.301 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.127      ; 6.437      ;
; -5.295 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.442      ;
; -5.292 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.434      ;
; -5.290 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.417      ;
; -5.288 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.430      ;
; -5.287 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.429      ;
; -5.285 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.424      ;
; -5.285 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.427      ;
; -5.279 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.421      ;
; -5.274 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.413      ;
; -5.264 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.401      ;
; -5.260 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 6.211      ;
; -5.248 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.127      ; 6.384      ;
; -5.244 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.396      ;
; -5.240 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.392      ;
; -5.239 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.391      ;
; -5.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.389      ;
; -5.231 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.383      ;
; -5.218 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.357      ;
; -5.216 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.363      ;
; -5.216 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.353      ;
; -5.212 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 6.163      ;
; -5.204 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.343      ;
; -5.168 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.315      ;
; -5.136 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.275      ;
; -5.119 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 6.061      ;
; -5.115 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.261      ;
; -5.104 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.867      ;
; -5.099 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.248      ;
; -5.088 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.237      ;
; -5.068 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.838      ;
; -5.067 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.837      ;
; -5.065 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.128      ; 6.202      ;
; -5.062 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.208      ;
; -5.058 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.821      ;
; -5.049 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.188      ;
; -5.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.808      ;
; -5.032 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.181      ;
; -5.029 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.216     ; 5.800      ;
; -5.018 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.167      ;
; -5.017 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.164      ;
; -5.008 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 5.947      ;
; -5.008 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 5.947      ;
; -4.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.216     ; 5.757      ;
; -4.984 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.749      ;
; -4.980 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.745      ;
; -4.950 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.099      ;
; -4.943 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.708      ;
; -4.936 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.701      ;
; -4.933 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 5.885      ;
; -4.927 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.692      ;
; -4.924 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.240     ; 5.671      ;
; -4.924 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.240     ; 5.671      ;
; -4.923 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.688      ;
; -4.922 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.685      ;
; -4.921 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.684      ;
; -4.916 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.681      ;
; -4.911 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.224     ; 5.674      ;
; -4.904 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.054     ; 5.837      ;
; -4.904 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.054     ; 5.837      ;
; -4.903 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.249     ; 5.641      ;
; -4.902 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.229     ; 5.660      ;
; -4.902 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.229     ; 5.660      ;
; -4.901 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.237     ; 5.651      ;
; -4.900 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.031     ; 5.856      ;
; -4.898 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.110     ; 5.775      ;
; -4.897 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.110     ; 5.774      ;
; -4.893 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.237     ; 5.643      ;
; -4.890 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|ePC:iPC|pcREG[0]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.239     ; 5.638      ;
; -4.888 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.117     ; 5.758      ;
; -4.886 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.651      ;
; -4.885 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.025     ; 5.847      ;
; -4.885 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.226     ; 5.646      ;
; -4.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                                                                                     ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 5.827      ;
; -4.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                                                                                     ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 5.827      ;
; -4.882 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.216     ; 5.653      ;
; -4.881 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.226     ; 5.642      ;
; -4.880 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.031     ; 5.836      ;
; -4.875 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.222     ; 5.640      ;
; -4.874 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.013      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.761 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.502      ; 4.242      ;
; -3.677 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 3.966      ;
; -3.665 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 3.955      ;
; -3.657 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.132      ;
; -3.650 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 4.118      ;
; -3.646 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 4.122      ;
; -3.628 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.323      ; 3.930      ;
; -3.595 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 3.911      ;
; -3.582 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.057      ;
; -3.576 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 3.866      ;
; -3.574 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.049      ;
; -3.566 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.300      ; 3.842      ;
; -3.564 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.490      ; 4.042      ;
; -3.562 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.037      ;
; -3.561 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.490      ; 4.039      ;
; -3.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 4.030      ;
; -3.554 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.831      ;
; -3.549 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.024      ;
; -3.546 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 4.008      ;
; -3.535 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.998      ;
; -3.532 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.578      ; 4.001      ;
; -3.531 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.006      ;
; -3.529 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 4.004      ;
; -3.525 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 4.001      ;
; -3.520 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 3.813      ;
; -3.517 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 3.806      ;
; -3.495 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.300      ; 3.774      ;
; -3.493 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.447      ; 3.971      ;
; -3.491 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.387      ; 3.778      ;
; -3.491 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.966      ;
; -3.489 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.321      ; 3.786      ;
; -3.480 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.298      ; 3.766      ;
; -3.477 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.298      ; 3.763      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.933      ;
; -3.468 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.755      ;
; -3.466 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.502      ; 3.947      ;
; -3.465 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.940      ;
; -3.465 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.742      ;
; -3.465 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.752      ;
; -3.463 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.925      ;
; -3.460 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.932      ;
; -3.457 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.929      ;
; -3.452 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.927      ;
; -3.451 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.913      ;
; -3.449 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.922      ;
; -3.448 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.386      ; 3.725      ;
; -3.446 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.919      ;
; -3.443 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.906      ;
; -3.443 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.502      ; 3.924      ;
; -3.440 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 3.915      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.900      ;
; -3.437 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.324      ; 3.740      ;
; -3.436 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.387      ; 3.714      ;
; -3.431 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 3.730      ;
; -3.428 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 3.891      ;
; -3.428 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 3.727      ;
; -3.420 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.882      ;
; -3.418 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.880      ;
; -3.417 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.573      ; 3.881      ;
; -3.414 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.877      ;
; -3.413 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.274      ; 3.718      ;
; -3.409 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.255      ; 3.695      ;
; -3.399 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.399      ; 3.689      ;
; -3.397 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 3.684      ;
; -3.390 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.369      ; 3.659      ;
; -3.389 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.578      ; 3.860      ;
; -3.389 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.441      ; 3.861      ;
; -3.386 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.846      ;
; -3.385 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.857      ;
; -3.384 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 3.650      ;
; -3.382 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.854      ;
; -3.380 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.842      ;
; -3.379 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.666      ;
; -3.378 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.442      ; 3.851      ;
; -3.377 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.849      ;
; -3.376 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.674      ;
; -3.376 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.663      ;
; -3.374 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.846      ;
; -3.365 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.837      ;
; -3.362 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.834      ;
; -3.360 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.268      ; 3.659      ;
; -3.357 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.830      ;
; -3.355 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.823      ;
; -3.354 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 3.827      ;
; -3.354 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.816      ;
; -3.353 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 3.816      ;
; -3.352 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.824      ;
; -3.349 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.821      ;
; -3.347 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.387      ; 3.625      ;
; -3.345 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 3.808      ;
; -3.341 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.803      ;
; -3.334 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.806      ;
; -3.334 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.325      ; 3.638      ;
; -3.333 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 3.796      ;
; -3.332 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.804      ;
; -3.332 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.800      ;
; -3.331 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.803      ;
; -3.329 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.801      ;
; -3.329 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 3.791      ;
; -3.328 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.510      ; 3.817      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.444 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.703      ;
; -2.385 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.644      ;
; -2.382 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.641      ;
; -2.371 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.630      ;
; -2.365 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.624      ;
; -2.329 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.588      ;
; -2.322 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.581      ;
; -2.308 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.787      ; 3.572      ;
; -2.299 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 3.558      ;
; -2.263 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.608      ;
; -2.263 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.608      ;
; -2.238 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.787      ; 3.502      ;
; -2.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.390      ;
; -2.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.390      ;
; -2.004 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.349      ;
; -2.000 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.868      ; 3.345      ;
; -1.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.869      ; 3.332      ;
; -1.818 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.869      ; 3.164      ;
; -1.769 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.869      ; 3.115      ;
; -1.680 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.869      ; 3.026      ;
; -1.666 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.869      ; 3.012      ;
; -1.494 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.782      ; 2.753      ;
; -1.472 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.962      ; 2.911      ;
; -1.363 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.961      ; 2.801      ;
; -1.352 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.283     ; 1.556      ;
; -1.303 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.862      ; 2.642      ;
; -1.292 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.961      ; 2.730      ;
; -1.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.966      ; 2.715      ;
; -1.226 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.970      ; 2.673      ;
; -1.207 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 2.158      ;
; -1.201 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.966      ; 2.644      ;
; -1.182 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.991      ;
; -1.177 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.986      ;
; -1.140 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.949      ;
; -1.133 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.763      ; 2.373      ;
; -1.129 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.938      ;
; -1.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.971      ; 2.574      ;
; -1.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.962      ; 2.565      ;
; -1.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.933      ;
; -1.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.963      ; 2.524      ;
; -1.079 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.047      ; 2.603      ;
; -1.079 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.047      ; 2.603      ;
; -1.048 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.963      ; 2.488      ;
; -1.038 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.970      ; 2.485      ;
; -1.029 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.108      ; 2.146      ;
; -1.020 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.829      ;
; -1.010 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.968      ; 2.455      ;
; -1.008 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.047      ; 2.532      ;
; -1.008 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.047      ; 2.532      ;
; -1.007 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.816      ;
; -0.990 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.799      ;
; -0.986 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.937      ;
; -0.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.763      ; 2.226      ;
; -0.979 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.290     ; 1.176      ;
; -0.965 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.049      ; 2.491      ;
; -0.965 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.049      ; 2.491      ;
; -0.952 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.971      ; 2.400      ;
; -0.950 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.901      ;
; -0.936 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.967      ; 2.380      ;
; -0.925 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.967      ; 2.369      ;
; -0.913 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.344     ; 1.556      ;
; -0.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.817      ; 2.723      ;
; -0.904 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.763      ; 2.144      ;
; -0.885 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.836      ;
; -0.880 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.769      ; 2.126      ;
; -0.874 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.825      ;
; -0.874 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.962      ; 2.313      ;
; -0.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.962      ; 2.312      ;
; -0.864 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.815      ;
; -0.858 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.283     ; 1.062      ;
; -0.853 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.049      ; 2.379      ;
; -0.851 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.972      ; 2.300      ;
; -0.846 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.970      ; 2.293      ;
; -0.841 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.057      ; 2.375      ;
; -0.839 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.290     ; 1.036      ;
; -0.824 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.775      ;
; -0.819 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.770      ;
; -0.819 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.770      ;
; -0.816 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.767      ;
; -0.806 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.053      ; 2.336      ;
; -0.806 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.053      ; 2.336      ;
; -0.795 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.961      ; 2.233      ;
; -0.783 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.967      ; 2.227      ;
; -0.765 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.057      ; 2.299      ;
; -0.762 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.713      ;
; -0.761 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.057      ; 2.295      ;
; -0.759 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.963      ; 2.199      ;
; -0.757 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.961      ; 2.195      ;
; -0.756 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.963      ; 2.196      ;
; -0.755 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.961      ; 2.193      ;
; -0.751 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.234     ; 1.004      ;
; -0.749 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.761      ; 1.987      ;
; -0.743 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.695      ;
; -0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.694      ;
; -0.735 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.968      ; 2.180      ;
; -0.729 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.763      ; 1.969      ;
; -0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.679      ;
; -0.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.108      ; 1.831      ;
; -0.701 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.108      ; 1.818      ;
; -0.693 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.644      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.891 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.703      ;
; -1.832 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.644      ;
; -1.829 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.641      ;
; -1.818 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.630      ;
; -1.812 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.624      ;
; -1.776 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.588      ;
; -1.769 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.581      ;
; -1.755 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.840      ; 3.572      ;
; -1.746 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 3.558      ;
; -1.716 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.608      ;
; -1.716 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.608      ;
; -1.685 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.840      ; 3.502      ;
; -1.498 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.390      ;
; -1.498 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.390      ;
; -1.457 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.349      ;
; -1.453 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.915      ; 3.345      ;
; -1.439 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.916      ; 3.332      ;
; -1.271 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.916      ; 3.164      ;
; -1.222 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.916      ; 3.115      ;
; -1.133 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.916      ; 3.026      ;
; -1.119 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.916      ; 3.012      ;
; -0.941 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.835      ; 2.753      ;
; -0.919 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.015      ; 2.911      ;
; -0.810 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.014      ; 2.801      ;
; -0.756 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.909      ; 2.642      ;
; -0.739 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.014      ; 2.730      ;
; -0.719 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.019      ; 2.715      ;
; -0.673 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 2.673      ;
; -0.648 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.019      ; 2.644      ;
; -0.580 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 2.373      ;
; -0.573 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 2.574      ;
; -0.573 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.015      ; 2.565      ;
; -0.532 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 2.603      ;
; -0.532 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 2.603      ;
; -0.531 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.016      ; 2.524      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.050     ; 0.946      ;
; -0.495 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.016      ; 2.488      ;
; -0.485 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 2.485      ;
; -0.461 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 2.532      ;
; -0.461 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 2.532      ;
; -0.457 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.021      ; 2.455      ;
; -0.433 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 2.226      ;
; -0.418 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 2.491      ;
; -0.418 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 2.491      ;
; -0.399 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 2.400      ;
; -0.383 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 2.380      ;
; -0.372 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 2.369      ;
; -0.351 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 2.144      ;
; -0.327 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.822      ; 2.126      ;
; -0.321 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.015      ; 2.313      ;
; -0.320 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.015      ; 2.312      ;
; -0.306 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 2.379      ;
; -0.298 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.025      ; 2.300      ;
; -0.294 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.104      ; 2.375      ;
; -0.293 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 2.293      ;
; -0.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.100      ; 2.336      ;
; -0.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.100      ; 2.336      ;
; -0.242 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.014      ; 2.233      ;
; -0.230 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 2.227      ;
; -0.218 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.104      ; 2.299      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.104      ; 2.295      ;
; -0.206 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.016      ; 2.199      ;
; -0.204 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.014      ; 2.195      ;
; -0.203 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.016      ; 2.196      ;
; -0.202 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.014      ; 2.193      ;
; -0.196 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.814      ; 1.987      ;
; -0.182 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.021      ; 2.180      ;
; -0.176 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 1.969      ;
; -0.130 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.814      ; 1.921      ;
; -0.129 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.021      ; 2.127      ;
; -0.122 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.819      ; 1.918      ;
; -0.112 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 1.905      ;
; -0.108 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.026      ; 2.111      ;
; -0.104 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.814      ; 1.895      ;
; -0.102 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.821      ; 1.900      ;
; -0.090 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 2.163      ;
; -0.090 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 2.163      ;
; -0.083 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.894      ; 1.954      ;
; -0.083 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.894      ; 1.954      ;
; -0.069 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.101      ; 2.147      ;
; -0.069 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.101      ; 2.147      ;
; -0.067 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 2.068      ;
; -0.063 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.896      ; 1.936      ;
; -0.063 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.896      ; 1.936      ;
; -0.061 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.807      ; 1.845      ;
; -0.054 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.897      ; 1.928      ;
; -0.043 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 2.044      ;
; -0.043 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.095      ; 2.115      ;
; -0.043 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.095      ; 2.115      ;
; -0.042 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.807      ; 1.826      ;
; -0.029 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.816      ; 1.822      ;
; -0.029 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 2.030      ;
; -0.018 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.814      ; 1.809      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.315 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.634      ;
; 0.391 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.558      ;
; 0.420 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.529      ;
; 0.444 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.501      ; 0.534      ;
; 0.478 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.471      ;
; 0.485 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.464      ;
; 0.488 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.461      ;
; 0.497 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.452      ;
; 0.552 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.397      ;
; 0.559 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.390      ;
; 0.564 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.385      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.671 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.262      ; 0.810      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.464      ; 1.469      ;
; -0.211 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.260      ; 1.268      ;
; -0.211 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.260      ; 1.268      ;
; -0.199 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.286      ;
; -0.138 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.337      ;
; -0.130 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                    ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.346      ;
; -0.099 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.258      ; 1.378      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.573      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.573      ;
; -0.097 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.573      ;
; -0.087 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 1.262      ; 0.894      ;
; -0.086 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.399      ;
; -0.066 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.410      ;
; -0.066 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.410      ;
; -0.066 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.410      ;
; -0.059 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.456      ; 1.616      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; -0.052 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.466      ; 1.633      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.040  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.526      ;
; 0.073  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.558      ;
; 0.083  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.566      ;
; 0.083  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.566      ;
; 0.086  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.569      ;
; 0.086  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.569      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.568      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.568      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.568      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.568      ;
; 0.093  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.256      ; 1.568      ;
; 0.134  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.619      ;
; 0.145  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.628      ;
; 0.145  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 1.628      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.637      ;
; 0.163  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]              ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.484      ;
; 0.171  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxCurrentByteBuffer[5]                ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.495      ;
; 0.173  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.263      ; 1.655      ;
; 0.174  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxCurrentByteBuffer[6]                ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.498      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[7]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[1]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[2]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[3]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[4]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[5]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[6]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[8]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.659      ;
; 0.177  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.847      ;
; 0.177  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.847      ;
; 0.177  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.451      ; 1.847      ;
; 0.178  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                        ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                                                                       ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                    ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                           ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                                                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                     ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                                                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                       ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                    ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.523 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 0.846      ;
; -0.484 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.249      ; 0.879      ;
; -0.448 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 0.835      ;
; -0.395 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 0.974      ;
; -0.341 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 0.842      ;
; -0.293 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.075      ; 0.896      ;
; -0.252 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.075      ; 0.937      ;
; -0.213 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 0.970      ;
; -0.207 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 1.162      ;
; -0.195 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 0.988      ;
; -0.174 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 0.995      ;
; -0.173 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.259      ; 1.200      ;
; -0.164 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 1.205      ;
; -0.160 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.017      ;
; -0.134 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.234      ;
; -0.130 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.071      ; 1.055      ;
; -0.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.049      ;
; -0.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 1.243      ;
; -0.117 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.259      ;
; -0.116 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.053      ;
; -0.105 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.070      ;
; -0.085 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.090      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.316      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.316      ;
; -0.047 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.122      ;
; -0.043 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.256      ; 1.327      ;
; -0.036 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.185      ; 1.263      ;
; -0.028 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.155      ;
; -0.026 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.143      ;
; -0.025 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.158      ;
; -0.019 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.164      ;
; -0.019 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.164      ;
; -0.018 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.159      ;
; 0.035  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.210      ;
; 0.036  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.172      ; 1.322      ;
; 0.043  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.075      ; 1.232      ;
; 0.043  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.075      ; 1.232      ;
; 0.047  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.179      ; 1.340      ;
; 0.051  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.253      ; 1.418      ;
; 0.065  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.253      ; 1.432      ;
; 0.124  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.172      ; 1.410      ;
; 0.134  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.992      ; 1.240      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.136  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.169      ; 1.419      ;
; 0.138  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.307      ;
; 0.141  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.310      ;
; 0.148  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.524      ;
; 0.148  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.524      ;
; 0.149  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.318      ;
; 0.149  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.055      ; 1.318      ;
; 0.151  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.527      ;
; 0.160  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.337      ;
; 0.160  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.337      ;
; 0.162  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.259      ; 1.535      ;
; 0.164  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.341      ;
; 0.164  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.172      ; 1.450      ;
; 0.167  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.344      ;
; 0.167  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.172      ; 1.453      ;
; 0.179  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.362      ;
; 0.179  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.362      ;
; 0.191  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.567      ;
; 0.192  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.568      ;
; 0.192  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.568      ;
; 0.196  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.373      ;
; 0.196  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.998      ; 1.308      ;
; 0.203  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.992      ; 1.309      ;
; 0.205  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.172      ; 1.491      ;
; 0.216  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.316      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.326      ;
; 0.229  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.404      ;
; 0.232  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.061      ; 1.407      ;
; 0.264  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.992      ; 1.370      ;
; 0.276  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 1.645      ;
; 0.280  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 1.656      ;
; 0.286  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.386      ;
; 0.288  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.173      ; 1.575      ;
; 0.288  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.992      ; 1.394      ;
; 0.289  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.389      ;
; 0.294  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.253      ; 1.661      ;
; 0.297  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.253      ; 1.664      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.978      ; 1.394      ;
; 0.312  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.992      ; 1.418      ;
; 0.313  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.413      ;
; 0.320  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 1.689      ;
; 0.342  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.710      ;
; 0.345  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.185      ; 1.644      ;
; 0.351  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.451      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.063      ; 1.533      ;
; 0.364  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.986      ; 1.464      ;
; 0.383  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.972      ; 1.469      ;
; 0.385  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.753      ;
; 0.388  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.756      ;
; 0.394  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.972      ; 1.480      ;
; 0.397  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.069      ; 1.580      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.027 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.205      ; 0.846      ;
; 0.066 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.199      ; 0.879      ;
; 0.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.968      ; 1.163      ;
; 0.108 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.113      ; 0.835      ;
; 0.112 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.228      ;
; 0.112 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.228      ;
; 0.112 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.228      ;
; 0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.229      ;
; 0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.229      ;
; 0.116 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.232      ;
; 0.117 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.232      ;
; 0.125 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.241      ;
; 0.132 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.247      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.252      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.258      ;
; 0.144 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.259      ;
; 0.144 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.260      ;
; 0.144 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.260      ;
; 0.145 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.261      ;
; 0.145 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.261      ;
; 0.148 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.264      ;
; 0.155 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.205      ; 0.974      ;
; 0.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.276      ;
; 0.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.276      ;
; 0.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.277      ;
; 0.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.277      ;
; 0.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.277      ;
; 0.161 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.277      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.278      ;
; 0.162 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.278      ;
; 0.164 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.280      ;
; 0.164 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.280      ;
; 0.164 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.280      ;
; 0.165 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.281      ;
; 0.172 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.288      ;
; 0.174 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.289      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]       ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.196 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.312      ;
; 0.196 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.312      ;
; 0.209 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.019      ; 0.842      ;
; 0.212 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.328      ;
; 0.212 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.328      ;
; 0.213 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.329      ;
; 0.213 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.329      ;
; 0.216 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.332      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.340      ;
; 0.228 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.348      ;
; 0.234 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.349      ;
; 0.235 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.355      ;
; 0.248 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.364      ;
; 0.255 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.964      ; 1.333      ;
; 0.257 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.025      ; 0.896      ;
; 0.262 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.377      ;
; 0.298 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.025      ; 0.937      ;
; 0.318 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.434      ;
; 0.337 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.019      ; 0.970      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.463      ;
; 0.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.463      ;
; 0.343 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.205      ; 1.162      ;
; 0.345 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.465      ;
; 0.355 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.019      ; 0.988      ;
; 0.356 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.472      ;
; 0.356 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.472      ;
; 0.357 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.473      ;
; 0.357 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.473      ;
; 0.360 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.476      ;
; 0.363 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent             ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.479      ;
; 0.376 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.005      ; 0.995      ;
; 0.377 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.209      ; 1.200      ;
; 0.386 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.205      ; 1.205      ;
; 0.390 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.013      ; 1.017      ;
; 0.408 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.524      ;
; 0.408 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.524      ;
; 0.416 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.204      ; 1.234      ;
; 0.420 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.021      ; 1.055      ;
; 0.424 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.011      ; 1.049      ;
; 0.424 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.205      ; 1.243      ;
; 0.433 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.212      ; 1.259      ;
; 0.434 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.005      ; 1.053      ;
; 0.441 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.104     ; 0.441      ;
; 0.445 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.011      ; 1.070      ;
; 0.464 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.144      ; 1.742      ;
; 0.465 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.581      ;
; 0.465 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.581      ;
; 0.465 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.011      ; 1.090      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.203 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.637      ; 0.454      ;
; 0.204 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.326      ;
; 0.207 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.329      ;
; 0.212 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.334      ;
; 0.256 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.378      ;
; 0.261 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.383      ;
; 0.271 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.393      ;
; 0.277 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.399      ;
; 0.343 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.465      ;
; 0.346 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.468      ;
; 0.442 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.564      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.849 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.512      ; 0.891      ;
; 0.862 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.436      ; 0.828      ;
; 0.897 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.048      ;
; 0.949 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.428      ; 0.907      ;
; 0.987 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.625      ; 1.142      ;
; 1.003 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.459      ; 0.992      ;
; 1.012 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.157      ;
; 1.012 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.150      ;
; 1.053 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.527      ; 1.110      ;
; 1.060 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.459      ; 1.049      ;
; 1.089 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.699      ; 1.318      ;
; 1.094 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.239      ;
; 1.115 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.613      ; 1.258      ;
; 1.116 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.613      ; 1.259      ;
; 1.156 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.699      ; 1.385      ;
; 1.169 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.314      ;
; 1.198 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.450      ; 1.178      ;
; 1.237 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.532      ; 1.299      ;
; 1.267 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.453      ; 1.250      ;
; 1.284 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.626      ; 1.440      ;
; 1.284 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 1.437      ;
; 1.287 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.421      ;
; 1.288 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.422      ;
; 1.297 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.437      ;
; 1.322 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.473      ;
; 1.323 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 1.476      ;
; 1.331 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.471      ;
; 1.339 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 1.474      ;
; 1.341 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.477      ;
; 1.362 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.532      ; 1.424      ;
; 1.373 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.513      ;
; 1.380 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 1.599      ;
; 1.382 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.533      ;
; 1.388 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.528      ;
; 1.393 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.544      ;
; 1.418 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.558      ;
; 1.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.559      ;
; 1.427 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.616      ; 1.573      ;
; 1.427 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.578      ;
; 1.444 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.582      ;
; 1.450 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.633      ; 1.613      ;
; 1.456 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.396      ; 1.382      ;
; 1.456 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.603      ;
; 1.467 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.706      ; 1.703      ;
; 1.478 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.440      ; 1.448      ;
; 1.479 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.440      ; 1.449      ;
; 1.484 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.635      ;
; 1.487 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.564      ; 1.581      ;
; 1.502 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.706      ; 1.738      ;
; 1.507 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 1.667      ;
; 1.514 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.665      ;
; 1.523 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.618      ; 1.671      ;
; 1.524 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.633      ; 1.687      ;
; 1.525 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.626      ; 1.681      ;
; 1.531 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.705      ; 1.766      ;
; 1.532 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.442      ; 1.504      ;
; 1.533 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 1.690      ;
; 1.541 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.679      ;
; 1.544 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.682      ;
; 1.545 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.683      ;
; 1.546 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.684      ;
; 1.548 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.438      ; 1.516      ;
; 1.551 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.577      ; 1.658      ;
; 1.553 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.795      ;
; 1.562 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.700      ; 1.792      ;
; 1.566 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.808      ;
; 1.569 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.633      ; 1.732      ;
; 1.574 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.701      ; 1.805      ;
; 1.574 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.712      ;
; 1.575 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.713      ;
; 1.577 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.819      ;
; 1.579 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.726      ;
; 1.583 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.701      ; 1.814      ;
; 1.586 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 1.686      ;
; 1.590 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 1.832      ;
; 1.592 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.743      ;
; 1.599 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 1.818      ;
; 1.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 1.764      ;
; 1.604 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.438      ; 1.572      ;
; 1.612 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.571      ; 1.713      ;
; 1.616 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.768      ;
; 1.621 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.633      ; 1.784      ;
; 1.629 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 1.848      ;
; 1.647 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.453      ; 1.630      ;
; 1.650 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.620      ; 1.800      ;
; 1.659 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.811      ;
; 1.665 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 1.822      ;
; 1.666 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.624      ; 1.820      ;
; 1.666 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.803      ;
; 1.666 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.705      ; 1.901      ;
; 1.669 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.618      ; 1.817      ;
; 1.669 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.809      ;
; 1.670 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.577      ; 1.777      ;
; 1.671 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.435      ; 1.636      ;
; 1.672 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.381      ; 1.583      ;
; 1.674 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.571      ; 1.775      ;
; 1.675 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.826      ;
; 1.676 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 1.895      ;
; 1.687 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.700      ; 1.917      ;
; 1.695 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.827      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.096 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 2.045      ;
; -1.096 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 2.045      ;
; -1.089 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 2.038      ;
; -1.089 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 2.038      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 1.853      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.849      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.855      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 1.850      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.855      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.855      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.855      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.855      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 1.843      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.853      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.851      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.848      ;
; -0.898 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.847      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.847      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.847      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.845      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 1.848      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 1.850      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.845      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[11]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[10]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[9]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[8]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[7]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[6]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[1]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[4]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[5]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.845      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.845      ;
; -0.897 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.845      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 1.842      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.848      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 1.848      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[18]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[17]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
; -0.893 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.030     ; 1.850      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.900 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.495      ; 1.383      ;
; -0.899 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.495      ; 1.382      ;
; -0.828 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 1.310      ;
; -0.827 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.494      ; 1.309      ;
; -0.811 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.497      ; 1.284      ;
; -0.772 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.452      ; 1.255      ;
; -0.753 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.454      ; 1.250      ;
; -0.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 1.211      ;
; -0.725 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 1.199      ;
; -0.722 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 1.187      ;
; -0.721 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.572      ; 1.193      ;
; -0.719 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.583      ; 1.195      ;
; -0.700 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.451      ; 1.182      ;
; -0.681 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.453      ; 1.177      ;
; -0.653 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.582      ; 1.126      ;
; -0.650 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.488      ; 1.114      ;
; -0.649 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.571      ; 1.120      ;
; -0.647 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.582      ; 1.122      ;
; -0.381 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.505      ; 0.809      ;
; -0.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.507      ; 0.816      ;
; -0.326 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.507      ; 0.815      ;
; -0.309 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.504      ; 0.736      ;
; -0.258 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 0.743      ;
; -0.254 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 0.742      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.481 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.855      ; 1.351      ;
; 0.481 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.855      ; 1.351      ;
; 0.481 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.855      ; 1.351      ;
; 0.481 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.855      ; 1.351      ;
; 0.481 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.855      ; 1.351      ;
; 0.489 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.856      ; 1.344      ;
; 0.489 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.856      ; 1.344      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.045 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.161      ;
; 0.045 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.161      ;
; 0.054 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.170      ;
; 0.054 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.170      ;
; 0.054 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.170      ;
; 0.054 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.170      ;
; 0.054 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.002      ; 1.170      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.504 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 0.664      ;
; 0.505 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 0.665      ;
; 0.510 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 0.667      ;
; 0.511 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 0.671      ;
; 0.512 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.630      ; 0.672      ;
; 0.517 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.627      ; 0.674      ;
; 0.780 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.709      ; 1.019      ;
; 0.784 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.709      ; 1.023      ;
; 0.787 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.709      ; 1.026      ;
; 0.790 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.698      ; 1.018      ;
; 0.791 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.709      ; 1.030      ;
; 0.797 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.698      ; 1.025      ;
; 0.873 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.014      ;
; 0.880 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.021      ;
; 0.936 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.619      ; 1.085      ;
; 0.943 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.619      ; 1.092      ;
; 0.976 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 1.080      ;
; 0.981 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.573      ; 1.084      ;
; 0.983 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 1.087      ;
; 0.988 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.573      ; 1.091      ;
; 1.010 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.157      ;
; 1.011 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.158      ;
; 1.017 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.164      ;
; 1.018 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.617      ; 1.165      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.633      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.702      ;
; 0.745 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.860      ;
; 0.745 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.860      ;
; 0.745 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.860      ;
; 0.745 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.031      ; 0.860      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.755 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.871      ;
; 0.759 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.875      ;
; 0.759 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.875      ;
; 0.759 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.875      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.041 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.161      ;
; 1.121 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.444      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.130 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopSET                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.453      ;
; 1.136 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.226      ; 1.446      ;
; 1.140 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opREAD                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.230      ; 1.454      ;
; 1.140 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 1.452      ;
; 1.153 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.209      ; 1.446      ;
; 1.156 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 1.458      ;
; 1.258 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.595      ;
; 1.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.261      ; 1.606      ;
; 1.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.261      ; 1.606      ;
; 1.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.604      ;
; 1.264 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.596      ;
; 1.268 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.605      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.604      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.606      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.606      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.604      ;
; 1.269 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.261      ; 1.614      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[9]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.242      ; 1.595      ;
; 1.269 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[12]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.261      ; 1.614      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.610      ;
; 1.269 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.607      ;
; 1.270 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eeSC:iSC|scREG[4]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.607      ;
; 1.270 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[0]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.605      ;
; 1.270 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.598      ;
; 1.271 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[10]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[2]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.605      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.605      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.608      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[8]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[10]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[11]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.612      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 1.607      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.610      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.611      ;
; 1.274 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[8]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.606      ;
; 1.275 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[11]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.602      ;
; 1.275 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[2]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.602      ;
; 1.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.608      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[3]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.612      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[4]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.614      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.253      ; 1.614      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[4]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.612      ;
; 1.277 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSR:iSR|srREG[9]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.604      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.618      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.254      ; 1.615      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -13.985    ; -1.358  ; -3.726    ; 0.045   ; -4.000              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.605     ; 0.203   ; N/A       ; N/A     ; -1.487              ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -6.116     ; -1.246  ; N/A       ; N/A     ; -1.487              ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -6.839     ; -0.446  ; 0.066     ; 0.045   ; -3.201              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.948     ; 0.849   ; -2.788    ; 0.504   ; 0.199               ;
;  i_CLOCK_50                                                                                                                               ; -13.985    ; -1.358  ; -3.726    ; 0.513   ; -4.000              ;
; Design-wide TNS                                                                                                                           ; -10650.135 ; -14.697 ; -2872.697 ; 0.0     ; -2936.175           ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.972     ; 0.000   ; N/A       ; N/A     ; -16.357             ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -120.912   ; -6.465  ; N/A       ; N/A     ; -36.436             ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -202.104   ; -1.011  ; 0.000     ; 0.000   ; -62.776             ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -111.719   ; 0.000   ; -28.973   ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                                                                                               ; -10213.428 ; -8.368  ; -2843.724 ; 0.000   ; -2820.841           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_LDA_PB                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_TTY1_CTS_Ser          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_LINK_SS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_serSelect             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_RUN_SS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdCD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdDO                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_reset_n               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DISP_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_LDPC_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_STEP_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DEP_PB                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_EXAM_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_TTY1_RXD_Ser          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 8        ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 472      ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 9        ; 0        ; 8        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 96       ; 0        ; 472      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4091     ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 11465    ; 94       ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 175      ; 11466    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                                               ; 25       ; 132      ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; i_CLOCK_50                                                                                                                               ; 30       ; 18076    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; 10787076 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 8        ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 472      ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 9        ; 0        ; 8        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 96       ; 0        ; 472      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4091     ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 11465    ; 94       ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 175      ; 11466    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                                               ; 25       ; 132      ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; i_CLOCK_50                                                                                                                               ; 30       ; 18076    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; 10787076 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0        ; 0        ; 24       ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                                 ; 1766     ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0        ; 0        ; 24       ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                                 ; 1766     ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; Base ; Constrained ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; i_DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; o_AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; i_DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; o_AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 15 15:47:37 2021
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.985          -10213.428 i_CLOCK_50 
    Info (332119):    -9.948            -111.719 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -6.839            -202.104 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -6.116            -120.912 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -0.605              -1.972 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.358              -8.368 i_CLOCK_50 
    Info (332119):    -1.173              -5.001 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -0.443              -1.011 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.388               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.901               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.726           -2843.724 i_CLOCK_50 
    Info (332119):    -2.788             -28.973 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.066               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.981               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.169               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.841 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -34.201 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.321               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.723           -9495.448 i_CLOCK_50 
    Info (332119):    -9.378            -105.167 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -6.394            -185.747 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -5.601            -109.181 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -0.515              -1.340 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.246              -6.465 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.191              -7.285 i_CLOCK_50 
    Info (332119):    -0.446              -0.947 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.465               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.843               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.307           -2490.964 i_CLOCK_50 
    Info (332119):    -2.711             -28.375 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.149               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.046               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     1.021               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.067               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.606 i_CLOCK_50 
    Info (332119):    -3.201             -62.776 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -36.436 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.199               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.565           -3555.287 i_CLOCK_50 
    Info (332119):    -3.761             -41.826 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -2.444             -64.511 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.891             -35.132 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.315               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.671              -4.317 i_CLOCK_50 
    Info (332119):    -0.523              -2.675 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.027               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.203               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.849               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -1.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.096            -746.458 i_CLOCK_50 
    Info (332119):    -0.900              -8.059 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.481               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.504               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.513               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2181.348 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.000             -23.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.369               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Thu Jul 15 15:47:46 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


