
synpwrap -msg -prj "blank_trb3_periph_blank_synplify.tcl" -log "blank_trb3_periph_blank.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.2.115
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of blank_trb3_periph_blank.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-DM3J0OT

# Wed Dec  5 05:55:56 2018

#Implementation: trb3_periph_blank

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\signal_gated_tb.vhd":13:7:13:21|Top entity is set to tb_signal_gated.
@W: CD709 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 106MB peak: 108MB)


Process completed successfully.
# Wed Dec  5 05:56:06 2018

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll0.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll1.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll2.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll3.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\Cpll4.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\LA_FIFO.v" (library work)
@I::"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\readoutfifo.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)


Process completed successfully.
# Wed Dec  5 05:56:06 2018

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":15:7:15:23|Top entity is set to trb3_periph_blank.
File C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std_textio.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_125_int.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\uart_rec.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\uart_trans.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\optical_link\f_divider.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\pll_in200_out100.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalDelay.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\basic_type_declaration.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\config.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_components.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3\base\trb3_components.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_CRC.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_CRC8.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_addresses.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf6.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_pattern_gen.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_priority_encoder.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_dummy_fifo.vhd changed - recompiling
File C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\signed.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_dummy_fifo.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_ibuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_priority_arbiter.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_trigger.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp2m_fifo.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\bus_register_handler.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_16x8_dp.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_dp.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_dp_rw.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_master.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\lcd.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\debuguart.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trbnet\special\uart.vhd changed - recompiling
File C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\spi_master_generic.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_OR_enabled.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalStretch.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\signal_gated.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master_top.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master_tb.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalDelay_tb.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalStretch_tb.vhd changed - recompiling
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\signal_gated_tb.vhd changed - recompiling
@W: CD709 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master_top.vhd changed - recompiling
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":15:7:15:23|Synthesizing work.trb3_periph_blank.trb3_periph_blank_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":132:15:132:16|Using sequential encoding for type state_t.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":218:2:218:17|Port sci_ack of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":218:2:218:17|Port sci_data_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":218:2:218:17|Port clk_rx_full_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":218:2:218:17|Port clk_rx_half_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port debug_lvl1_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_trigger_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_addr_debug of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_onewire of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_debug_ipu_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_debug_data_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_debug_2 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_debug_1 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port stat_debug_ipu of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port regio_common_ctrl_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Port regio_common_stat_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_half is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Signal readout_tx_0.statusbits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 16 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 17 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 18 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 19 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 20 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 21 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 22 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 23 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 24 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 25 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 26 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 27 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 28 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 29 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 30 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Bit 31 of signal busrdo_tx.data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":123:9:123:25|Bit 5 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":123:9:123:25|Bit 6 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":123:9:123:25|Bit 12 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":123:9:123:25|Bit 13 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 0 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 2 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 3 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 4 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 5 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 6 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 7 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 8 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 9 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 10 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 11 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 12 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 13 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 14 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":124:27:124:34|Bit 15 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":125:9:125:15|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":125:27:125:34|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":128:9:128:16|Signal serdes_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":134:23:134:33|Signal data_amount is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":135:9:135:12|Signal data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":135:15:135:19|Signal rdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":136:9:136:12|Signal addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":137:9:137:11|Signal clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":140:9:140:10|Signal rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":140:13:140:14|Signal wr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":140:17:140:20|Signal ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":140:22:140:27|Signal netclk is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master_top.vhd":14:7:14:24|Synthesizing work.trigger_master_top.trigger_master_top_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalStretch.vhd":12:7:12:20|Synthesizing work.signal_stretch.arch.
Post processing for work.signal_stretch.arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalStretch.vhd":12:7:12:20|Synthesizing work.signal_stretch.arch.
Post processing for work.signal_stretch.arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\signal_gated.vhd":8:7:8:18|Synthesizing work.signal_gated.arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalStretch.vhd":12:7:12:20|Synthesizing work.signal_stretch.arch.
Post processing for work.signal_stretch.arch
Post processing for work.signal_gated.arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_OR_enabled.vhd":14:7:14:24|Synthesizing work.trigger_or_enabled.trigger_or_enabled_arch.
Post processing for work.trigger_or_enabled.trigger_or_enabled_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\trigger_master.vhd":14:7:14:20|Synthesizing work.trigger_master.trigger_master_arch.
Post processing for work.trigger_master.trigger_master_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalDelay.vhd":12:7:12:18|Synthesizing work.signal_delay.arch.
Post processing for work.signal_delay.arch
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\SignalDelay.vhd":31:9:31:14|Found RAM memory, depth=32, width=1
Post processing for work.trigger_master_top.trigger_master_top_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":11:7:11:16|Synthesizing work.trb3_tools.trb3_tools_arch.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":70:7:70:13|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":70:16:70:22|Signal uart_tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":76:7:76:14|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":77:7:77:18|Signal debug_status is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":7:7:7:22|Synthesizing work.input_statistics.input_statistics_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":70:13:70:14|Using sequential encoding for type state_t.
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 11 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 12 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 13 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 14 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_18x1k_oreg.structure.
Post processing for work.fifo_18x1k_oreg.structure
Post processing for work.input_statistics.input_statistics_arch
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":79:11:79:13|Pruning unused register tmp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused bits 5 to 1 of THE_CONTROL.fifo_select(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused register fifo_select(0). Make sure that there are no unused intermediate registers.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":55:7:55:17|Register bit THE_CONTROL.fifo_in_sel(5) is always 0.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":55:7:55:17|Pruning register bit 5 of fifo_in_sel(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":7:7:7:35|Synthesizing work.input_to_trigger_logic_record.input_to_trigger_logic_arch.
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":257:0:257:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":262:15:262:35|Referenced variable coincidence_enable is not in sensitivity list.
Post processing for work.input_to_trigger_logic_record.input_to_trigger_logic_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":239:12:239:12|Pruning unused register i(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":231:13:231:13|Pruning unused register m(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":59:11:59:17|Pruning unused register outchan(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":60:11:60:15|Pruning unused register slice(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":55:7:55:24|Found RAM coincidence_enable, depth=16, width=1
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":54:29:54:48|Found RAM coincidence_config_2, depth=17, width=5
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":54:7:54:26|Found RAM coincidence_config_1, depth=17, width=5
@N: CL214 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:62|Found multi-write port RAM enable, number of write ports=2, depth=4, width=32
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_1_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_2_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":6:7:6:17|Synthesizing work.spi_ltc2600.spi_ltc2600_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":56:15:56:16|Using onehot encoding for type fsm_t. For example, enumeration idle is mapped to "10000000".
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
@W: CD609 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
Post processing for work.spi_ltc2600.spi_ltc2600_arch
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":65:13:65:16|Pruning unused register addr(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":8:7:8:14|Synthesizing work.sedcheck.sed_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":41:15:41:16|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000".
Post processing for work.sedcheck.sed_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":14:4:14:9|All reachable assignments to proc_reg.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(15) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":199:0:199:4|Pruning register bits 15 to 11 of DEBUG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":8:7:8:19|Synthesizing work.load_settings.load_settings_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":85:25:85:26|Using onehot encoding for type read_page_state_t. For example, enumeration idle is mapped to "10000000".
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":102:24:102:25|Using sequential encoding for type pop_page_state_t.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":113:21:113:22|Using onehot encoding for type parse_state_t. For example, enumeration wait_for_command is mapped to "1000000000000000000".
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":152:7:152:19|Signal header_string is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram.vhd":9:7:9:9|Synthesizing work.ram.ram_arch.
Post processing for work.ram.ram_arch
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram.vhd":25:8:25:10|Found RAM ram, depth=256, width=8
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\spi_master_generic.vhd":8:7:8:24|Synthesizing work.spi_master_generic.spi_master_generic_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\spi_master_generic.vhd":51:24:51:25|Using sequential encoding for type transfer_state_t.
Post processing for work.spi_master_generic.spi_master_generic_arch
Post processing for work.load_settings.load_settings_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(send_cmd) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(wait_for_spi_ready) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.timeout are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.read are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":21:4:21:9|All reachable assignments to sync.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(0) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(1) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(2) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(3) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(4) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(5) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(6) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(7) is always 0.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd":11:7:11:38|Synthesizing work.spi_flash_and_fpga_reload_record.flash_reboot_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\fpga_reboot.vhd":6:7:6:17|Synthesizing work.fpga_reboot.fpga_reboot_arch.
Post processing for work.fpga_reboot.fpga_reboot_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd":10:7:10:24|Synthesizing work.spi_databus_memory.behavioral.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd":37:14:37:15|Using onehot encoding for type states. For example, enumeration sleep is mapped to "100000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd":122:8:122:24|OTHERS clause is not synthesized.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":14:7:14:23|Synthesizing work.spi_dpram_32_to_8.structure.
Post processing for work.spi_dpram_32_to_8.structure
Post processing for work.spi_databus_memory.behavioral
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Pruning unused register store_rd_3. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_master.vhd":10:7:10:16|Synthesizing work.spi_master.behavioral.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_master.vhd":44:16:44:17|Using sequential encoding for type states.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_master.vhd":208:6:208:24|OTHERS clause is not synthesized.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":12:7:12:14|Synthesizing work.spi_slim.behavioral.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":53:13:53:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000000000000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":510:8:510:23|OTHERS clause is not synthesized.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":526:8:526:23|OTHERS clause is not synthesized.
Post processing for work.spi_slim.behavioral
Post processing for work.spi_master.behavioral
@W: CL271 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_master.vhd":220:6:220:7|Pruning unused bits 23 to 0 of reg_status_data_2(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler.vhd":10:7:10:33|Synthesizing work.trb_net16_regio_bus_handler.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler.regio_bus_handler_arch
Post processing for work.spi_flash_and_fpga_reload_record.flash_reboot_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
Post processing for work.trb3_tools.trb3_tools_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is floating; a simulation mismatch is possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 0 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 1 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 2 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 3 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 4 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 5 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 6 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 7 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 8 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 9 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 10 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 11 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 12 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 13 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 14 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 15 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 16 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 17 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 18 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 19 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 20 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 21 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 22 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 23 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 24 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 25 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 26 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 27 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 28 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 29 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 30 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 31 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is floating; a simulation mismatch is possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 0 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 1 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 2 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 3 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 4 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":38:4:38:15|Signal DEBUG_TX_OUT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":36:4:36:14|Signal UART_TX_OUT is floating; a simulation mismatch is possible.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 35 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 111 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 112 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 113 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 114 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 115 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 116 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 117 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 118 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 119 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 120 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 121 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 122 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 123 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 124 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 125 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 126 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 127 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 128 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 129 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 130 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 131 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 132 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 133 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 134 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 135 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 136 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 137 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 138 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 139 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 140 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 141 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 142 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 143 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 144 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 145 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 147 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 218 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 219 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":13:7:13:50|Synthesizing work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":170:2:170:13|Port regio_idram_data_out of entity work.trb_net16_endpoint_hades_full is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Port stat_debug of entity work.trb_net16_regio_bus_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 160 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 161 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 162 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 163 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 164 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 165 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 166 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 167 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 168 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 169 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 170 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 171 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 172 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 173 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 174 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 175 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 176 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 177 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 178 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 179 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 180 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 181 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 182 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 183 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 184 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 185 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 186 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 187 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 188 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 189 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 190 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 191 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 192 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 193 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 194 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 195 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 196 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 197 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 198 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 199 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 200 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 201 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 202 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 203 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 204 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 205 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 206 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 207 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 208 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 209 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 210 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 211 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 212 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 213 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 214 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 215 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 216 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 217 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 218 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 219 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 220 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 

Only the first 100 messages of id 'CD796' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CD796' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD796} -count unlimited' in the Tcl shell.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":163:9:163:20|Signal new_max_size is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":9:7:9:30|Synthesizing work.handler_trigger_and_data.handler_trigger_and_data_arch.
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":307:63:307:90|Index value 0 to 31 could be out of prefix range 0 downto 0. 
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":15:7:15:17|Synthesizing work.handler_ipu.handler_ipu_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":54:19:54:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "100000".
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":117:12:117:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":152:47:152:59|Referenced variable ipu_number_in is not in sensitivity list.
Post processing for work.handler_ipu.handler_ipu_arch
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":93:6:93:7|Register bit dat_fifo_number(0) is always 0.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":10:7:10:18|Synthesizing work.handler_data.handler_data_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":102:26:102:27|Using sequential encoding for type buffer_state_t.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":103:26:103:27|Using sequential encoding for type lvl1_state_t.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":125:9:125:25|Signal lvl1_statusbits_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_18x512_oreg.structure.
Post processing for work.fifo_18x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_36x512_oreg.structure.
Post processing for work.fifo_36x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_36x2k_oreg.structure.
Post processing for work.fifo_36x2k_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
Post processing for work.handler_data.handler_data_arch
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":395:8:395:9|Register bit flag_almost_full(0) is always 1.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(31) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(10) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(24) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(25) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(26) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(27) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(31) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 31 to 28 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bit 23 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 15 to 12 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 31 to 23 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 15 to 10 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.handler_trigger_and_data.handler_trigger_and_data_arch
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(24) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(25) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(26) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(27) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(28) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(29) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(30) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(31) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Pruning register bits 31 to 24 of STATISTICS_DATA_OUT(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":13:7:13:35|Synthesizing work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":525:10:525:24|Port ipu_code_out of entity work.trb_net16_ipudata is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":817:64:817:83|Signal trigger_number_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":817:30:817:36|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":833:49:833:71|Referenced variable buf_lvl1_trg_number_out is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":832:49:832:69|Referenced variable buf_lvl1_trg_type_out is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":837:49:837:64|Referenced variable buf_stat_onewire is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":835:49:835:74|Referenced variable stat_counters_lvl1_handler is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":822:46:822:70|Referenced variable lvl1_tmg_trg_missing_flag is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":831:49:831:76|Referenced variable buf_lvl1_trg_information_out is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":834:49:834:69|Referenced variable buf_lvl1_trg_code_out is not in sensitivity list.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":254:9:254:34|Signal last_lvl1_trg_received_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":255:9:255:36|Signal lvl1_trg_received_out_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":256:9:256:37|Signal lvl1_trg_received_out_falling is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":260:9:260:26|Signal got_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":261:9:261:30|Signal got_timingless_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":273:9:273:21|Signal int_trg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":277:9:277:20|Signal trg_invert_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":286:9:286:39|Signal last_trg_timing_trg_received_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":287:9:287:36|Signal last_timingtrg_counter_write is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":288:9:288:35|Signal last_timingtrg_counter_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":290:9:290:26|Signal reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":291:9:291:29|Signal trigger_timing_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":292:9:292:31|Signal last_reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":9:7:9:18|Synthesizing work.handler_lvl1.handler_lvl1_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":75:12:75:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "1000000".
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":385:53:385:69|Signal timing_trg_rising in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":384:17:384:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":398:23:398:33|Referenced variable missing_tmg is not in sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":397:23:397:34|Referenced variable spurious_trg is not in sensitivity list.
@N: CD364 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":537:6:537:23|Removing redundant assignment.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\pulse_stretch.vhd":7:7:7:19|Synthesizing work.pulse_stretch.behavioral.
Post processing for work.pulse_stretch.behavioral
Post processing for work.handler_lvl1.handler_lvl1_arch
@W: CL271 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":199:4:199:5|Pruning unused bits 2 to 1 of prev_trg_reg_3(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(15) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(8) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(9) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(10) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 10 to 8 of buf_STATUS_OUT(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":593:2:593:3|Pruning register bits 15 to 11 of lvl1_delay(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":11:7:11:30|Synthesizing work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":317:2:317:9|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD364 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":361:12:361:12|Removing redundant assignment.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":68:4:68:7|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":58:7:58:9|Signal tmp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_priority_arbiter.vhd":9:7:9:30|Synthesizing work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_priority_encoder.vhd":9:7:9:30|Synthesizing work.trb_net_priority_encoder.trb_net_priority_encoder_arch.
Post processing for work.trb_net_priority_encoder.trb_net_priority_encoder_arch
Post processing for work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":18:7:18:19|Synthesizing work.trb_net_sbuf5.trb_net_sbuf5_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":76:12:76:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "100000000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":277:2:277:15|OTHERS clause is not synthesized.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":175:65:175:77|Signal syn_dataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":175:80:175:96|Signal comb_dataready_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":294:2:294:15|OTHERS clause is not synthesized.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":14:7:14:21|Synthesizing work.fifo_19x16_obuf.structure.
Post processing for work.fifo_19x16_obuf.structure
Post processing for work.trb_net_sbuf5.trb_net_sbuf5_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":10:7:10:21|Synthesizing work.trb_net_onewire.trb_net_onewire_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":36:15:36:16|Using onehot encoding for type state_t. For example, enumeration start is mapped to "10000000000000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":262:8:262:21|OTHERS clause is not synthesized.
Post processing for work.trb_net_onewire.trb_net_onewire_arch
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":293:6:293:7|Register bit strong_pullup is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":342:6:342:7|Register bit ram_addr(2) is always 0.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":342:6:342:7|Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":13:7:13:21|Synthesizing work.trb_net16_regio.trb_net16_regio_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":110:19:110:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "1000000000000000000".
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@W: CD610 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":660:8:660:21|OTHERS clause is not synthesized.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":9:7:9:14|Synthesizing work.rom_16x8.rom_16x8_arch.
Post processing for work.rom_16x8.rom_16x8_arch
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(6) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(5) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(4) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(1) is always 0.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 11 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bits 6 to 3 of dout(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 1 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_addresses.vhd":9:7:9:25|Synthesizing work.trb_net16_addresses.trb_net16_addresses_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_addresses.vhd":90:21:90:22|Using sequential encoding for type sending_state_t.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_16x16_dp.vhd":6:7:6:18|Synthesizing work.ram_16x16_dp.ram_16x16_dp_arch.
Post processing for work.ram_16x16_dp.ram_16x16_dp_arch
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
@N: CL134 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
Post processing for work.trb_net16_addresses.trb_net16_addresses_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_pattern_gen.vhd":13:7:13:25|Synthesizing work.trb_net_pattern_gen.trb_net_pattern_gen_arch.
Post processing for work.trb_net_pattern_gen.trb_net_pattern_gen_arch
Post processing for work.trb_net16_regio.trb_net16_regio_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":10:7:10:24|Synthesizing work.trb_net16_api_base.trb_net16_api_base_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":148:21:148:22|Using sequential encoding for type output_select.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":162:30:162:31|Using sequential encoding for type pas_api_to_apl_state_t.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":165:22:165:23|Using onehot encoding for type state_to_int_t. For example, enumeration inactive is mapped to "100000".
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":229:4:229:7|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":275:4:275:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":295:4:295:15|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":632:87:632:103|Signal fifo_to_apl_empty in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":635:21:635:41|Signal reg_apl_dataready_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":635:44:635:56|Signal slave_running in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":636:51:636:62|Signal master_start in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":636:88:636:108|Signal sbuf_to_apl_next_read in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":706:68:706:83|Signal sequence_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":707:21:707:32|Signal state_to_apl in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":705:13:705:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":776:15:776:36|Referenced variable last_fifo_to_int_empty is not in sensitivity list.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":993:8:993:30|OTHERS clause is not synthesized.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":1007:8:1007:27|OTHERS clause is not synthesized.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":124:9:124:29|Signal next_fifo_to_apl_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":150:26:150:46|Signal next_sequence_counter is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD730 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Component declaration has 8 ports but entity declares 9 ports
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":14:7:14:29|Synthesizing work.lattice_ecp3_fifo_18x1k.structure.
Post processing for work.lattice_ecp3_fifo_18x1k.structure
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_api_base.trb_net16_api_base_arch
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":602:6:602:7|Pruning unused register saved_fifo_to_int_long_packet_num_out_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":566:6:566:7|Pruning unused register last_fifo_to_int_read_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(15) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(0) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(1) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(2) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(3) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(4) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(5) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(6) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(7) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(8) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(9) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(10) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(15) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(14) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(15) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pruning register bits 15 to 12 of registered_trailer_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pruning register bits 15 to 12 of registered_header_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_CRC.vhd":12:7:12:17|Synthesizing work.trb_net_crc.trb_net_crc_arch.
Post processing for work.trb_net_crc.trb_net_crc_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf6.vhd":11:7:11:19|Synthesizing work.trb_net_sbuf6.trb_net_sbuf6_arch.
Post processing for work.trb_net_sbuf6.trb_net_sbuf6_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(3) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(4) is always 0.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning register bits 1 to 0 of int_packet_num_in_i(2 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Synthesizing work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch.
Post processing for work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Turning off resource sharing in module trb_net16_obuf_nodata (attribute syn_sharing specified)
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(4) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(5) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(6) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(7) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(8) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(9) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(10) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(11) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(12) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(13) is always 0.
@N: CL189 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(14) is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Pruning register bits 15 to 4 of buf_MED_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Synthesizing work.trb_net16_term_buf.trb_net16_term_buf_arch.
Post processing for work.trb_net16_term_buf.trb_net16_term_buf_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Turning off resource sharing in module trb_net16_term_buf (attribute syn_sharing specified)
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 15 to 12 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 3 to 2 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bits 15 to 3 of buf_MED_INIT_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":9:7:9:23|Synthesizing work.trb_net16_ipudata.trb_net16_ipudata_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":69:15:69:16|Using sequential encoding for type state_t.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":182:12:182:25|OTHERS clause is not synthesized.
Post processing for work.trb_net16_ipudata.trb_net16_ipudata_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_trigger.vhd":11:7:11:23|Synthesizing work.trb_net16_trigger.trb_net16_trigger_arch.
Post processing for work.trb_net16_trigger.trb_net16_trigger_arch
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_trigger.vhd":150:6:150:7|Pruning register bit 0 of buf_TRG_ERROR_PATTERN_IN(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":98:9:98:17|Signal crc_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning unused register int_packet_num_in_i_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":356:58:356:67|Signal crc_active in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":357:53:357:65|Signal counter_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":358:10:358:18|Signal crc_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal crc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":91:9:91:15|Signal crc_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal CRC_enable is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
Post processing for work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is floating; a simulation mismatch is possible.
Post processing for work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":79:4:79:18|Signal STAT_ADDR_DEBUG is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":78:4:78:15|Signal STAT_ONEWIRE is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":73:4:73:15|Signal STAT_DEBUG_2 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":72:4:72:15|Signal STAT_DEBUG_1 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":71:4:71:17|Signal STAT_DEBUG_IPU is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":566:8:566:9|Pruning unused register common_stat_reg_i_17(63 downto 48). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":552:8:552:9|Pruning unused register common_stat_reg_i_10(11 downto 9). Make sure that there are no unused intermediate registers.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 33 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 34 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 36 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 70 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 71 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 73 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 106 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 110 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 144 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 145 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Synthesizing work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_full_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":235:9:235:18|Signal refck2core is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd":8:7:8:38|Synthesizing work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":14:7:14:38|Synthesizing work.lattice_ecp3_fifo_16bit_dualport.structure.
Post processing for work.lattice_ecp3_fifo_16bit_dualport.structure
Post processing for work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1883:7:1883:19|Synthesizing work.sfp_1_200_int.sfp_1_200_int_arch.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2511:7:2511:20|Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2514:7:2514:9|Signal cin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2515:7:2515:10|Signal cout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2520:10:2520:27|Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2522:10:2522:27|Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2523:10:2523:27|Signal rx_los_low_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2524:10:2524:27|Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2526:10:2526:27|Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2527:10:2527:27|Signal rx_cdr_lol_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1716:7:1716:17|Synthesizing work.tx_reset_sm.tx_reset_sm_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1729:15:1729:16|Using onehot encoding for type statetype. For example, enumeration quad_reset is mapped to "10000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1863:3:1863:16|OTHERS clause is not synthesized.
Post processing for work.tx_reset_sm.tx_reset_sm_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1528:7:1528:17|Synthesizing work.rx_reset_sm.rx_reset_sm_arch.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1543:15:1543:16|Using onehot encoding for type statetype. For example, enumeration wait_for_plol is mapped to "100000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1698:6:1698:19|OTHERS clause is not synthesized.
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1635:0:1635:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1675:29:1675:42|Referenced variable rx_lol_los_del is not in sensitivity list.
@W: CD638 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1550:9:1550:20|Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rx_reset_sm.rx_reset_sm_arch
Post processing for work.sfp_1_200_int.sfp_1_200_int_arch
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":16:7:16:23|Synthesizing work.trb_net16_lsm_sfp.lsm_sfp.
@N: CD231 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":51:12:51:13|Using onehot encoding for type states. For example, enumeration qrst is mapped to "1000000000".
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":350:4:350:18|OTHERS clause is not synthesized.
@W: CG296 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":176:22:176:28|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":352:71:352:77|Referenced variable ctrl_op is not in sensitivity list.
@N: CD604 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":383:4:383:18|OTHERS clause is not synthesized.
Post processing for work.trb_net16_lsm_sfp.lsm_sfp
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":129:2:129:3|Pruning register bits 3 to 2 of cv_ctr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
Post processing for work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch
@N: CL226 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Turning off resource sharing in module trb_net16_med_ecp3_sfp (attribute syn_sharing specified)
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":405:6:405:7|Pruning unused register pwr_up_2. Make sure that there are no unused intermediate registers.
@W: CL271 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Pruning unused bits 3 to 2 of PROC_SCI.sci_ch_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Removing unused bit 0 of PROC_SCI.sci_ch_i(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":327:9:327:18|Pruning unused bits 7 to 6 of PROC_SCI.sci_addr_i(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinp_ch1 of instance THE_SERDES is floating
@W: CL167 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinn_ch1 of instance THE_SERDES is floating
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\workdir\pll_in200_out100.vhd":14:7:14:22|Synthesizing work.pll_in200_out100.structure.
Post processing for work.pll_in200_out100.structure
@N: CD630 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\trb_net_reset_handler.vhd":9:7:9:27|Synthesizing work.trb_net_reset_handler.behavioral.
Post processing for work.trb_net_reset_handler.behavioral
Post processing for work.trb3_periph_blank.trb3_periph_blank_arch
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 0 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 1 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 2 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 3 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 4 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 5 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 6 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 7 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 8 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 9 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 10 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 11 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 12 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 13 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 14 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 15 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 16 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 17 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 18 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 19 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 20 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 21 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 22 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 23 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 24 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 25 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 26 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 27 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 28 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 29 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 30 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":112:9:112:18|Bit 31 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_full is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_half is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":125:27:125:34|Signal debug_rx is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":125:9:125:15|Signal uart_rx is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":62:4:62:13|Signal LED_YELLOW is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":61:4:61:10|Signal LED_RED is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":60:4:60:13|Signal LED_ORANGE is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":59:4:59:12|Signal LED_GREEN is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":46:1:46:6|Signal OUT_pD is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":482:29:482:29|Pruning unused register i(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":490:29:490:29|Pruning unused register i_L0(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":498:23:498:23|Pruning unused register i_L1(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":515:28:515:28|Pruning unused register i_L2(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":523:28:523:28|Pruning unused register i_L3(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":532:22:532:22|Pruning unused register i_L4(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 0 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 2 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 3 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 4 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 5 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 6 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 7 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 8 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 9 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 10 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 11 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 12 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 13 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 14 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Bit 15 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Input uart_rx_in of instance THE_TOOLS is floating
@W: CL167 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":339:21:339:35|Input debug_rx_in of instance THE_TOOLS is floating
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 16 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 17 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 18 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 19 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 20 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 21 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 22 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 23 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 24 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 25 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 26 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 27 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 28 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 29 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 30 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 31 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":314:27:314:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 37 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 38 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 1 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 2 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 3 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 4 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 5 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 6 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 7 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 8 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 9 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 10 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 11 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 12 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 13 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":260:22:260:70|Bit 14 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
@W: CL111 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":118:21:118:29|All reachable assignments to THE_RDO_STAT.busrdo_tx.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL157 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Output DEBUG_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@W: CL190 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Pruning register bits 1 to 0 of timing_ctr(28 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Sharing sequential element tx_allow. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 15 to 14 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 12 to 0 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":28:4:28:16|Input SD_LINK_OK_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":29:4:29:12|Input SD_LOS_IN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1572:3:1572:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":924:4:924:5|Pruning register bit 0 of tx_correct(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":30:4:30:20|Input port bit 1 of med_packet_num_in(2 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":27:4:27:9|Input CLK_EN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":36:4:36:14|Input MED_READ_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":62:4:62:13|Input CTRL_DEBUG is unused.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input INT_PACKET_NUM_IN is unused.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_trigger.vhd":42:4:42:23|Input port bit 0 of trg_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_trigger.vhd":23:4:23:9|Input CLK_EN is unused.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":308:6:308:7|Pruning register bit 2 of packet_number(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":54:4:54:23|Input port bits 18 to 16 of ipu_error_pattern_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":17:4:17:9|Input CLK_EN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":34:4:34:13|Input API_RUN_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ipudata.vhd":35:4:35:15|Input API_SEQNR_IN is unused.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bit 2 of buf_MED_INIT_DATA_OUT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_term_buf.vhd":30:4:30:14|Input port bits 15 to 12 of med_data_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 31 to 9 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 7 to 4 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf6.vhd":14:1:14:3|Input CLK is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf6.vhd":15:1:15:5|Input RESET is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf6.vhd":16:1:16:6|Input CLK_EN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input port bits 1 to 0 of int_packet_num_in(2 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_apl.
Extracted state machine for register state_to_apl
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_int.
Extracted state machine for register state_to_int
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":34:4:34:20|Input port bit 1 of apl_packet_num_in(2 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":39:4:39:23|Input port bit 0 of apl_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":41:4:41:24|Input APL_TARGET_ADDRESS_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":67:4:67:26|Input INT_MASTER_DATAREADY_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":68:4:68:21|Input INT_MASTER_DATA_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":69:4:69:27|Input INT_MASTER_PACKET_NUM_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_api_base.vhd":75:4:75:20|Input INT_SLAVE_READ_IN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_addresses.vhd":246:6:246:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":720:6:720:7|Pruning register bit 2 of packet_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":668:6:668:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":54:4:54:13|Input API_RUN_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regIO.vhd":55:4:55:15|Input API_SEQNR_IN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_onewire.vhd":293:6:293:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf5.vhd":23:1:23:6|Input CLK_EN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":109:8:109:9|Pruning register bits 11 to 3 of buf_INT_PACKET_NUM_OUT(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":44:4:44:7|Input port bits 31 to 10 of ctrl(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_io_multiplexer.vhd":36:4:36:14|Input INT_READ_IN is unused.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 31 to 27 of buf_STATUS_OUT(63 downto 11). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":199:4:199:5|Sharing sequential element prev_trg_reg. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":352:2:352:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 4 reachable states with original encodings of:
   0000001
   0000100
   0001000
   1000000
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bit 3 of buf_STATUS_OUT(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":23:2:23:17|Input port bits 2 to 0 of lvl1_trg_type_in(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 23 to 8 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 6 to 0 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_lvl1.vhd":25:2:25:17|Input LVL1_TRG_CODE_IN is unused.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":844:6:844:7|Pruning register bits 15 to 4 of link_and_reset_status(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 319 to 64 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 47 to 20 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 15 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 13 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 8 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 4 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":156:4:156:17|Input port bits 95 to 64 of iobuf_ctrl_gen(127 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":134:4:134:22|Input REGIO_IDRAM_DATA_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":136:4:136:22|Input REGIO_IDRAM_ADDR_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":137:4:137:20|Input REGIO_IDRAM_WR_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full.vhd":139:4:139:27|Input REGIO_ONEWIRE_MONITOR_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":336:6:336:7|Trying to extract state machine for register current_lvl1_state.
Extracted state machine for register current_lvl1_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":294:8:294:9|Trying to extract state machine for register current_buffer_state_0.
Extracted state machine for register current_buffer_state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":28:4:28:19|Input port bits 23 to 1 of lvl1_trg_info_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_data.vhd":53:4:53:20|Input port bits 15 to 1 of buffer_disable_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":93:6:93:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":29:4:29:18|Input port bit 31 of dat_hdr_data_in(31 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":35:4:35:21|Input IPU_INFORMATION_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_ipu.vhd":36:4:36:22|Input IPU_READOUT_TYPE_IN is unused.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":68:4:68:17|Input port bit 1 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\handler_trigger_and_data.vhd":32:4:32:21|Input LVL1_TRG_NUMBER_IN is unused.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":41:4:41:16|Input port bits 38 to 37 of media_med2int(38 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":76:4:76:13|Input CTRL_MPLEX is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":77:4:77:17|Input IOBUF_CTRL_GEN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":554:4:554:5|Pruning register bit 3 of rx_bit_cnt(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_slim.vhd":228:4:228:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 16 reachable states with original encodings of:
   00000000000000001
   00000000000000010
   00000000000000100
   00000000000001000
   00000000000010000
   00000000000100000
   00000000001000000
   00000000010000000
   00000000100000000
   00000001000000000
   00000010000000000
   00000100000000000
   00010000000000000
   00100000000000000
   01000000000000000
   10000000000000000
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bits 47 to 41 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":132:7:132:17|Trying to extract state machine for register parse_state.
Extracted state machine for register parse_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@W: CL249 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":132:7:132:17|Initial value is not supported on state machine parse_state
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":86:7:86:21|Trying to extract state machine for register read_page_state.
Extracted state machine for register read_page_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":86:7:86:21|Initial value is not supported on state machine read_page_state
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bits 7 to 4 of pop_page_noBytes(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 0 to 3 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 5 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 8 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 10 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 12 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 14 to 16 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Register bit 1 always 0, optimizing ...
@W: CL257 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":98:7:98:22|Register bit 3 always 0, optimizing ...
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bit 3 of pop_page_noBytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 17 of next_parse_state(17 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 47 to 40 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 31 to 0 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3sc\code\load_settings.vhd":26:4:26:16|Input port bits 31 to 0 of bus_master_rx(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":69:0:69:13|Sharing sequential element sed_clock_last. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":42:9:42:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bits 47 to 34 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trbnet\special\spi_ltc2600.vhd":57:9:57:17|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   10000000
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[31]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[30]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[29]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[28]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[27]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[26]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[25]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[24]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[23]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[22]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[21]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[20]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[19]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[18]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[17]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[16]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[15]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[14]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[13]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[12]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[11]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[10]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[9]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[8]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[7]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[6]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[5]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[4]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[3]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[2]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[1]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[0]
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bits 47 to 39 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":33:7:33:18|Pruning register bits 35 to 32 of inp_reg_last(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_32(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_33(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_34(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_35(17 downto 0). Make sure that there are no unused intermediate registers.
@N: CL135 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":155:0:155:9|Found sequential shift fifo_wait3 with address depth of 3 words and data bit width of 1.
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[35]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[34]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[33]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[32]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[31]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[30]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[29]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[28]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[27]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[26]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[25]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[24]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[23]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[22]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[21]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[20]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[19]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[18]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[17]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[16]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[15]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[14]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[13]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[12]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[11]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[10]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[9]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[8]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[7]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[6]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[5]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[4]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[3]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[2]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[1]
@W: CL179 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[0]
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":71:7:71:11|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\input_statistics.vhd":24:4:24:10|Input port bits 15 to 7 of addr_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":32:4:32:14|Input LCD_DATA_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":35:4:35:13|Input UART_RX_IN is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trb3\base\code\trb3_tools.vhd":37:4:37:14|Input DEBUG_RX_IN is unused.
@W: FX105 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\Source\signal_gated.vhd":53:6:53:55|Found combinational loop at un4_gate
@N: CL201 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":133:9:133:13|Trying to extract state machine for register state.
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":64:4:64:12|Input port bit 14 of test_line(15 downto 0) is unused 
@W: CL247 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":64:4:64:12|Input port bit 0 of test_line(15 downto 0) is unused 
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":18:4:18:16|Input CLK_GPLL_LEFT is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":20:4:20:16|Input CLK_PCLK_LEFT is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":21:4:21:17|Input CLK_PCLK_RIGHT is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":37:1:37:5|Input IN_pA is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":38:1:38:5|Input IN_pB is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":39:1:39:5|Input IN_pC is unused.
@N: CL159 :"E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\trb3_periph_blank.vhd":40:1:40:5|Input IN_pD is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:23s; Memory used current: 177MB peak: 186MB)


Process completed successfully.
# Wed Dec  5 05:56:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  5 05:56:45 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:29s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:48s realtime, 0h:00m:29s cputime

Process completed successfully.
# Wed Dec  5 05:56:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  5 05:56:50 2018

###########################################################]
Pre-mapping Report

# Wed Dec  5 05:56:50 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt 
Printing clock  summary report in "E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 154MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 156MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":509:4:509:8|Removing sequential instance FF_12 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":553:4:553:7|Removing sequential instance FF_1 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_trigger.vhd":164:6:164:7|Initial value on register INT_PACKET_NUM_OUT[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":458:4:458:8|Removing sequential instance FF_11 (in view: work.fifo_19x16_obuf(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_io_multiplexer.vhd":303:6:303:7|Initial value on register current_mux_packet_number[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":839:4:839:8|Removing sequential instance FF_25 (in view: work.fifo_36x2k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":630:4:630:8|Removing sequential instance FF_21 (in view: work.fifo_36x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":630:4:630:8|Removing sequential instance FF_21 (in view: work.fifo_18x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":107:7:107:18|Initial value on register sync\.wait_counter[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":682:4:682:8|Removing sequential instance FF_23 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.buf_MED_PACKET_NUM_OUT[2:0] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.transfer_counter[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_3[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":43:1:43:6|Tristate driver OUT_pA_1 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net OUT_pA[2] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri0 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri0 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri2 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri2 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri3 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri3 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_rr_mask[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_p1_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_p2_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":86:4:86:7|Removing instance ENC3 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8_0(trb_net_priority_encoder_arch) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance lane_rst (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance resync (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":763:4:763:7|Removing sequential instance FF_0 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[31:16] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_3_0_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_3_0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":870:6:870:7|Removing sequential instance buf_APL_RUN_OUT (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance master_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":508:6:508:7|Removing sequential instance fifo_to_apl_empty (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":870:6:870:7|Removing sequential instance buf_APL_RUN_OUT (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance master_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":508:6:508:7|Removing sequential instance fifo_to_apl_empty (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio_bus_handler_record.vhd":95:6:95:7|Removing sequential instance buf_BUS_WRITE_OUT[4] (in view: work.trb_net16_regio_bus_handler_record_work_trb3_periph_blank_trb3_periph_blank_arch_2layer0(regio_bus_handler_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[0] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[1] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[2] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[3] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[4] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[5] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[6] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[7] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":793:4:793:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":228:4:228:5|Removing sequential instance tx_done (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_3(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_1(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_2(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_3(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_4(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_5(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_1_0_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_0_1_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance STAT_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance CTRL_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_onewire.vhd":72:6:72:7|Removing sequential instance MONITOR_OUT (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":976:4:976:15|Removing instance af_set_cmp_5 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\basics\ram_16x16_dp.vhd":45:6:45:7|Removing sequential instance dout1[15:0] (in view: work.ram_16x16_dp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(ram_16x16_dp_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance next_CTRL_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_1_0_1(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Removing sequential instance buf_INFORMATION[7:0] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance COMMON_STAT_REG_STROBE[9:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":905:4:905:15|Removing instance af_set_cmp_2 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":972:4:972:15|Removing instance af_set_cmp_4 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":760:4:760:7|Removing sequential instance FF_1 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":971:4:971:5|Removing sequential instance rx_led (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":971:4:971:5|Removing sequential instance tx_led (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":901:4:901:15|Removing instance af_set_cmp_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":497:4:497:9|Removing instance LUT4_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":492:4:492:9|Removing instance LUT4_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":968:4:968:15|Removing instance af_set_cmp_3 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":757:4:757:7|Removing sequential instance FF_2 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":754:4:754:7|Removing sequential instance FF_3 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Removing sequential instance ram[15:0] (in view: work.ram_16x16_dp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(ram_16x16_dp_arch)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":897:4:897:15|Removing instance af_set_cmp_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":964:4:964:15|Removing instance af_set_cmp_2 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":751:4:751:7|Removing sequential instance FF_4 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":748:4:748:7|Removing sequential instance FF_5 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance slave_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance slave_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":960:4:960:15|Removing instance af_set_cmp_1 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":745:4:745:7|Removing sequential instance FF_6 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":742:4:742:7|Removing sequential instance FF_7 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":726:4:726:8|Removing sequential instance FF_12 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":956:4:956:15|Removing instance af_set_cmp_0 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":739:4:739:7|Removing sequential instance FF_8 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":736:4:736:7|Removing sequential instance FF_9 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":733:4:733:8|Removing sequential instance FF_10 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":730:4:730:8|Removing sequential instance FF_11 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_onewire.vhd":28:4:28:9|Removing sequential instance ID_OUT[63:0] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":466:6:466:7|Removing sequential instance data_counter[31:0] (in view: work.trb_net16_ibuf_6_1_1_0_1_0_1(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":447:8:447:9|Removing sequential instance init_buffer_number[15:0] (in view: work.trb_net16_ibuf_6_1_1_0_1_0_1(trb_net16_ibuf_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":466:6:466:7|Removing sequential instance data_counter[31:0] (in view: work.trb_net16_ibuf_6_1_1_0_0_1_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":447:8:447:9|Removing sequential instance init_buffer_number[15:0] (in view: work.trb_net16_ibuf_6_1_1_0_0_1_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":466:6:466:7|Removing sequential instance data_counter[31:0] (in view: work.trb_net16_ibuf_6_1_1_0_1_0_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":447:8:447:9|Removing sequential instance init_buffer_number[15:0] (in view: work.trb_net16_ibuf_6_1_1_0_1_0_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":594:4:594:8|Removing sequential instance FF_45 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":638:4:638:8|Removing sequential instance FF_34 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":769:4:769:7|Removing sequential instance FF_6 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1P3BX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":773:4:773:7|Removing sequential instance FF_5 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":777:4:777:7|Removing sequential instance FF_4 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":781:4:781:7|Removing sequential instance FF_3 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":785:4:785:7|Removing sequential instance FF_2 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1P3BX(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist trb3_periph_blank

Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 197MB peak: 201MB)



Clock Summary
******************

          Start                                                                                                     Requested      Requested     Clock                                                    Clock                     Clock
Level     Clock                                                                                                     Frequency      Period        Type                                                     Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                                    1703.0 MHz     0.587         system                                                   system_clkgroup           1    
                                                                                                                                                                                                                                         
0 -       pll_in200_out100|CLKOP_inferred_clock                                                                     32.3 MHz       30.952        inferred                                                 Autoconstr_clkgroup_0     8855 
                                                                                                                                                                                                                                         
0 -       sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock        432.9 MHz      2.310         inferred                                                 Autoconstr_clkgroup_1     110  
                                                                                                                                                                                                                                         
0 -       pll_in200_out100|CLKOK_inferred_clock                                                                     1.0 MHz        1000.000      inferred                                                 Autoconstr_clkgroup_2     30   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock     1.0 MHz        1000.000      derived (from pll_in200_out100|CLKOK_inferred_clock)     Autoconstr_clkgroup_2     35   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock      1.0 MHz        1000.000      derived (from pll_in200_out100|CLKOK_inferred_clock)     Autoconstr_clkgroup_2     32   
=========================================================================================================================================================================================================================================

@W: MT531 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":278:6:278:7|Found signal identified as System clock which controls 1 sequential elements including THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Found inferred clock pll_in200_out100|CLKOP_inferred_clock which controls 8855 sequential elements including THE_RESET_HANDLER.final_reset[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\fpga\trigger_fpga_muse\trbnet\basics\signal_sync.vhd":39:8:39:9|Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock which controls 110 sequential elements including THE_MEDIA_UPLINK.THE_RX_K_SYNC.sync_q[7:4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Found inferred clock pll_in200_out100|CLKOK_inferred_clock which controls 30 sequential elements including THE_RESET_HANDLER.trb_reset_pulse[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 188MB peak: 201MB)

Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_0(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_1(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_3(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_1(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":352:2:352:3|There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 201MB peak: 205MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 202MB peak: 208MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 103MB peak: 208MB)

Process took 0h:00m:12s realtime, 0h:00m:10s cputime
# Wed Dec  5 05:57:03 2018

###########################################################]
Map & Optimize Report

# Wed Dec  5 05:57:04 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 172MB)

@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: BN115 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_priority_arbiter.vhd":76:4:76:7|Removing instance ENC2 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8(trb_net_priority_encoder_arch) because it does not drive other instances.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":43:1:43:6|Tristate driver OUT_pA_1 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net OUT_pA[2] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri15 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri15 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri14 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri14 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@N: MO111 :"e:\fpga\trigger_fpga_muse\trig_muse_master\trb3_periph_blank.vhd":395:10:395:12|Tristate driver spi_miso_tri13 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) on net spi_miso_tri13 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) has its enable tied to GND.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[1] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[2] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[3] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[4] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[5] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[6] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[7] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[8] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[9] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[10] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.trb_net16_io_multiplexer_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_io_multiplexer_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf5_1(trb_net_sbuf5_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf5(trb_net_sbuf5_arch) (flattening)


Dissolving instances under view:work.trb_net16_term_buf(trb_net16_term_buf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_3_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch) (flattening)

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":3087:5:3087:6|Removing sequential instance refclkdiv2_tx_ch (in view: work.sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(sfp_1_200_int_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.4\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.44\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.43\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.17\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.11\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.5\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.14\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.6\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.0\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.7\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.27\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.8\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.2\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.9\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.36\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.29\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.30\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.24\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.18\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.1\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.19\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.26\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.20\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.40\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.21\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.15\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.22\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.23\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.16\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.45\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.37\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.31\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.12\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.32\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.13\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.33\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.38\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.34\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.28\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.35\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.10\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.3\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.47\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.39\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.46\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Removing sequential instance Master_Trigger.GEN_DELAY\.25\.DELAY.writecounter[4:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":333:9:333:24|Removing sequential instance THE_MEDIA_UPLINK.PROC_SCI\.sci_read_shift_i[2:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "11" on instance THE_RESET_HANDLER.final_reset[1:0].
@N: FX493 |Applying initial value "00" on instance THE_RESET_HANDLER.trb_reset_pulse[1:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_READ_OUT[7:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00" on instance THE_TOOLS.THE_FLASH_REGS.next_parse_state[6:7].
@N: FX493 |Applying initial value "000001" on instance THE_TOOLS.THE_FLASH_REGS.READ_PAGE_TO_RAM\.next_read_page_state[0:5].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_FLASH_REGS.PARSE\.parse_feedback[31:0].
@N: FX493 |Applying initial value "000000000000000000000001" on instance THE_TOOLS.THE_FLASH_REGS.sync\.wait_counter[23:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SED.proc_reg\.control_i[31:0].
@N: FX493 |Applying initial value "0000000111" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.wait_cycles[9:0].
@N: FX493 |Applying initial value "100000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.word_length[5:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.clear_reg[15:0].
@N: FX493 |Applying initial value "0000000000000001" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.chipselect_reg[15:0].
@N: FX493 |Applying initial value "0000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[3:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.stretch_inp[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.invert[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_4[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_3[31:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" on instance Master_Trigger.Trig_Gated.GATE_Proc.latch_stretched[99:0].
@N: FX493 |Applying initial value "00000" on instance Master_Trigger.Trig_Gated_50ns.latch_stretched[4:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance Master_Trigger.Trig_Gated_150ns.latch_stretched[19:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.seqnr[7:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.saved_packet_type[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_INT_DATA_OUT[15:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_INFORMATION_OUT[23:0].
@N: FX493 |Applying initial value "0000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_TYPE_OUT[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_NUMBER_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_CODE_OUT[7:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_TRG_ERROR_PATTERN_IN[31:1].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.INT_PACKET_NUM_OUT[2:0].
@N: FX493 |Applying initial value "1111001100000101" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.buf_ADDRESS_OUT[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "100" on instance THE_ENDPOINT.THE_ENDPOINT.MPLEX.current_mux_packet_number[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_READ_OUT[5:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_WRITE_OUT[5:0].
@N: FX493 |Applying initial value "00000" on instance THE_RDO_STAT\.trig_ch_delay_47[4:0].
@N: FX493 |Applying initial value "00000" on instance THE_RDO_STAT\.trig_ch_delay_46[4:0].
@N: FX493 |Applying initial value "00000" on instance THE_RDO_STAT\.trig_ch_delay_45[4:0].
@N: FX493 |Applying initial value "00000" on instance THE_RDO_STAT\.trig_ch_delay_44[4:0].
@N: FX493 |Applying initial value "00000" on instance THE_RDO_STAT\.trig_ch_delay_43[4:0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 180MB peak: 187MB)

@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_working[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_working[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_idle[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_waiting[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_idle[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_almost_full[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.the_stat_proc\.timer_fifo_almost_full_0[23:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":37:4:37:5|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance Master_Trigger.GEN_DELAY\.41\.DELAY.writecounter[4:0] 
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[27] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Found counter in view:work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp) instance timing_ctr[28:2] 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":614:28:614:45|Found 8 by 8 bit equality operator ('==') data_done_x (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":139:11:139:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.pages_to_read[31:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":138:7:138:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.registers_to_read[31:0] 
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":444:15:444:78|Found 8 by 8 bit equality operator ('==') PARSE\.un27_pop_page_data_word (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":285:11:285:56|Found 8 by 8 bit equality operator ('==') POP_PAGE_DATA\.un15_pop_page_nobytes_pushed (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":64:9:64:21|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.error_counter[7:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":63:9:63:19|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.run_counter[7:0] 
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[10] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[9] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[8] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[7] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[6] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[5] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[3] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[2] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[1] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[0] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[31] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[30] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[29] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[28] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[27] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[26] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[25] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[24] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[23] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[22] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[21] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[20] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[19] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[18] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[17] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[16] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[15] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[14] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[13] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[12] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[11] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[10] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[9] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[8] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[7] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[5] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[4] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[3] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[2] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[1] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[0] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":37:9:37:16|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.ram_addr[4:0] 
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":51:9:51:18|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.time_count[9:0] 
@N: MF135 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":27:7:27:12|RAM THE_CONTROL\.enable[0:31] (in view: work.input_to_trigger_logic_record_32_4(input_to_trigger_logic_arch)) is 4 words by 32 bits.
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":212:9:212:20|Found 32 by 32 bit equality operator ('==') proc_ctrl\.un3_timer (in view: work.input_statistics_36_0_1(input_statistics_arch))
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance genINITOBUF2\.gen_INITOBUF3\.INITOBUF.buf_MED_DATA_OUT[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
@N: BN362 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_iobuf_arch)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":281:15:281:56|Found 8 by 8 bit equality operator ('==') gen_check\.PROC_compare\.un20_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":278:15:278:53|Found 16 by 16 bit equality operator ('==') gen_check\.PROC_compare\.un15_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_regio.vhd":885:6:885:7|Found counter in view:work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch) instance global_time_i[31:0] 
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_addresses.vhd":138:17:138:43|Found 16 by 16 bit equality operator ('==') proc_read_id\.un29_clk_en (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N: MO225 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":352:2:352:3|There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":519:33:519:62|Found 16 by 16 bit equality operator ('==') un1_next_trg_num_match (in view: work.handler_lvl1_1(handler_lvl1_arch))
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_ipu.vhd":224:8:224:9|Found counter in view:work.handler_ipu_1(handler_ipu_arch) instance gen_fifo_read\.0\.PROC_DAT_FIFO_COUNT\.dat_fifo_read_length_0[15:0] 
@N: MF179 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_ipu.vhd":152:15:152:59|Found 16 by 16 bit equality operator ('==') THE_FSM\.un5_last_hdr_fifo_valid_read (in view: work.handler_ipu_1(handler_ipu_arch))

Starting factoring (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:27s; Memory used current: 208MB peak: 209MB)


Finished factoring (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:40s; Memory used current: 273MB peak: 274MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:45s; Memory used current: 271MB peak: 280MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:47s; Memory used current: 271MB peak: 280MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:01s; Memory used current: 252MB peak: 303MB)

@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|Pushed in register current_multiplicity.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":236:33:236:53|Pipelining module un1_buf_IPU_LENGTH_IN[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":228:6:228:7|Pushed in register buf_IPU_LENGTH_IN[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pushed in register registered_header_F2[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pushed in register registered_header_F0[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pushed in register registered_header_F1[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":410:6:410:7|Pushed in register master_counter[2:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_addresses.vhd":103:6:103:7|Pushed in register buf_ADDRESS_OUT[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pushed in register registered_trailer_F2[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pushed in register registered_trailer_F1[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Pushed in register current_b1_buffer[18:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Pushed in register current_b2_buffer[18:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":221:4:221:5|Pushed in register current_buffer_state[0:2].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pushed in register int_data_in_i[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pushed in register registered_header_F3[11:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pushed in register registered_trailer_F3[11:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pushed in register int_packet_num_in_i[2].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Pushed in register buf_TYPE[3:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":288:6:288:7|Pushed in register saved_packet_type[2:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":447:8:447:9|Pushed in register reply_buffer_number[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":487:8:487:9|Pushed in register buffer_number[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Pushed in register buf_NUMBER[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Pushed in register buf_RND_CODE[7:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":448:8:448:9|Pushed in register CURRENT_DATA_COUNT[6:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":498:6:498:7|Pushed in register fifo_to_apl_data_out[15:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_ibuf.vhd":434:8:434:9|Pushed in register reg_eob_reply_out.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":349:6:349:7|Pushed in register saved_fifo_to_apl_packet_type[2:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":498:6:498:7|Pushed in register fifo_to_apl_packet_num_out[1:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":618:6:618:7|Pushed in register saved_fifo_to_apl_long_packet_num_out[2:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_obuf.vhd":427:6:427:7|Pushed in register sending_state[0:2].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":238:4:238:5|Pushed in register current_b1_buffer[2:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net_sbuf.vhd":248:4:248:5|Pushed in register current_b2_buffer[2:0].
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":484:40:484:62|Pipelining module un1_page_number[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":81:7:81:17|Pushed in register page_number.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":87:7:87:23|Pushed in register trigger_read_page.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":61:7:61:19|Pushed in register spi_ncs_latch.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":451:25:451:40|Pipelining module un1_parse_counter[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":134:7:134:19|Pushed in register parse_counter.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":271:29:271:48|Pipelining module un1_pop_page_position[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3sc\code\load_settings.vhd":96:7:96:23|Pushed in register pop_page_position.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":533:28:533:49|Pipelining module un1_trigger_edge_count[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trbnet\special\handler_lvl1.vhd":528:2:528:3|Pushed in register trigger_edge_count[15:0].
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":211:15:211:23|Pipelining module un1_timer[32:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":67:7:67:11|Pushed in register timer.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":71:7:71:11|Pushed in register state[0:2].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":45:7:45:12|Pushed in register enable.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":46:7:46:12|Pushed in register invert.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":47:7:47:10|Pushed in register rate.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":19:4:19:11|Pushed in register DATA_OUT.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":40:7:40:26|Pushed in register trigger_fifo_channel.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":32:7:32:13|Pushed in register inp_reg[35:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":33:7:33:18|Pushed in register inp_reg_last[31:0].
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":55:7:55:17|Pushed in register fifo_in_sel[4:0].
@N: FA113 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":214:22:214:33|Pipelining module un1_word_cnt[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:30s; Memory used current: 272MB peak: 303MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:14s; CPU Time elapsed 0h:02m:05s; Memory used current: 272MB peak: 303MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:18s; CPU Time elapsed 0h:02m:09s; Memory used current: 267MB peak: 303MB)


Finished preparing to map (Real Time elapsed 0h:02m:36s; CPU Time elapsed 0h:02m:27s; Memory used current: 260MB peak: 303MB)

@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).

Finished technology mapping (Real Time elapsed 0h:02m:55s; CPU Time elapsed 0h:02m:44s; Memory used current: 316MB peak: 339MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:47s		    -7.51ns		8631 /      7944
   2		0h:02m:49s		    -7.51ns		8516 /      7944
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Replicating instance THE_RESET_HANDLER.final_reset[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 826 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":42:7:42:15|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.THE_CONTROL\.reset_cnt (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 768 loads 3 times to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_endpoint_hades_full.vhd":314:6:314:7|Replicating instance THE_ENDPOINT.THE_ENDPOINT.reset_no_link (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 655 loads 3 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:03m:00s		    -1.53ns		8519 /      7951
   4		0h:03m:00s		    -1.15ns		8524 /      7951
@N: FX271 :|Replicating instance THE_MAIN_PLL.pll_lock_i (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 49 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":3062:5:3062:6|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.refclkdiv2_rx_ch1 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 5 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
@N: FX271 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   5		0h:03m:03s		    -1.13ns		8527 /      7954

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:20s; CPU Time elapsed 0h:03m:06s; Memory used current: 316MB peak: 339MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram[31:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram_1[31:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Generating RAM THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.THE_STAT_RAM.ram_1[15:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trb3\base\code\trb3_tools.vhd":297:26:297:59|Generating RAM THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence_enable[10:0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.4\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.11\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.44\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.43\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.17\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.0\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.5\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.14\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.6\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.2\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.9\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.36\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.29\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.30\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.24\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.18\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.1\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.19\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.26\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.7\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.27\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.8\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.15\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.22\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.23\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.16\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.45\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.37\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.31\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.12\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.32\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.13\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.20\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.40\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.21\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.28\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.35\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.10\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.3\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.47\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.39\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.46\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.25\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.41\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.42\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.33\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.38\.DELAY.memory[0]
@N: FO126 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signaldelay.vhd":31:9:31:14|Generating RAM Master_Trigger.GEN_DELAY\.34\.DELAY.memory[0]
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_7_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_6_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_5_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_4_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_3_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_2_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_1_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\fpga\trigger_fpga_muse\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_0_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:04m:07s; CPU Time elapsed 0h:03m:52s; Memory used current: 322MB peak: 339MB)

@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 111 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 8791 clock pin(s) of sequential element(s)
0 instances converted, 8791 sequential instances remain driven by gated/generated clocks

==================================================================== Non-Gated/Non-Generated Clocks =====================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.PCSD_INST     PCSD                   110        THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      
@K:CKID0004       TRIGGER_LEFT                                                port                   1          THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async
=========================================================================================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       THE_MAIN_PLL.PLLInst_0     EHXPLLF                8695       THE_RDO\.readout_tx_0\.busy_release     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       THE_MAIN_PLL.PLLInst_0     EHXPLLF                96         THE_RESET_HANDLER.async_pulse           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:04m:12s; CPU Time elapsed 0h:03m:55s; Memory used current: 243MB peak: 339MB)

Writing Analyst data base E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:19s; CPU Time elapsed 0h:04m:01s; Memory used current: 313MB peak: 339MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:04m:28s; CPU Time elapsed 0h:04m:07s; Memory used current: 327MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:04m:31s; CPU Time elapsed 0h:04m:09s; Memory used current: 318MB peak: 339MB)

Warning: Found 69 combinational loops!
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
1) instance inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
2) instance inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
3) instance inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
4) instance inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
5) instance inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
6) instance inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
7) instance inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
8) instance inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
9) instance inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
10) instance inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
11) instance inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
12) instance inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
13) instance inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
14) instance inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
15) instance inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
16) instance inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
17) instance inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
18) instance inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
19) instance inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
20) instance inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
21) instance inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
22) instance inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
23) instance inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
24) instance inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
25) instance inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
26) instance inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
27) instance inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
28) instance inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
29) instance inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
30) instance inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
31) instance inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
32) instance inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
33) instance inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
34) instance inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
35) instance inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
36) instance inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
37) instance inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
38) instance inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
39) instance inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
40) instance inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
41) instance inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
42) instance inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
43) instance inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
44) instance inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
45) instance inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
46) instance inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
47) instance inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
48) instance inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
49) instance inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
50) instance inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
51) instance inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
52) instance inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
53) instance inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
54) instance inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
55) instance inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
56) instance inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
57) instance inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
58) instance inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
59) instance inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
60) instance inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
61) instance inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
62) instance inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
63) instance inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
64) instance inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
65) instance inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
66) instance inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
67) instance inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
68) instance inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trig_muse_master\source\signal_gated.vhd":53:2:53:3|Found combinational loop during mapping at net Master_Trigger.Trig_Gated.sig_out
69) instance sig_out (in view: work.signal_gated_100(netlist)), output net sig_out (in view: work.signal_gated_100(netlist))
    net        Master_Trigger.Trig_Gated.sig_out
    input  pin Master_Trigger.Trig_Gated.sig_out/B
    instance   Master_Trigger.Trig_Gated.sig_out (cell ORCALUT4)
    output pin Master_Trigger.Trig_Gated.sig_out/Z
    net        Master_Trigger.Trig_Gated.sig_out
End of loops
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":889:4:889:15|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":204:0:204:6|Blackbox SEDCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trig_muse_master\workdir\pll_in200_out100.vhd":70:4:70:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock with period 4.09ns. Please declare a user-defined clock on object "n:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_half_clk_ch1"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOK_inferred_clock with period 3.33ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOK"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOP_inferred_clock with period 12.52ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  5 06:01:36 2018
#


Top view:               trb3_periph_blank
Requested Frequency:    79.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.209

                                                                                                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                                                                         Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll_in200_out100|CLKOK_inferred_clock                                                                  300.4 MHz     255.4 MHz     3.329         3.916         -0.587     inferred     Autoconstr_clkgroup_2
pll_in200_out100|CLKOP_inferred_clock                                                                  79.9 MHz      67.9 MHz      12.517        14.726        -2.209     inferred     Autoconstr_clkgroup_0
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     244.7 MHz     224.6 MHz     4.087         4.452         -0.365     inferred     Autoconstr_clkgroup_1
System                                                                                                 961.6 MHz     817.3 MHz     1.040         1.224         -0.184     system       system_clkgroup      
============================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                            Ending                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                              System                                                                                              |  1.040       -0.184  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              pll_in200_out100|CLKOP_inferred_clock                                                               |  12.517      9.000   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       2.384   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              pll_in200_out100|CLKOK_inferred_clock                                                               |  3.329       2.879   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               System                                                                                              |  12.517      1.590   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  12.517      -2.209  |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  System                                                                                              |  4.087       0.921   |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       -0.365  |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               System                                                                                              |  3.329       2.347   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  3.329       -0.587  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_in200_out100|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                       Arrival           
Instance                                                                       Reference                                 Type        Pin     Net              Time        Slack 
                                                                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_RESET_HANDLER.reset_cnt[0]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[0]     1.145       -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[0]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[0]       pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_RESET_HANDLER.reset_cnt[1]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[1]     1.069       -0.411
THE_RESET_HANDLER.reset_cnt[2]                                                 pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       reset_cnt[2]     1.069       -0.411
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[1]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[1]       pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[2]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     Q       counter2[2]      0.982       -0.374
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                  Required           
Instance                                                                       Reference                                 Type        Pin     Net                         Time         Slack 
                                                                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[15]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[15]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[16]      pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[16]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_RESET_HANDLER.reset_cnt[15]                                                pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     D       un2_reset_cnt_s_15_0_S0     3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[13]     pll_in200_out100|CLKOK_inferred_clock     FD1P3IX     D       un1_counter2_1[14]          3.244        -0.487
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.537

    Number of logic level(s):                9
    Starting point:                          THE_RESET_HANDLER.reset_cnt[0] / Q
    Ending point:                            THE_RESET_HANDLER.reset_cnt[15] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
THE_RESET_HANDLER.reset_cnt[0]               FD1S3IX     Q        Out     1.145     1.145       -         
reset_cnt[0]                                 Net         -        -       -         -           3         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       A1       In      0.000     1.145       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un2_reset_cnt_cry_0                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un2_reset_cnt_cry_2                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un2_reset_cnt_cry_4                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un2_reset_cnt_cry_6                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un2_reset_cnt_cry_8                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un2_reset_cnt_cry_10                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un2_reset_cnt_cry_12                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un2_reset_cnt_cry_14                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       CIN      In      0.000     2.719       -         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       S0       Out     1.063     3.781       -         
un2_reset_cnt_s_15_0_S0                      Net         -        -       -         -           1         
THE_RESET_HANDLER.reset_cnt[15]              FD1S3IX     D        In      0.000     3.781       -         
==========================================================================================================




====================================
Detailed Report for Clock: pll_in200_out100|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                              Arrival           
Instance                                                      Reference                                 Type        Pin     Net                     Time        Slack 
                                                              Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                 pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[3]     9.022       -2.209
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[4]                 pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[4]     8.331       -1.518
THE_RESET_HANDLER.final_reset[1]                              pll_in200_out100|CLKOP_inferred_clock     FD1S3AY     Q       reset_i                 9.675       -1.031
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[2]                 pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[2]     8.024       -0.715
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[2]      pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[2]         1.410       0.207 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[18]     pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[18]        1.410       0.207 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[25]     pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[25]        1.410       0.207 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[0]      pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[0]         1.407       0.210 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[1]      pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[1]         1.407       0.210 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[9]      pll_in200_out100|CLKOP_inferred_clock     FD1S3AX     Q       inp_verylong[9]         1.407       0.210 
======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                   Required           
Instance                                                    Reference                                 Type        Pin     Net          Time         Slack 
                                                            Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3384_i     12.471       -2.209
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]     pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3362_i     12.471       -1.877
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[0]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3520_i     12.471       -1.714
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[1]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3498_i     12.471       -1.714
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[2]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3476_i     12.471       -1.714
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[3]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3454_i     12.471       -1.714
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[5]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3318_i     12.471       -1.441
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[4]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3340_i     12.471       -1.330
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[6]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3296_i     12.471       -1.330
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[7]      pll_in200_out100|CLKOP_inferred_clock     FD1P3AX     D       N_3274_i     12.471       -1.330
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.517
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.471

    - Propagation time:                      14.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.209

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     9.022     9.022       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           444       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28_am[16]     ORCALUT4     A        In      0.000     9.022       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28_am[16]     ORCALUT4     Z        Out     0.923     9.946       -         
DATA_OUT_20_28_am[16]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28[16]        PFUMX        BLUT     In      0.000     9.946       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28[16]        PFUMX        Z        Out     0.091     10.036      -         
N_2429                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[16]        L6MUX21      D1       In      0.000     10.036      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[16]        L6MUX21      Z        Out     0.813     10.849      -         
N_2452                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]        L6MUX21      D1       In      0.000     10.849      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]        L6MUX21      Z        Out     0.813     11.662      -         
N_2475                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]        L6MUX21      D1       In      0.000     11.662      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]        L6MUX21      Z        Out     0.813     12.474      -         
DATA_OUT_20[16]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]      ORCALUT4     B        In      0.000     12.474      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]      ORCALUT4     Z        Out     0.923     13.398      -         
DATA_OUT_25_9_bm[16]                                               Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]         PFUMX        ALUT     In      0.000     13.398      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]         PFUMX        Z        Out     0.066     13.464      -         
N_933                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]      L6MUX21      D1       In      0.000     13.464      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]      L6MUX21      Z        Out     0.813     14.277      -         
N_3385                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]        ORCALUT4     C        In      0.000     14.277      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]        ORCALUT4     Z        Out     0.403     14.680      -         
N_3384_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]            FD1P3AX      D        In      0.000     14.680      -         
=================================================================================================================================


Path information for path number 2: 
      Requested Period:                      12.517
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.471

    - Propagation time:                      14.655
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.184

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     9.022     9.022       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           444       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28_bm[16]     ORCALUT4     A        In      0.000     9.022       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28_bm[16]     ORCALUT4     Z        Out     0.923     9.946       -         
DATA_OUT_20_28_bm[16]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28[16]        PFUMX        ALUT     In      0.000     9.946       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_28[16]        PFUMX        Z        Out     0.066     10.012      -         
N_2429                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[16]        L6MUX21      D1       In      0.000     10.012      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[16]        L6MUX21      Z        Out     0.813     10.825      -         
N_2452                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]        L6MUX21      D1       In      0.000     10.825      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]        L6MUX21      Z        Out     0.813     11.637      -         
N_2475                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]        L6MUX21      D1       In      0.000     11.637      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]        L6MUX21      Z        Out     0.813     12.450      -         
DATA_OUT_20[16]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]      ORCALUT4     B        In      0.000     12.450      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]      ORCALUT4     Z        Out     0.923     13.373      -         
DATA_OUT_25_9_bm[16]                                               Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]         PFUMX        ALUT     In      0.000     13.373      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]         PFUMX        Z        Out     0.066     13.440      -         
N_933                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]      L6MUX21      D1       In      0.000     13.440      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]      L6MUX21      Z        Out     0.813     14.252      -         
N_3385                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]        ORCALUT4     C        In      0.000     14.252      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]        ORCALUT4     Z        Out     0.403     14.655      -         
N_3384_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]            FD1P3AX      D        In      0.000     14.655      -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      12.517
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.471

    - Propagation time:                      14.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.063

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     9.022     9.022       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           444       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_21[16]       PFUMX        C0       In      0.000     9.022       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_21[16]       PFUMX        Z        Out     0.869     9.891       -         
N_2268                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[16]       L6MUX21      D1       In      0.000     9.891       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[16]       L6MUX21      Z        Out     0.813     10.704      -         
N_2291                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]       L6MUX21      D0       In      0.000     10.704      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]       L6MUX21      Z        Out     0.813     11.516      -         
N_2475                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      D1       In      0.000     11.516      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      Z        Out     0.813     12.329      -         
DATA_OUT_20[16]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     B        In      0.000     12.329      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     Z        Out     0.923     13.252      -         
DATA_OUT_25_9_bm[16]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        ALUT     In      0.000     13.252      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        Z        Out     0.066     13.319      -         
N_933                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      D1       In      0.000     13.319      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      Z        Out     0.813     14.131      -         
N_3385                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     C        In      0.000     14.131      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     Z        Out     0.403     14.534      -         
N_3384_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]           FD1P3AX      D        In      0.000     14.534      -         
================================================================================================================================


Path information for path number 4: 
      Requested Period:                      12.517
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.471

    - Propagation time:                      14.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.063

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     9.022     9.022       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           444       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_18[16]       PFUMX        C0       In      0.000     9.022       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_18[16]       PFUMX        Z        Out     0.869     9.891       -         
N_2199                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[16]       L6MUX21      D0       In      0.000     9.891       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[16]       L6MUX21      Z        Out     0.813     10.704      -         
N_2291                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]       L6MUX21      D0       In      0.000     10.704      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[16]       L6MUX21      Z        Out     0.813     11.516      -         
N_2475                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      D1       In      0.000     11.516      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      Z        Out     0.813     12.329      -         
DATA_OUT_20[16]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     B        In      0.000     12.329      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     Z        Out     0.923     13.252      -         
DATA_OUT_25_9_bm[16]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        ALUT     In      0.000     13.252      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        Z        Out     0.066     13.319      -         
N_933                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      D1       In      0.000     13.319      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      Z        Out     0.813     14.131      -         
N_3385                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     C        In      0.000     14.131      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     Z        Out     0.403     14.534      -         
N_3384_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]           FD1P3AX      D        In      0.000     14.534      -         
================================================================================================================================


Path information for path number 5: 
      Requested Period:                      12.517
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.471

    - Propagation time:                      14.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.063

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     9.022     9.022       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           444       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_6[16]        PFUMX        C0       In      0.000     9.022       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_6[16]        PFUMX        Z        Out     0.869     9.891       -         
N_1923                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[16]        L6MUX21      D1       In      0.000     9.891       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[16]        L6MUX21      Z        Out     0.813     10.704      -         
N_1946                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[16]       L6MUX21      D0       In      0.000     10.704      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[16]       L6MUX21      Z        Out     0.813     11.516      -         
N_2130                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      D0       In      0.000     11.516      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[16]       L6MUX21      Z        Out     0.813     12.329      -         
DATA_OUT_20[16]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     B        In      0.000     12.329      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9_bm[16]     ORCALUT4     Z        Out     0.923     13.252      -         
DATA_OUT_25_9_bm[16]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        ALUT     In      0.000     13.252      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[16]        PFUMX        Z        Out     0.066     13.319      -         
N_933                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      D1       In      0.000     13.319      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[16]     L6MUX21      Z        Out     0.813     14.131      -         
N_3385                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     C        In      0.000     14.131      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[16]       ORCALUT4     Z        Out     0.403     14.534      -         
N_3384_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]           FD1P3AX      D        In      0.000     14.534      -         
================================================================================================================================




====================================
Detailed Report for Clock: sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                                                       Arrival           
Instance                                                 Reference                                                                                              Type        Pin     Net                 Time        Slack 
                                                         Clock                                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[0]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[1]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[2]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[3]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[4]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[8]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[8]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[14]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[14]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[15]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[15]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[16]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[16]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[17]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[17]     1.069       0.116 
==========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                                                                                Required           
Instance                                                             Reference                                                                                              Type        Pin      Net                         Time         Slack 
                                                                     Clock                                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words                sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     D        reset_word_cnt_1_sqmuxa     4.040        -0.365
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[1]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[2]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[3]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[4]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.make_trbnet_reset               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     D        make_trbnet_reset_3         4.040        0.549 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B0       rcount_w0                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B1       rcount_w1                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.pdp_ram_0_0_0     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     DP16KC      DIA0     fifo_rx_din[0]              2.384        1.239 
================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[0]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[1]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[2]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     C        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[3]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[4]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                  Arrival           
Instance                                                                                                                    Reference     Type     Pin     Net        Time        Slack 
                                                                                                                            Clock                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5     System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5               System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5                            System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_MEDIA_UPLINK.THE_FIFO_FPGA_TO_SFP.FIFO_DP_BRAM.AND2_t11                                                                 System        AND2     Z       rden_i     0.000       -0.184
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                 Starting                                     Required           
Instance                                                                                                                         Reference     Type      Pin     Net          Time         Slack 
                                                                                                                                 Clock                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0               System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_MEDIA_UPLINK.THE_FIFO_FPGA_TO_SFP.FIFO_DP_BRAM.af_set_cmp_0                                                                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0     System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0                            System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                              Net        -        -       -         -           35        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                                            Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                    Net        -        -       -         -           48        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                                  Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
======================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                       Net        -        -       -         -           35        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                     Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
=========================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:04m:32s; CPU Time elapsed 0h:04m:10s; Memory used current: 318MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:04m:32s; CPU Time elapsed 0h:04m:10s; Memory used current: 318MB peak: 339MB)

---------------------------------------
Resource Usage Report
Part: lfe3_150ea-8

Register bits: 8734 of 149040 (6%)
PIC Latch:       0
I/O cells:       99
Block Rams : 25 of 372 (6%)


Details:
AND2:           55
BB:             3
CB2:            82
CCU2C:          1237
CU2:            163
DP16KC:         16
DPR16X4C:       108
FADD2B:         152
FD1P3AX:        2951
FD1P3AY:        15
FD1P3BX:        26
FD1P3DX:        649
FD1P3IX:        678
FD1P3JX:        54
FD1S3AX:        2083
FD1S3AY:        13
FD1S3BX:        22
FD1S3DX:        157
FD1S3IX:        1946
FD1S3JX:        139
FSUB2B:         37
GSR:            1
IB:             53
IFS1P3DX:       1
INV:            127
L6MUX21:        422
OB:             42
OBZ:            1
OR2:            2
ORCALUT4:       8443
PDPW16KC:       8
PFUMX:          1047
PUR:            1
ROM16X1A:       64
SP16KC:         1
SPR16X4C:       11
VHI:            191
VLO:            191
XOR2:           46
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:36s; CPU Time elapsed 0h:04m:13s; Memory used current: 83MB peak: 339MB)

Process took 0h:04m:36s realtime, 0h:04m:13s cputime
# Wed Dec  5 06:01:40 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-150EA -path "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/trb3_periph_blank" -path "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project"   "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/trb3_periph_blank/blank_trb3_periph_blank.edi" "blank_trb3_periph_blank.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
Writing the design to blank_trb3_periph_blank.ngo...

Total CPU Time: 4 secs  

Total REAL Time: 12 secs  


ngdbuild  -a "LatticeECP3" -d LFE3-150EA  -p "C:/lscc/diamond/3.10_x64/ispfpga/ep5c00/data"  -p "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/trb3_periph_blank" -p "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project"  "blank_trb3_periph_blank.ngo" "blank_trb3_periph_blank.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'blank_trb3_periph_blank.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO3_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO4_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO5_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO6_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO7_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO8_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO9_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO10_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO11_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO12_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO13_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO14_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO15_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO16_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0_DO17_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_cia_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/bdcnt_bctr_2_NC1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/e_cmp_ci_a_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a0_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/g_cmp_ci_a_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a1_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_cia_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/w_ctr_2_NC1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_cia_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/r_ctr_2_NC1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wcnt_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/co2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/af_set_cmp_ci_a_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/a2_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_2" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_8" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_0" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA3_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA4_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA5_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA6_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA7_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA8_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA9_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA10_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA11_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA12_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA13_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA14_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA15_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA16_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0_DOA17_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_cia_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/bdcnt_bctr_5_NC1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/e_cmp_ci_a_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a0_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/g_cmp_ci_a_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/a1_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/w_ctr_cia_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_7" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/r_ctr_cia_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO1_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO2_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO3_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO3_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO4_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO4_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO5_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO5_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO6_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO6_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO7_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO7_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO8_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO8_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO9_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO9_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO10_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO10_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO11_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO11_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO12_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO12_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO13_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO13_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO14_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO14_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO15_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO15_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO16_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO16_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO17_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/pdp_ram_0_0_0_DO17_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/Q_1[16]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/Q_1[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/Q_1[17]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/Q_1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/bdcnt_bctr_cia_S0_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/bdcnt_bctr_cia_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/bdcnt_bctr_cia_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/bdcnt_bctr_cia_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/e_cmp_ci_a_S0_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/e_cmp_ci_a_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/e_cmp_ci_a_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/e_cmp_ci_a_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a0_COUT_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a0_COUT_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a0_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a0_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/g_cmp_ci_a_S0_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/g_cmp_ci_a_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/g_cmp_ci_a_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/g_cmp_ci_a_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a1_COUT_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a1_COUT_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a1_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a1_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/w_ctr_cia_S0_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/w_ctr_cia_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/w_ctr_cia_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/w_ctr_cia_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4_1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/r_ctr_cia_S0_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/r_ctr_cia_S0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/r_ctr_cia_S1_15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/r_ctr_cia_S1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4_2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/co4_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_0_S0_7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_0_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_5_BOUT_0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_5_BOUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_5_S1_0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wcnt_5_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/af_set_cmp_ci_a_S0_7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/af_set_cmp_ci_a_S0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/af_set_cmp_ci_a_S1_7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/af_set_cmp_ci_a_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a2_COUT_7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a2_COUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a2_S1_7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/a2_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[31]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[32]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[32]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[33]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[33]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[34]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[34]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[35]" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/Q_1[35]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/bdcnt_bctr_cia_S0_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/bdcnt_bctr_cia_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/bdcnt_bctr_cia_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/bdcnt_bctr_cia_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/e_cmp_ci_a_S0_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/e_cmp_ci_a_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/e_cmp_ci_a_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/e_cmp_ci_a_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a0_COUT_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a0_COUT_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a0_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a0_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/g_cmp_ci_a_S0_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/g_cmp_ci_a_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/g_cmp_ci_a_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/g_cmp_ci_a_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a1_COUT_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a1_COUT_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a1_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a1_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/w_ctr_cia_S0_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/w_ctr_cia_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/w_ctr_cia_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/w_ctr_cia_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4_1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/r_ctr_cia_S0_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/r_ctr_cia_S0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/r_ctr_cia_S1_14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/r_ctr_cia_S1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4_2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/co4_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_0_S0_6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_0_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_5_BOUT" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_5_BOUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_5_S1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wcnt_5_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/af_set_cmp_ci_a_S0_6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/af_set_cmp_ci_a_S0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/af_set_cmp_ci_a_S1_6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/af_set_cmp_ci_a_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a2_COUT_6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a2_COUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a2_S1_6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/a2_S1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA3" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA8" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_0_3_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA3" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA8" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_1_2_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA3" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA8" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA0" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA3" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA4" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA6" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA7" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA8" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB9" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB10" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB11" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB12" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB14" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB15" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB16" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB17" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_3_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/bdcnt_bctr_cia_S0_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/bdcnt_bctr_cia_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/bdcnt_bctr_cia_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/bdcnt_bctr_cia_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/e_cmp_ci_a_S0_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/e_cmp_ci_a_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/e_cmp_ci_a_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/e_cmp_ci_a_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a0_COUT_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a0_COUT_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a0_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a0_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/g_cmp_ci_a_S0_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/g_cmp_ci_a_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/g_cmp_ci_a_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/g_cmp_ci_a_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a1_COUT_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a1_COUT_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a1_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a1_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/w_ctr_cia_S0_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/w_ctr_cia_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/w_ctr_cia_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/w_ctr_cia_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5_1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/r_ctr_cia_S0_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/r_ctr_cia_S0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/r_ctr_cia_S1_13" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/r_ctr_cia_S1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5_2" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/co5_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_0_S0_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_0_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_6_BOUT" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_6_BOUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_6_S1" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wcnt_6_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/af_set_cmp_ci_a_S0_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/af_set_cmp_ci_a_S0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/af_set_cmp_ci_a_S1_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/af_set_cmp_ci_a_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a2_COUT_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a2_COUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a2_S1_5" arg2="THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/a2_S1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA0_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA2_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA2_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA3_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA3_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA4_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA4_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA5_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA5_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA6_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA6_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA7_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA7_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA8_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA8_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA9_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA9_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA10_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA10_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA11_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA11_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA12_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA12_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA13_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA13_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA14_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA14_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA15_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA15_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA16_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA16_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA17_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA17_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[16]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[17]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S0_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_5_NC1_6" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_5_NC1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S0_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_COUT_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_COUT_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S0_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_COUT_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_COUT_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S0_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S0_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S1_12" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA0_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA2_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA3_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA3_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA4_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA4_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA5_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA5_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA6_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA6_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA7_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA7_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA8_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA8_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA9_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA9_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA10_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA10_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA11_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA11_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA12_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA12_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA13_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA13_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA14_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA14_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA15_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA15_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA16_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA16_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA17_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA17_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S0_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_5_NC1_5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_5_NC1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S0_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_COUT_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_COUT_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S0_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_COUT_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_COUT_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S0_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S0_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S1_11" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA0_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA2_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA3_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA3_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA5_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA5_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA6_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA6_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA7_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA7_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA8_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA8_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA9_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA9_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA10_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA10_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA11_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA11_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA12_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA12_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA13_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA13_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA14_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA14_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA15_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA15_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA16_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA16_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA17_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0_DOA17_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[16]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[17]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/Q_1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S0_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_cia_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_5_NC1_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/bdcnt_bctr_5_NC1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S0_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/e_cmp_ci_a_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_COUT_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_COUT_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a0_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S0_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/g_cmp_ci_a_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_COUT_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_COUT_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/a1_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S0_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/w_ctr_cia_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S0_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S1_10" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/r_ctr_cia_S1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA0_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA2_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA3_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA3_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA5_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA5_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA6_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA6_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA7_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA7_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA8_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA8_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA9_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA9_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA10_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA10_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA11_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA11_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA12_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA12_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA13_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA13_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA14_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA14_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA15_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA15_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA16_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA16_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA17_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0_DOA17_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S0_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_cia_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co5" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_5_NC1_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/bdcnt_bctr_5_NC1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S0_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/e_cmp_ci_a_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_COUT_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_COUT_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a0_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S0_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/g_cmp_ci_a_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_COUT_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_COUT_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/a1_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S0_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/w_ctr_cia_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_3" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S0_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S1_9" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/r_ctr_cia_S1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_4" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/current_next_READ_OUT_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/current_next_READ_OUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/current_next_READ_OUT_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/current_next_READ_OUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_counter_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/timer_tick_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1" arg2="THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/wait_for_ack_timeout_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOA8" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOA17" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB4" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB5" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB6" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB7" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB8" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB9" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB10" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB11" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB12" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB13" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB14" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB15" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB16" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB17" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOA8" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOA17" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB4" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB5" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB6" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB7" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB8" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB9" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB10" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB11" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB12" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB13" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB14" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB15" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB16" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB17" arg2="THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[47]" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[47]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[46]" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[46]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[45]" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[45]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[44]" arg2="THE_ENDPOINT/THE_ENDPOINT/MPLEX/buf_INT_DATA_OUT_1[44]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA2" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA3" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA4" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA5" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA6" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA7" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA8" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA9" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA10" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA11" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA12" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA13" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA14" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA15" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA16" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA17" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_cia_S0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_cia_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co5" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_5_NC1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/bdcnt_bctr_5_NC1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/e_cmp_ci_a_S0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/e_cmp_ci_a_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/e_cmp_ci_a_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/e_cmp_ci_a_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a0_COUT" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a0_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/g_cmp_ci_a_S0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/g_cmp_ci_a_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/g_cmp_ci_a_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/g_cmp_ci_a_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a1_COUT" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a1_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a1_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/a1_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/w_ctr_cia_S0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/w_ctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/w_ctr_cia_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/w_ctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co4_3" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co4_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/r_ctr_cia_S0" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/r_ctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/r_ctr_cia_S1" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/r_ctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co4_4" arg2="THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/co4_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO8" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO9" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO10" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO11" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO12" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO13" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO14" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO15" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO16" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO17" arg2="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0_DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA0_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA1_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA2_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA2_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA3_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA3_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA4_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA4_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA5_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA5_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA6_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA6_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA7_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA7_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA8_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA8_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA9_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA9_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA10_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA10_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA11_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA11_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA12_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA12_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA13_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA13_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA14_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA14_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA15_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA15_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA16_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA16_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA17_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA17_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/Q_1[16]" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/Q_1[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/Q_1[17]" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/Q_1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/w_gctr_cia_S0_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/w_gctr_cia_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/w_gctr_cia_S1_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/w_gctr_cia_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/r_gctr_cia_S0_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/r_gctr_cia_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/r_gctr_cia_S1_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/r_gctr_cia_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2_1" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/empty_cmp_ci_a_S0_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/empty_cmp_ci_a_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/empty_cmp_ci_a_S1_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/empty_cmp_ci_a_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a0_COUT_17" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a0_COUT_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a0_S1_17" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a0_S1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/full_cmp_ci_a_S0_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/full_cmp_ci_a_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/full_cmp_ci_a_S1_0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/full_cmp_ci_a_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a1_COUT_17" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a1_COUT_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a1_S1_17" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a1_S1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_ctr_cia_S0" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_ctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_ctr_cia_S1" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_ctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2_2" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/co2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_cmp_ci_a_S0_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_cmp_ci_a_S0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_cmp_ci_a_S1_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/af_set_cmp_ci_a_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a2_COUT_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a2_COUT_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a2_S1_8" arg2="THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/a2_S1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA0_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA1_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA2_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA2_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA3_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA3_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA4_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA4_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA5_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA5_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA6_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA6_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA7_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA7_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA8_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA8_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA9_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA9_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA10_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA10_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA11_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA11_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA12_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA12_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA13_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA13_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA14_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA14_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA15_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA15_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA16_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA16_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA17_7" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0_DOA17_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/w_gctr_cia_S0" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/w_gctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/w_gctr_cia_S1" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/w_gctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/co2" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/co2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gctr_cia_S0" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gctr_cia_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gctr_cia_S1" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gctr_cia_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/co2_1" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/co2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/empty_cmp_ci_a_S0" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/empty_cmp_ci_a_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/empty_cmp_ci_a_S1" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/empty_cmp_ci_a_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a0_COUT_16" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a0_COUT_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a0_S1_16" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a0_S1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/full_cmp_ci_a_S0" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/full_cmp_ci_a_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/full_cmp_ci_a_S1" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/full_cmp_ci_a_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a1_COUT_16" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a1_COUT_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a1_S1_16" arg2="THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/a1_S1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO1_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO1_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO2_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO2_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO3_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_0_DO3_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO1_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO1_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO2_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO2_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO3_46" arg2="Master_Trigger/GEN_DELAY.4.DELAY/memory_ram_DO3_46"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO1_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO1_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO2_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO2_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO3_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_0_DO3_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO1_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO1_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO2_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO2_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO3_44" arg2="Master_Trigger/GEN_DELAY.44.DELAY/memory_ram_DO3_44"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO1_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO1_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO2_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO2_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO3_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_0_DO3_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO1_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO1_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO2_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO2_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO3_43" arg2="Master_Trigger/GEN_DELAY.43.DELAY/memory_ram_DO3_43"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO1_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO1_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO2_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO2_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO3_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_0_DO3_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO1_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO1_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO2_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO2_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO3_42" arg2="Master_Trigger/GEN_DELAY.17.DELAY/memory_ram_DO3_42"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO1_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO1_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO2_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO2_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO3_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_0_DO3_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO1_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO1_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO2_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO2_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO3_45" arg2="Master_Trigger/GEN_DELAY.11.DELAY/memory_ram_DO3_45"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO1_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO1_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO2_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO2_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO3_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_0_DO3_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO1_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO1_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO2_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO2_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO3_40" arg2="Master_Trigger/GEN_DELAY.5.DELAY/memory_ram_DO3_40"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO1_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO1_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO2_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO2_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO3_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_0_DO3_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO1_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO1_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO2_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO2_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO3_39" arg2="Master_Trigger/GEN_DELAY.14.DELAY/memory_ram_DO3_39"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO1_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO1_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO2_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO2_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO3_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_0_DO3_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO1_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO1_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO2_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO2_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO3_38" arg2="Master_Trigger/GEN_DELAY.6.DELAY/memory_ram_DO3_38"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO1_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO1_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO2_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO2_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO3_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_0_DO3_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO1_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO1_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO2_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO2_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO3_41" arg2="Master_Trigger/GEN_DELAY.0.DELAY/memory_ram_DO3_41"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO1_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO1_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO2_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO2_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO3_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_0_DO3_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO1_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO1_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO2_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO2_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO3_27" arg2="Master_Trigger/GEN_DELAY.7.DELAY/memory_ram_DO3_27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO1_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO1_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO2_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO2_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO3_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_0_DO3_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO1_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO1_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO2_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO2_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO3_26" arg2="Master_Trigger/GEN_DELAY.27.DELAY/memory_ram_DO3_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO1_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO1_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO2_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO2_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO3_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_0_DO3_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO1_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO1_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO2_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO2_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO3_25" arg2="Master_Trigger/GEN_DELAY.8.DELAY/memory_ram_DO3_25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO1_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO1_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO2_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO2_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO3_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_0_DO3_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO1_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO1_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO2_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO2_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO3_37" arg2="Master_Trigger/GEN_DELAY.2.DELAY/memory_ram_DO3_37"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO1_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO1_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO2_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO2_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO3_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_0_DO3_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO1_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO1_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO2_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO2_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO3_36" arg2="Master_Trigger/GEN_DELAY.9.DELAY/memory_ram_DO3_36"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO1_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO1_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO2_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO2_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO3_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_0_DO3_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO1_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO1_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO2_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO2_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO3_35" arg2="Master_Trigger/GEN_DELAY.36.DELAY/memory_ram_DO3_35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO1_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO1_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO2_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO2_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO3_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_0_DO3_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO1_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO1_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO2_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO2_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO3_34" arg2="Master_Trigger/GEN_DELAY.29.DELAY/memory_ram_DO3_34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO1_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO1_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO2_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO2_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO3_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_0_DO3_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO1_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO1_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO2_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO2_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO3_33" arg2="Master_Trigger/GEN_DELAY.30.DELAY/memory_ram_DO3_33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO1_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO1_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO2_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO2_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO3_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_0_DO3_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO1_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO1_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO2_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO2_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO3_32" arg2="Master_Trigger/GEN_DELAY.24.DELAY/memory_ram_DO3_32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO1_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO1_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO2_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO2_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO3_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_0_DO3_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO1_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO1_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO2_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO2_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO3_31" arg2="Master_Trigger/GEN_DELAY.18.DELAY/memory_ram_DO3_31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO1_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO1_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO2_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO2_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO3_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_0_DO3_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO1_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO1_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO2_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO2_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO3_30" arg2="Master_Trigger/GEN_DELAY.1.DELAY/memory_ram_DO3_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO1_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO1_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO2_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO2_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO3_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_0_DO3_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO1_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO1_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO2_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO2_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO3_29" arg2="Master_Trigger/GEN_DELAY.19.DELAY/memory_ram_DO3_29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO1_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO1_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO2_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO2_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO3_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_0_DO3_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO1_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO1_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO2_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO2_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO3_28" arg2="Master_Trigger/GEN_DELAY.26.DELAY/memory_ram_DO3_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO1_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO2_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO2_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO3_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_0_DO3_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO1_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO2_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO2_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO3_14" arg2="Master_Trigger/GEN_DELAY.20.DELAY/memory_ram_DO3_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO1_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO2_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO2_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO3_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_0_DO3_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO1_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO2_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO2_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO3_13" arg2="Master_Trigger/GEN_DELAY.40.DELAY/memory_ram_DO3_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO1_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO2_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO2_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO3_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_0_DO3_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO1_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO2_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO2_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO3_12" arg2="Master_Trigger/GEN_DELAY.21.DELAY/memory_ram_DO3_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO1_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO1_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO2_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO2_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO3_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_0_DO3_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO1_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO1_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO2_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO2_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO3_24" arg2="Master_Trigger/GEN_DELAY.15.DELAY/memory_ram_DO3_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO1_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO1_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO2_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO2_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO3_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_0_DO3_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO1_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO1_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO2_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO2_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO3_23" arg2="Master_Trigger/GEN_DELAY.22.DELAY/memory_ram_DO3_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO1_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO1_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO2_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO2_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO3_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_0_DO3_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO1_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO1_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO2_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO2_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO3_22" arg2="Master_Trigger/GEN_DELAY.23.DELAY/memory_ram_DO3_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO1_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO1_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO2_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO2_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO3_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_0_DO3_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO1_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO1_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO2_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO2_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO3_21" arg2="Master_Trigger/GEN_DELAY.16.DELAY/memory_ram_DO3_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO1_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO1_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO2_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO2_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO3_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_0_DO3_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO1_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO1_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO2_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO2_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO3_20" arg2="Master_Trigger/GEN_DELAY.45.DELAY/memory_ram_DO3_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO1_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO1_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO2_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO2_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO3_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_0_DO3_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO1_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO1_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO2_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO2_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO3_19" arg2="Master_Trigger/GEN_DELAY.37.DELAY/memory_ram_DO3_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO1_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO1_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO2_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO2_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO3_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_0_DO3_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO1_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO1_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO2_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO2_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO3_18" arg2="Master_Trigger/GEN_DELAY.31.DELAY/memory_ram_DO3_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO1_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO2_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO2_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO3_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_0_DO3_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO1_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO2_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO2_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO3_17" arg2="Master_Trigger/GEN_DELAY.12.DELAY/memory_ram_DO3_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO1_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO2_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO2_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO3_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_0_DO3_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO1_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO2_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO2_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO3_16" arg2="Master_Trigger/GEN_DELAY.32.DELAY/memory_ram_DO3_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO1_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO2_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO2_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO3_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_0_DO3_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO1_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO2_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO2_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO3_15" arg2="Master_Trigger/GEN_DELAY.13.DELAY/memory_ram_DO3_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO1_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO2_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO3_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_0_DO3_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO1_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO2_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO3_1" arg2="Master_Trigger/GEN_DELAY.33.DELAY/memory_ram_DO3_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO1_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO2_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO3_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_0_DO3_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO1_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO2_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO3_0" arg2="Master_Trigger/GEN_DELAY.38.DELAY/memory_ram_DO3_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO1" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO2" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO3" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_0_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO1" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO2" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO3" arg2="Master_Trigger/GEN_DELAY.34.DELAY/memory_ram_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO1_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO2_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO2_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO3_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_0_DO3_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO1_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO2_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO2_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO3_11" arg2="Master_Trigger/GEN_DELAY.28.DELAY/memory_ram_DO3_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO1_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO2_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO2_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO3_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_0_DO3_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO1_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO2_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO2_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO3_10" arg2="Master_Trigger/GEN_DELAY.35.DELAY/memory_ram_DO3_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO1_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO2_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO2_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO3_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_0_DO3_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO1_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO2_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO2_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO3_9" arg2="Master_Trigger/GEN_DELAY.10.DELAY/memory_ram_DO3_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO1_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO2_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO2_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO3_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_0_DO3_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO1_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO2_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO2_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO3_8" arg2="Master_Trigger/GEN_DELAY.3.DELAY/memory_ram_DO3_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO1_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO2_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO2_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO3_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_0_DO3_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO1_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO2_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO2_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO3_7" arg2="Master_Trigger/GEN_DELAY.47.DELAY/memory_ram_DO3_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO1_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO2_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO2_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO3_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_0_DO3_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO1_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO2_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO2_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO3_6" arg2="Master_Trigger/GEN_DELAY.39.DELAY/memory_ram_DO3_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO1_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO2_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO3_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_0_DO3_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO1_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO2_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO3_5" arg2="Master_Trigger/GEN_DELAY.46.DELAY/memory_ram_DO3_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO1_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO2_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO3_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_0_DO3_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO1_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO2_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO3_4" arg2="Master_Trigger/GEN_DELAY.25.DELAY/memory_ram_DO3_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO1_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO2_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO3_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_0_DO3_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO1_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO2_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO3_3" arg2="Master_Trigger/GEN_DELAY.41.DELAY/memory_ram_DO3_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO1_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO2_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO3_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_0_DO3_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO1_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO2_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO3_2" arg2="Master_Trigger/GEN_DELAY.42.DELAY/memory_ram_DO3_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_enable_ram_1_DO3" arg2="THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_enable_ram_1_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/hdoutn_ch1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/hdoutn_ch1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTN3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/hdoutp_ch1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/hdoutp_ch1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/HDOUTP3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT4" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT5" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT6" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT7" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT8" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT9" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT10" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT11" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT12" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT13" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT14" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT15" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT16" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT17" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT18" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT19" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/COUT19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_4" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_5" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_6" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_7" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_8" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_9" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_10" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_11" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_12" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_13" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_14" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_15" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_16" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_17" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_18" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_19" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_20" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_21" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_22" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_23" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_0_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_disp_err_ch1_1[0]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_disp_err_ch1_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_1_11" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_disp_err_ch1_1[1]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_disp_err_ch1_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_1_23" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_1_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_4" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_5" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_6" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_7" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_8" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_9" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_10" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_11" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_12" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_13" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_14" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_15" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_16" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_17" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_18" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_19" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_20" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_21" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_22" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_23" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_2_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_4" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_5" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_6" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_7" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_8" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_9" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_10" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_11" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_12" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_13" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_14" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_15" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_16" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_17" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_18" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_19" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_20" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_21" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_22" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_23" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_D_3_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_full_clk_ch1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_full_clk_ch1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_F_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_RX_H_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_full_clk_ch1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_full_clk_ch1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_F_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_half_clk_ch1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_half_clk_ch1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FF_TX_H_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_OVERRUN_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CC_UNDERRUN_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_LS_SYNC_STATUS_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_CDR_TRAIN_DONE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_CON_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_PCIE_DONE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOL_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_HI_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RLOS_LO_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_RXFBFIFO_ERROR_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_TXFBFIFO_ERROR_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_PHYSTATUS_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCIE_RXVALID_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_ADDED_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/FFS_SKP_DELETED_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_0" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_1" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_2" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_3" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/LDR_RX2CORE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclk2fpga_sig" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclk2fpga_sig"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SCIINT" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SCIINT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[0]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[1]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[2]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[3]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[4]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[5]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[6]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[7]" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/sci_rddata_1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/REFCLK_TO_NQ" arg2="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/REFCLK_TO_NQ"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_MEDIA_UPLINK/THE_TX_SYNC/sync_q_1[2]" arg2="THE_MEDIA_UPLINK/THE_TX_SYNC/sync_q_1[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/GND" arg2="THE_ENDPOINT/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_ENDPOINT/REGIO_TX[33]" arg2="THE_ENDPOINT/REGIO_TX[33]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/GND" arg2="THE_TOOLS/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="THE_TOOLS/REGIO_TX_0[33]" arg2="THE_TOOLS/REGIO_TX_0[33]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="BUS_RX_0[85]" arg2="BUS_RX_0[85]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="CLK_GPLL_LEFT" arg2="CLK_GPLL_LEFT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="CLK_PCLK_LEFT" arg2="CLK_PCLK_LEFT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="CLK_PCLK_RIGHT" arg2="CLK_PCLK_RIGHT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pA" arg2="IN_pA"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pB" arg2="IN_pB"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pC" arg2="IN_pC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="IN_pD" arg2="IN_pD"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1402"  />

Design Results:
  21453 blocks expanded
Complete the first expansion.
Writing 'blank_trb3_periph_blank.ngd' ...
Total CPU Time: 8 secs  

Total REAL Time: 21 secs  


map -a "LatticeECP3" -p LFE3-150EA -t FPBGA672 -s 8 -oc Commercial   "blank_trb3_periph_blank.ngd" -o "blank_trb3_periph_blank_map.ncd" -pr "blank_trb3_periph_blank.prf" -mp "blank_trb3_periph_blank.mrp" -lpf "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/trb3_periph_blank/blank_trb3_periph_blank_synplify.lpf" -lpf "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf"             
map:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: blank_trb3_periph_blank.ngd
   Picdevice="LFE3-150EA"

   Pictype="FPBGA672"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-150EAFPBGA672, Performance used: 8.

    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(11): Semantic error in &quot;FREQUENCY PORT &quot;CLK_PCLK_RIGHT&quot; 200.000000 MHz ;&quot;: " arg1="&quot;CLK_PCLK_RIGHT&quot; matches no ports in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="11"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(12): Semantic error in &quot;FREQUENCY PORT &quot;CLK_PCLK_LEFT&quot; 200.000000 MHz ;&quot;: " arg1="&quot;CLK_PCLK_LEFT&quot; matches no ports in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="12"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(14): Semantic error in &quot;FREQUENCY PORT &quot;CLK_GPLL_LEFT&quot; 125.000000 MHz ;&quot;: " arg1="&quot;CLK_GPLL_LEFT&quot; matches no ports in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="14"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(31): Semantic error in &quot;MULTICYCLE TO CELL &quot;THE_SPI_RELOAD_THE_SPI_MASTER_THE_SPI_SLIM_tx_sreg_oregio*&quot; 20.000000 ns ;&quot;: " arg1="&quot;THE_SPI_RELOAD_THE_SPI_MASTER_THE_SPI_SLIM_tx_sreg_oregio*&quot; matches no cells in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="31"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(54): Semantic error in &quot;FREQUENCY PORT &quot;MCLK&quot; 200.000000 MHz ;&quot;: " arg1="&quot;MCLK&quot; matches no ports in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="54"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(56): Semantic error in &quot;MULTICYCLE FROM CLKNET &quot;clk_100_i_c&quot; TO CLKNET &quot;CLK_PCLK_LEFT_c&quot; 1.000000 X ;&quot;: " arg1="&quot;clk_100_i_c&quot; matches no clknets in the design. &quot;CLK_PCLK_LEFT_c&quot; matches no clknets in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="56"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(57): Semantic error in &quot;MULTICYCLE FROM CLKNET &quot;CLK_PCLK_LEFT_c&quot; TO CLKNET &quot;clk_100_i_c&quot; 2.000000 X ;&quot;: " arg1="&quot;CLK_PCLK_LEFT_c&quot; matches no clknets in the design. &quot;clk_100_i_c&quot; matches no clknets in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="57"  />
    <postMsg mid="1100300" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(366): Semantic error in &quot;DEFINE PORT GROUP &quot;TestIn_group&quot; &quot;TestIn*&quot; ;&quot;: " arg1="&quot;TestIn*&quot; matches no ports in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="366"  />
    <postMsg mid="1100641" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(368): Semantic error in &quot;IOBUF GROUP &quot;TestIn_group&quot; IO_TYPE=LVCMOS25 TERMINATEVTT=OFF PULLMODE=DOWN ;&quot;: " arg1="Group &quot;TestIn_group&quot;, has not been defined." arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="368"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(434): Semantic error in &quot;MULTICYCLE TO CELL &quot;THE_MEDIA_DOWNLINK/SCI_DATA_OUT*&quot; 50.000000 ns ;&quot;: " arg1="&quot;THE_MEDIA_DOWNLINK/SCI_DATA_OUT*&quot; matches no cells in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="434"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(435): Semantic error in &quot;MULTICYCLE TO CELL &quot;THE_MEDIA_UPLINK/SCI_DATA_OUT*&quot; 50.000000 ns ;&quot;: " arg1="&quot;THE_MEDIA_UPLINK/SCI_DATA_OUT*&quot; matches no cells in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="435"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(438): Semantic error in &quot;MULTICYCLE TO CELL &quot;gen_SPI_DAC_SPI_*io*&quot; 20.000000 ns ;&quot;: " arg1="&quot;gen_SPI_DAC_SPI_*io*&quot; matches no cells in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="438"  />
    <postMsg mid="1100990" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(439): Semantic error in &quot;MULTICYCLE TO CELL &quot;THE_SPI_MASTER_THE_SPI_SLIM_tx_sreg_oregio*&quot; 20.000000 ns ;&quot;: " arg1="&quot;THE_SPI_MASTER_THE_SPI_SLIM_tx_sreg_oregio*&quot; matches no cells in the design. " arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="439"  />
    <postMsg mid="1100080" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(440): Semantic error in &quot;BLOCK PATH TO CELL &quot;gen_TRIGGER_LOGIC_THE_TRIG_LOGIC/out_*&quot; ;&quot;: " arg1="gen_TRIGGER_LOGIC_THE_TRIG_LOGIC/out_*" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="440"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(64): Semantic error in &quot;LOCATE COMP &quot;CLK_SERDES_INT_RIGHT&quot; SITE &quot;AC18&quot; ;&quot;: " arg1="CLK_SERDES_INT_RIGHT" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="64"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(65): Semantic error in &quot;LOCATE COMP &quot;CLK_SERDES_INT_LEFT&quot; SITE &quot;AC10&quot; ;&quot;: " arg1="CLK_SERDES_INT_LEFT" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="65"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(67): Semantic error in &quot;LOCATE COMP &quot;MCLK&quot; SITE &quot;W1&quot; ;&quot;: " arg1="MCLK" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="67"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(76): Semantic error in &quot;LOCATE COMP &quot;TRIGGER_RIGHT&quot; SITE &quot;N24&quot; ;&quot;: " arg1="TRIGGER_RIGHT" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="76"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(77): Semantic error in &quot;IOBUF PORT &quot;TRIGGER_RIGHT&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="TRIGGER_RIGHT" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="77"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(416): Semantic error in &quot;LOCATE COMP &quot;SUPPL&quot; SITE &quot;C14&quot; ;&quot;: " arg1="SUPPL" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="416"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(417): Semantic error in &quot;IOBUF PORT &quot;SUPPL&quot; IO_TYPE=LVDS25 ;&quot;: " arg1="SUPPL" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="417"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf(443): Semantic error in &quot;IOBUF PORT &quot;MCLK&quot; IO_TYPE=LVCMOS25 TERMINATEVTT=OFF PULLMODE=UP DRIVE=NA SLEWRATE=FAST PCICLAMP=ON OPENDRAIN=OFF DIFFRESISTOR=OFF DIFFDRIVE=&quot;NA&quot; MULTDRIVE=&quot;NA&quot; EQ_CAL=0 ;&quot;: " arg1="MCLK" arg2="E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/trb3_periph_blank.lpf" arg3="443"  />
Loading device for application map from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Running general design DRC...

Removing unused logic...

Optimizing...

4348 CCU2 constant inputs absorbed.

logic GND cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/THE_STAT_RAM/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/GND is replaced by device GND cell GND_INST

logic GND cell THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/GND is replaced by device GND cell GND_INST

logic GND cell THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/GND is replaced by device GND cell GND_INST

logic GND cell THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/GND is replaced by device GND cell GND_INST

logic GND cell THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/GND is replaced by device GND cell GND_INST

logic GND cell THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/GND is replaced by device GND cell GND_INST

logic GND cell THE_MAIN_PLL/GND is replaced by device GND cell GND_INST

logic GND cell GND is replaced by device GND cell GND_INST

logic GND cell THE_MEDIA_UPLINK/THE_MEDIA_UPLINK/GND\000/BUF0/BUF0 is replaced by device GND cell GND_INST

logic VCC cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.4.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.44.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.43.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.17.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.11.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.5.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.14.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.6.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.0.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.7.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.27.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.8.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.2.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.9.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.36.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.29.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.30.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.24.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.18.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.1.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.19.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.26.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.20.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.40.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.21.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.15.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.22.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.23.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.16.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.45.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.37.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.31.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.12.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.32.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.13.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.33.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.38.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.34.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.28.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.35.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.10.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.3.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.47.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.39.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.46.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.25.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.41.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell Master_Trigger/GEN_DELAY.42.DELAY/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/gen_SPI.THE_SPI/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/THE_SED/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/THE_FLASH_REGS/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/THE_SPI_RELOAD/THE_FPGA_REBOOT/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_MEDIA_UPLINK/THE_SFP_LSM/VCC is replaced by device VCC cell VCC_INST

logic VCC cell THE_RESET_HANDLER/VCC is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001026" type="Warning" dynamic="1" navigation="0" arg0="reset_i"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="CLK_GPLL_LEFT"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="CLK_PCLK_LEFT"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="CLK_PCLK_RIGHT"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FPGA5_COMM[11:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pA"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pB"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="IN_pD"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TEST_LINE[15:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TEST_LINE[15:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="TEST_LINE[15:0](6)"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="THE_TOOLS/THE_FLASH_REGS/THE_PAGE_RAM/ram_ram_0_0"  />
    <postMsg mid="51001115" type="Warning" dynamic="1" navigation="0" arg0="THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST"  />



Design Summary:
   Number of registers:   8652 out of 114060 (8%)
      PFU registers:         8651 out of 111780 (8%)
      PIO registers:            1 out of  2280 (0%)
   Number of SLICEs:      8454 out of 74520 (11%)
      SLICEs as Logic/ROM:   8097 out of 74520 (11%)
      SLICEs as RAM:          357 out of 14220 (3%)
      SLICEs as Carry:       1875 out of 74520 (3%)
   Number of LUT4s:        13064 out of 149040 (9%)
      Number used as logic LUTs:        8600
      Number used as distributed RAM:   714
      Number used as ripple logic:      3750
      Number used as shift registers:     0
   Number of PIO sites used: 166 out of 380 (44%)
      Number of PIO sites used for single ended IOs: 32
      Number of PIO sites used for differential IOs: 134 (represented by 67 PIO comps in NCD)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  1 out of 2 (50%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 10 (10%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  25 out of 372 (7%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of SEDs:  1 out of 1 (100%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 640 (0 %)
   Number of Used DSP ALU Sites:  0 out of 320 (0 %)
   Number of clocks:  5
     Net CLK_GPLL_RIGHT_c: 1 loads, 1 rising, 0 falling (Driver: PIO CLK_GPLL_RIGHT )
     Net clk_100_i: 4939 loads, 4939 rising, 0 falling (Driver: THE_MAIN_PLL/PLLInst_0 )
     Net TRIGGER_LEFT_c: 1 loads, 1 rising, 0 falling (Driver: PIO TRIGGER_LEFT )
     Net THE_MEDIA_UPLINK/ff_rxhalfclk: 61 loads, 61 rising, 0 falling (Driver: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST )
     Net clk_200_i_0: 60 loads, 60 rising, 0 falling (Driver: THE_MAIN_PLL/PLLInst_0 )
   Number of Clock Enables:  338
     Net un1_i11_1_i: 8 loads, 8 LSLICEs
     Net rx_process.data_out_bufferce[7]: 1 loads, 0 LSLICEs
     Net THE_RDO_STAT.trig_mask_1ce[0]: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un4_status_ipu_handler_i_1: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/last_hdr_fifo_valid_read: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/suppress_output_RNO: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/reset_ipu_i_i: 36 loads, 36 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/dat_fifo_read_length_0e: 9 loads, 9 LSLICEs
     Net reset_i: 31 loads, 31 LSLICEs
     Net THE_RDO.state17: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/wren_i: 11 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/rden_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_length_fifo.0.THE_LENGTH_FIFO/gen_18_512.THE_FIFO/fcnt_en: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/wren_i: 11 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/rden_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/THE_HDR_FIFO/gen_36_512.THE_FIFO/fcnt_en: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wren_i: 20 loads, 12 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/rden_i: 16 loads, 12 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/time_ticks_i[0]: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un8_buf_stat_header_buffer_level: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un2_buf_stat_header_buffer_level: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un27_status_ipu_handler_i: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un35_status_ipu_handler_i: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un3_buf_stat_data_buffer_level: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un1_statistics_data_out59_i: 13 loads, 13 LSLICEs
     Net THE_ENDPOINT/lvl1_release_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/data_valid_RNO: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/toc_save: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un1_next_val_ttl_trg_0_sqmuxa_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un13_prev_trg_reg: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/mult_trg_lock_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un1_next_spurious_trg_0_sqmuxa_1_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un1_invalid_trg_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_no_link_fast: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/MUX_SBUF/gen_version_0.sbuf/N_77_i: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/MUX_SBUF/gen_version_0.sbuf/N_80_i: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/ARBITER/un1_current_p1_pattern4_2_i: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_122: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_122: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.1.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_110: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.3.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_110: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.7.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_110: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/wren_i: 6 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/rden_i: 7 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/fcnt_en: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.2.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/N_122: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/MPLEX/next_demux_dr_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/un1_buf_med_init_data_out4_i: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/N_51: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/next_INIT_SEQNR_0_sqmuxa: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/conv_temp_RNO: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/reset_i: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/state_RNI4IB3[3]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/N_1333_i: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/state[9]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/un1_next_recv_bit_0_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/un1_next_send_rom_0_sqmuxa_3: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/un1_next_output_tmp_1_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/buf_TEMP_OUT_0_sqmuxa: 6 loads, 6 LSLICEs
     Net bus_master_in.ack: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_569_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_1573_i: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/sending_state_2_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/un1_ram_read_addr120_i_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/sending_state_0_sqmuxa: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/un1_next_nomoredata_0_sqmuxa_3_0_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/un1_next_nomoredata_0_sqmuxa_1_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/un1_next_nomoredata_0_sqmuxa_2_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_495_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_1555_i_i_a2: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/un1_next_nomoredata_0_sqmuxa_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_1574_i: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/DAT_DATAREADY_IN_before_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/global_time_ie: 17 loads, 17 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/rom_read_addr_sn_N_2_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/REGISTERS_OUT_write_enable[0]: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/REGISTERS_OUT_write_enable[1]: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/COMMON_REGISTERS_OUT_write_enable[1]: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/COMMON_REGISTERS_OUT_write_enable[2]: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state[1]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state_RNIMDG11[1]: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/N_1716_i: 16 loads, 16 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/un1_state_4_i_a3: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state_1_sqmuxa_2: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state_d[3]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/buf_INFORMATION_1_sqmuxa: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/buf_NUMBER_1_sqmuxa: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/N_164_i: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.gentrgapi.the_trigger_apl/seqnrce[0]: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/N_42_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/N_45_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/last_fifo_to_apl_read: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL/gen_version_0.sbuf/N_77_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL/gen_version_0.sbuf/N_80_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/apl_to_buf_REPLY_READ[3]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF/gen_version_0.sbuf/N_76_i: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/SBUF/gen_version_0.sbuf/N_79_i: 17 loads, 17 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/N_380_i: 22 loads, 22 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/N_1561_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/un6_send_trm_wrong_addr: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/next_last_fifo_to_apl_read: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/fifo_to_int_read_before_en_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/fifo_to_apl_read_before_en_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/N_42_i: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL2/N_45_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL/gen_version_0.sbuf/N_77_i: 21 loads, 21 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF_TO_APL/gen_version_0.sbuf/N_80_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/apl_to_buf_REPLY_READ[1]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF/gen_version_0.sbuf/N_76_i: 19 loads, 19 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/SBUF/gen_version_0.sbuf/N_79_i: 17 loads, 17 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/N_357_i: 30 loads, 30 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/N_1735_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/last_fifo_to_apl_read: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/un6_send_trm_wrong_addr: 11 loads, 11 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/next_last_fifo_to_apl_read: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/fifo_to_int_read_before_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/fifo_to_apl_read_before_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/un4_buf_int_read_out: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/transfer_counter_0_sqmuxa: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/un24_clk_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/N_77_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/N_80_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/un20_fifo_long_packet_num_out_1: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_valid_read: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/next_rec_buffer_size_out_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/transfer_counter_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/apl_to_buf_REPLY_READ_i_1_i[0]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/N_266_i: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/N_115_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/current_buffer_state[1]: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/N_77_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/un20_fifo_long_packet_num_out: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_valid_read: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/next_rec_buffer_size_out_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/un4_buf_int_read_out: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/transfer_counter_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/un24_clk_en: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/N_77_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/gen_init_sbuf.SBUF_INIT/gen_version_0.sbuf/N_80_i: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wren_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rden_i: 7 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/un20_fifo_long_packet_num_out_0: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_valid_read: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/next_rec_buffer_size_out_0_sqmuxa: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_INTERNAL_BUS_HANDLER/un1_buf_bus_data_out5_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/read: 12 loads, 12 LSLICEs
     Net THE_ENDPOINT/write: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/write_1: 8 loads, 8 LSLICEs
     Net busrdo_tx.ack_37_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_34_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_12_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_19_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_18_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_17_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_16_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_14_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_13_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_10_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_8_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_7_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_6_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_33_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_32_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_31_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_30_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_29_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_28_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_26_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_24_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_23_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_22_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_21_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_20_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_49_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_48_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_47_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_46_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_45_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_44_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_43_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_42_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_41_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_40_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_39_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_38_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_50_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_25_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_9_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_15_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_11_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_27_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_36_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_35_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_52_sqmuxa: 3 loads, 3 LSLICEs
     Net busrdo_tx.ack_51_sqmuxa: 3 loads, 3 LSLICEs
     Net trig_ch_delay_0_1_sqmuxa: 3 loads, 3 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/rden_i: 11 loads, 10 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/wren_i: 12 loads, 10 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/fcnt_en: 6 loads, 6 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/un1_write_in_2_i: 2 loads, 2 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_1_sqmuxa_1: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/ACK_OUT_2_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/invertce[0]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/invertce[32]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/invertce[64]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/enablece[0]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/enablece[32]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/enablece[64]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/un1_write_in_14_i: 45 loads, 45 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/un1_write_in_13_i: 50 loads, 50 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/_arrstore_sel_6: 32 loads, 32 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/_arrstore_sel_4: 32 loads, 32 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/_arrstore_sel_2: 32 loads, 32 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/_arrstore_sel_0: 32 loads, 32 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_18_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_17_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_12_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_6_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_3_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_4_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_9: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_13_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_16: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_15_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_8_0_a2: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_7: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_5: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_10: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_14: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_11: 7 loads, 7 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/stretch_inp_1_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/set_output_coin_1_sqmuxa: 12 loads, 12 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/set_multiplicity_1_sqmuxa: 4 loads, 4 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/multiplicity_enable_1_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/invert_1_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence2_1_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence1_1_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx_20_i: 17 loads, 17 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/ram_addre: 3 loads, 3 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/readback_0_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un1_word_count_1_sqmuxa_1_i: 6 loads, 6 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/word_length_1_sqmuxa: 3 loads, 3 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/wait_cycles_1_sqmuxa: 5 loads, 5 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/sudolock_1_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/invert_reg_1_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/start_1_sqmuxa_1: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/clear_reg_1_sqmuxa: 8 loads, 8 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/chipselect_reg_1_sqmuxa: 8 loads, 8 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/blocked_0_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/word_count_0_sqmuxa: 3 loads, 3 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un1_word_count_0_sqmuxa_3_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un1_spi_sck_0_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un1_bus_data_out40_o: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_SED/control_i_0_sqmuxa: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_SED/ack9: 17 loads, 17 LSLICEs
     Net THE_TOOLS/THE_SED/N_176_i: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_SED/N_175_i: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/read_page_state[7]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/spi_trigger: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_buffer_RNO[0]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_ready: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[1]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[2]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[3]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[4]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[5]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/data_out_bufferce[6]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/pop_page_state[0]: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/read_page_state[0]: 8 loads, 8 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/un1_parse_state_13_0_o3_RNII0U51: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/N_1102_i: 17 loads, 17 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/un1_parse_state_15_0: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/parse_state[4]: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/parse_state[6]: 8 loads, 8 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/N_673_i: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/N_1068: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/registers_to_reade: 17 loads, 17 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/N_1066_i: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/div_done: 18 loads, 18 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/un1_reset_2_i_0_0: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/N_1077_i: 20 loads, 20 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/N_834_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/N_1186_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/N_1094_i: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/N_1061_i: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/store_rd: 17 loads, 17 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/N_1074_i: 16 loads, 16 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/N_1073_i: 4 loads, 4 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/un1_dat_write_enable_in: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_BUS_HANDLER/un1_buf_bus_data_out5_i: 2 loads, 2 LSLICEs
     Net THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/wren_i: 14 loads, 12 LSLICEs
     Net THE_MEDIA_UPLINK/THE_FIFO_FPGA_TO_SFP/FIFO_DP_BRAM/rden_i: 11 loads, 9 LSLICEs
     Net THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wren_i: 11 loads, 9 LSLICEs
     Net THE_MEDIA_UPLINK/fifo_rx_empty: 11 loads, 9 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast: 40 loads, 40 LSLICEs
     Net THE_MEDIA_UPLINK/THE_SFP_LSM/N_9602_i: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/THE_SFP_LSM/timing_ctre: 14 loads, 14 LSLICEs
     Net THE_BUS_HANDLER/proc_rw_signals.buf_bus_data_out4: 1 loads, 1 LSLICEs
     Net THE_RDO_STAT.trig_mask_1ce[16]: 8 loads, 8 LSLICEs
     Net THE_RDO_STAT.trig_mask_1ce[32]: 8 loads, 8 LSLICEs
     Net THE_RDO_STAT.trig_mask_0ce[0]: 8 loads, 8 LSLICEs
     Net THE_RDO_STAT.trig_mask_0ce[16]: 8 loads, 8 LSLICEs
     Net THE_RDO_STAT.trig_mask_0ce[32]: 8 loads, 8 LSLICEs
   Number of local set/reset loads for net reset_i merged into GSR:  132
   Number of LSRs:  166
     Net THE_RDO.state16: 9 loads, 9 LSLICEs
     Net un1_i11_1_2_RNIG0241: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/current_state[5]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/ipu_start_readout_i: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/ipu_header_empty: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/dat_fifo_finished[0]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/N_99_i: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/hdr_fifo_valid_read: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/un1_current_state_1_i_a2_RNIPNH31: 14 loads, 14 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/current_state_RNIPN4Q[2]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/REGIO_COMMON_CTRL_REG_OUT[2]: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/current_states_i: 1 loads, 1 LSLICEs
     Net reset_i: 12 loads, 0 LSLICEs
     Net THE_RDO.state[0]: 1 loads, 1 LSLICEs
     Net THE_RDO.state[1]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/valid_timing_trg: 17 loads, 17 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/reset_ipu_i: 118 loads, 108 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/header_buffer_write: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/data_buffer_filllevel[11]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/un3_reset: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/data_counter_0_0_sqmuxa: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/un4_reset: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/STATISTICS_UNKNOWN_OUTc_i_i: 1 loads, 1 LSLICEs
     Net ctrlbus_rx.addr[3]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_STATUS_REGS/read_en_i_RNIKM721: 14 loads, 14 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_INFO_REGS/unknown_addr_regc_i_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_HANDLER_INFO_REGS/data_ready_regc_i_i: 1 loads, 1 LSLICEs
     Net THE_RESET_HANDLER.final_reset_iso[1]: 283 loads, 283 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_trg_logic: 47 loads, 47 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/bsm_x[1]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/timing_trg_reg_RNI2NO71[0]: 8 loads, 8 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un23_reset: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/tmg_edge_found_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/REGIO_COMMON_CTRL_REG_OUT[5]: 11 loads, 11 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un5_reset: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un11_reset: 6 loads, 6 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un39_reset: 37 loads, 37 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un8_reset: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/THE_LVL1_HANDLER/un32_reset: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/REGIO_COMMON_CTRL_REG_OUT[4]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_no_link_fast: 66 loads, 66 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_no_link: 186 loads, 174 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_no_link_rep2: 53 loads, 53 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/reset_no_link_rep1: 79 loads, 79 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/N_20_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/N_47_i: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.2.gentermbuf.termbuf/N_49_i: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/reset_i: 22 loads, 22 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/fb_0: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/reset_timecounter: 15 loads, 15 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.gen_1wire.onewire_interface/reset_bitcounter: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/rom_read_addr[1]: 3 loads, 3 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/buf_IDRAM_WR_IN: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/buf_APL_SEND_IN[3]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/the_addresses/ram_read_addr1_0_sqmuxa_2_0_a2dup_RNITJ5R: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/N_567_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/current_state_RNIPFTB[18]: 9 loads, 9 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_regio.regIO/COMMON_REGISTERS_OUT_write_enable[0]: 18 loads, 18 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state[1]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/last_second_word_waiting_RNO: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/state_3_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/un1_packet_number8_i_0: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/buf_APL_SEND_IN[1]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/fb: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/un11_reset: 10 loads, 10 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/CRC_RESET: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/N_362: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/un8_reset: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_empty: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/STAT_IBUF_BUFFER[5]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/un22_reset: 4 loads, 4 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/N_362: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_empty: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/STAT_IBUF_BUFFER[5]: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/genREPLYOBUF1.REPLYOBUF/CRC_RESET: 5 loads, 5 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/N_362: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/un8_reset: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_empty: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/STAT_IBUF_BUFFER[5]: 2 loads, 2 LSLICEs
     Net THE_RESET_HANDLER.trb_reset_buffer: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_INTERNAL_BUS_HANDLER/port_select_int[2]: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/THE_INTERNAL_BUS_HANDLER/proc_reg_output_signals.REGIO_TX.nack_1: 2 loads, 2 LSLICEs
     Net THE_ENDPOINT/THE_INTERNAL_BUS_HANDLER/proc_rw_signals.un10_buf_bus_dataready_in: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/write_2: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/un9_tmp_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/un1_reset_i: 1 loads, 1 LSLICEs
     Net THE_ENDPOINT/unknown_1_sqmuxa: 12 loads, 12 LSLICEs
     Net Master_Trigger/writecounter[4]: 96 loads, 96 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/trigger_fifo_external: 30 loads, 28 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/state_0_sqmuxa: 10 loads, 10 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/timer_rst_RNI95LN: 18 loads, 18 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/trigger_fifo_buf_0_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_rep1: 104 loads, 104 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_fast: 104 loads, 104 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt: 104 loads, 104 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_rep2: 104 loads, 104 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_0_sqmuxa: 4 loads, 4 LSLICEs
     Net THE_TOOLS/addr[6]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/fifo_readc_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/addr[0]: 4 loads, 4 LSLICEs
     Net THE_TOOLS/addr[4]: 4 loads, 4 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_2678_1: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/nack_0_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1_bus_rx: 3 loads, 3 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un1_bus_write_in: 16 loads, 16 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/fb: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/N_813_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/BUS_DATA_OUT_ret_63s: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/un50_bus_write_in_i_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/gen_SPI.THE_SPI/BUS_ACK_OUTs: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_SED/DEBUG_1[4]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_SED/data_3211: 3 loads, 3 LSLICEs
     Net THE_TOOLS/THE_SED/sed_enable_1_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/un3_sample_strobe_buf_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/sck_gate: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/sck_clock_div_counter[3]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/sck_clock_div_counter[1]: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/THE_SPI_MASTER/un1_sck_clock_div_counter_i: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/pop_page_state[0]: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/parse_state[16]: 11 loads, 11 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/un1_spi_ready_1_0_a7: 9 loads, 9 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/parse_trigger_0_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/unknown_0_sqmuxa: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/ack_4: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/read_page_state[3]: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/read_page_state[6]: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/parse_state[3]: 27 loads, 27 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/ram_wr_pointer8: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/pop_page_position_0_sqmuxa: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/pop_page_data_word_0_sqmuxa: 26 loads, 26 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/trigger_pop_page_datas_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_FLASH_REGS/page_number8lto31_i_a2_28_RNIO4QB1: 10 loads, 10 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/reset_i_1: 81 loads, 81 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/fb: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/tx_load_RNI64151: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/un1_rx_bit_cnt_0_sqmuxa_i_0: 2 loads, 2 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/un8_reset: 5 loads, 5 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/STATE_ns_i_a4_i_a2_0_RNIBHL91[2]: 3 loads, 3 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/store_rd_RNIOQMR: 10 loads, 10 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/port_select_int[1]: 18 loads, 18 LSLICEs
     Net THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/DAT_UNKNOWN_ADDR_OUTc_i: 1 loads, 1 LSLICEs
     Net THE_TOOLS/THE_BUS_HANDLER/REGIO_TX.nacks: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/fifo_tx_reset: 38 loads, 36 LSLICEs
     Net THE_MEDIA_UPLINK/fifo_rx_reset: 35 loads, 33 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_pcs_rst_ch_c: 1 loads, 0 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rst_qd_c: 1 loads, 0 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0]: 10 loads, 10 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNIUC9J[0]: 2 loads, 2 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_serdes_rst_ch1_c: 1 loads, 0 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_pcs_rst_ch1_c: 1 loads, 0 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNI8B3A: 10 loads, 10 LSLICEs
     Net THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_RNIAD3A: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/quad_rst: 1 loads, 0 LSLICEs
     Net pll_lock_i: 1 loads, 0 LSLICEs
     Net THE_MEDIA_UPLINK/reset_i_1: 25 loads, 25 LSLICEs
     Net THE_MEDIA_UPLINK/last_fifo_tx_empty: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/un4_last_fifo_tx_empty: 6 loads, 6 LSLICEs
     Net THE_MEDIA_UPLINK/reset_i_rx: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/rx_counter_6[2]: 1 loads, 1 LSLICEs
     Net THE_MEDIA_UPLINK/THE_N_7_mux_i: 3 loads, 3 LSLICEs
     Net pll_lock: 30 loads, 30 LSLICEs
     Net THE_RESET_HANDLER/N_11_i: 9 loads, 9 LSLICEs
     Net THE_BUS_HANDLER/proc_rw_signals.un17_buf_bus_dataready_in: 1 loads, 1 LSLICEs
     Net THE_BUS_HANDLER/port_select_int_1_.fb: 1 loads, 1 LSLICEs
     Net THE_BUS_HANDLER/port_select_int[1]: 10 loads, 10 LSLICEs
     Net THE_BUS_HANDLER/_decfrac0_i: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_IPU_HANDLER/VCC: 2140 loads
     Net THE_TOOLS/addr[3]: 487 loads
     Net THE_TOOLS/addr[2]: 435 loads
     Net THE_TOOLS/addr[4]: 411 loads
     Net reset_i: 368 loads
     Net THE_RESET_HANDLER.final_reset_iso[1]: 283 loads
     Net THE_TOOLS/addr[1]: 251 loads
     Net THE_TOOLS/addr[0]: 239 loads
     Net THE_ENDPOINT/addr_1[0]: 214 loads
     Net Master_Trigger/writecounter[0]: 193 loads
 

   Number of warnings:  41
   Number of errors:    0



Total CPU Time: 44 secs  
Total REAL Time: 54 secs  
Peak Memory Usage: 531 MB

Dumping design to file blank_trb3_periph_blank_map.ncd.

trce -f "blank_trb3_periph_blank.mt" -o "blank_trb3_periph_blank.tw1" "blank_trb3_periph_blank_map.ncd" "blank_trb3_periph_blank.prf"
trce:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file blank_trb3_periph_blank_map.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Wed Dec 05 06:03:44 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 56320 connections (90.84% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Wed Dec 05 06:03:48 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 58149 connections (93.79% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 18 secs 

mpartrce -p "blank_trb3_periph_blank.p2t" -f "blank_trb3_periph_blank.p3t" -tf "blank_trb3_periph_blank.pt" "blank_trb3_periph_blank_map.ncd" "blank_trb3_periph_blank.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "blank_trb3_periph_blank_map.ncd"
Wed Dec 05 06:03:54 2018

PAR: Place And Route Diamond (64-bit) 3.10.2.115.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.dir/5_1.ncd blank_trb3_periph_blank.prf
Preference file: blank_trb3_periph_blank.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file blank_trb3_periph_blank_map.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application par from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)     166/644          25% used
                    166/380          43% bonded
   IOLOGIC            1/640          <1% used

   SLICE           8454/74520        11% used

   GSR                1/1           100% used
   EBR               25/372           6% used
   PLL                1/10           10% used
   SED                1/1           100% used
   PCS                1/4            25% used


70 potential circuit loops found in timing analysis.
Set delay estimator push_ratio: 95
Number of Signals: 22445
Number of Connections: 62002

Pin Constraint Summary:
   99 out of 99 pins locked (100% locked).

    <postMsg mid="61031122" type="Warning" dynamic="3" navigation="0" arg0="CLK_GPLL_RIGHT_c" arg1="THE_MAIN_PLL/PLLInst_0" arg2="CLKI"  />
The following 3 signals are selected to use the primary clock routing resources:
    clk_100_i (driver: THE_MAIN_PLL/PLLInst_0, clk load #: 4987)
    clk_200_i_0 (driver: THE_MAIN_PLL/PLLInst_0, clk load #: 60)
    THE_MEDIA_UPLINK/ff_rxhalfclk (driver: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST, clk load #: 62)


The following 5 signals are selected to use the secondary clock routing resources:
    THE_RESET_HANDLER.final_reset_iso[1] (driver: THE_RESET_HANDLER/SLICE_4293, clk load #: 0, sr load #: 283, ce load #: 0)
    THE_ENDPOINT/THE_ENDPOINT/reset_no_link (driver: THE_ENDPOINT/THE_ENDPOINT/SLICE_3564, clk load #: 0, sr load #: 192, ce load #: 0)
    THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/reset_ipu_i (driver: THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/SLICE_7746, clk load #: 0, sr load #: 120, ce load #: 0)
    THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_rep1 (driver: THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5165, clk load #: 0, sr load #: 104, ce load #: 0)
    THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_fast (driver: THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5164, clk load #: 0, sr load #: 104, ce load #: 0)

Signal reset_i is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 51 secs 

.   
Starting Placer Phase 1.
................................
Placer score = 6358141.
Finished Placer Phase 1.  REAL time: 29 mins 3 secs 

Starting Placer Phase 2.
...
Starting Placer Optimization. REAL time: 29 mins 41 secs 
70 potential circuit loops found in timing analysis.
.   
..  ..
.   
Placer score =  13279491
Finished Placer Phase 2.  REAL time: 30 mins 13 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 1 out of 10 (10%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_100_i" from CLKOP on comp "THE_MAIN_PLL/PLLInst_0" on PLL site "PLL_R79C5", clk load = 4989
  PRIMARY "clk_200_i_0" from CLKOK on comp "THE_MAIN_PLL/PLLInst_0" on PLL site "PLL_R79C5", clk load = 60
  PRIMARY "THE_MEDIA_UPLINK/ff_rxhalfclk" from FF_RX_H_CLK_1 on comp "THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST" on PCS site "PCSA", clk load = 62
  SECONDARY "THE_RESET_HANDLER.final_reset_iso[1]" from Q1 on comp "THE_RESET_HANDLER/SLICE_4293" on site "R60C181A", clk load = 0, ce load = 0, sr load = 283
  SECONDARY "THE_ENDPOINT/THE_ENDPOINT/reset_no_link" from Q0 on comp "THE_ENDPOINT/THE_ENDPOINT/SLICE_3564" on site "R2C93B", clk load = 0, ce load = 0, sr load = 192
  SECONDARY "THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/reset_ipu_i" from F0 on comp "THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/SLICE_7746" on site "R55C9B", clk load = 0, ce load = 0, sr load = 120
  SECONDARY "THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_rep1" from Q0 on comp "THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5165" on site "R2C90C", clk load = 0, ce load = 0, sr load = 104
  SECONDARY "THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/reset_cnt_fast" from Q0 on comp "THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_5164" on site "R2C90A", clk load = 0, ce load = 0, sr load = 104

  PRIMARY  : 3 out of 8 (37%)
     DCS   : 0 out of 2 (0%)
     DCC   : 3 out of 6 (50%)
  SECONDARY: 5 out of 8 (62%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   166 out of 644 (25.8%) PIO sites used.
   166 out of 380 (43.7%) bonded PIO sites used.
   Number of PIO comps: 99; differential: 67.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |  23 / 60  ( 38%) | 2.5V  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |  24 / 42  ( 57%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    3     |  30 / 71  ( 42%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    6     |  57 / 79  ( 72%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    7     |  32 / 56  ( 57%) | 2.5V  |    OFF / OFF    | Float1.25, 1.25
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:            1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:           41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:           81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

DSP Slice #:          121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
# of MULT9X9C                                                                                                                                                                        
# of MULT18X18C                                                                                                                                                                      
# of ALU24A                                                                                                                                                                          
# of ALU54A                                                                                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 9 mins 24 secs 

Dumping design to file blank_trb3_periph_blank.dir/5_1.ncd.

70 potential circuit loops found in timing analysis.
0 connections routed; 62004 unrouted.
Starting router resource preassignment
    <postMsg mid="62131008" type="Warning" dynamic="1" navigation="0" arg0="THE_MEDIA_UPLINK/ff_rxhalfclk"  />
    <postMsg mid="62131006" type="Warning" dynamic="1" navigation="0" arg0="CLK_GPLL_RIGHT_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=TRIGGER_LEFT_c loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 32 mins 42 secs 

Start NBR router at 06:36:38 12/05/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

70 potential circuit loops found in timing analysis.
Start NBR special constraint process at 06:36:46 12/05/18

Start NBR section for initial routing at 06:36:51 12/05/18
Level 1, iteration 1
0(0.00%) conflict; 47595(76.76%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.303ns/0.000ns; real time: 33 mins 2 secs 
Level 2, iteration 1
98(0.00%) conflicts; 47329(76.33%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.058ns/0.000ns; real time: 33 mins 5 secs 
Level 3, iteration 1
636(0.01%) conflicts; 38874(62.70%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.758ns/0.000ns; real time: 33 mins 15 secs 
Level 4, iteration 1
3991(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.704ns/0.000ns; real time: 33 mins 40 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 06:37:34 12/05/18
Level 1, iteration 1
89(0.00%) conflicts; 5031(8.11%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.728ns/0.000ns; real time: 33 mins 43 secs 
Level 2, iteration 1
49(0.00%) conflicts; 5190(8.37%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.728ns/0.000ns; real time: 33 mins 44 secs 
Level 3, iteration 1
141(0.00%) conflicts; 5037(8.12%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.728ns/0.000ns; real time: 33 mins 46 secs 
Level 3, iteration 2
80(0.00%) conflicts; 5066(8.17%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.725ns/0.000ns; real time: 33 mins 48 secs 
Level 3, iteration 3
29(0.00%) conflicts; 5120(8.26%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.725ns/0.000ns; real time: 33 mins 49 secs 
Level 4, iteration 1
2247(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 33 mins 56 secs 
Level 4, iteration 2
958(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 2 secs 
Level 4, iteration 3
441(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 6 secs 
Level 4, iteration 4
246(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 7 secs 
Level 4, iteration 5
119(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 9 secs 
Level 4, iteration 6
53(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 10 secs 
Level 4, iteration 7
21(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 11 secs 
Level 4, iteration 8
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 12 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 13 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 13 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 14 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 15 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 34 mins 16 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 06:38:10 12/05/18
70 potential circuit loops found in timing analysis.
70 potential circuit loops found in timing analysis.
70 potential circuit loops found in timing analysis.
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.007ns/0.000ns; real time: 35 mins 11 secs 
70 potential circuit loops found in timing analysis.
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.725ns/0.000ns; real time: 35 mins 18 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.725ns/0.000ns; real time: 35 mins 19 secs 
70 potential circuit loops found in timing analysis.
70 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 06:39:32 12/05/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.745ns/0.000ns; real time: 35 mins 39 secs 

Start NBR section for post-routing at 06:39:33 12/05/18
70 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.745ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=TRIGGER_LEFT_c loads=2 clock_loads=1"  />

70 potential circuit loops found in timing analysis.
70 potential circuit loops found in timing analysis.
70 potential circuit loops found in timing analysis.
Total CPU time 15 mins 20 secs 
Total REAL time: 36 mins 40 secs 
Completely routed.
End of route.  62004 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file blank_trb3_periph_blank.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.745
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.012
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 15 mins 33 secs 
Total REAL time to completion: 37 mins 2 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "blank_trb3_periph_blank.pt" -o "blank_trb3_periph_blank.twr" "blank_trb3_periph_blank.ncd" "blank_trb3_periph_blank.prf"
trce:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Wed Dec 05 06:41:20 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 61212 connections (98.72% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Wed Dec 05 06:41:27 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

70 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 193325 paths, 124 nets, and 61212 connections (98.72% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 34 secs 

iotiming  "blank_trb3_periph_blank.ncd" "blank_trb3_periph_blank.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application iotiming from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
70 potential circuit loops found in timing analysis.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
70 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 9
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
70 potential circuit loops found in timing analysis.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
70 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: M
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
70 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
70 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

ltxt2ptxt  -path "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project" "blank_trb3_periph_blank.ncd"

Loading design for application ltxt2ptxt from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application ltxt2ptxt from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.

bitgen -w "blank_trb3_periph_blank.ncd" -f "blank_trb3_periph_blank.t2b" -e -s "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/blank.sec" -k "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/project/blank.bek" "blank_trb3_periph_blank.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.2.115
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application Bitgen from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from blank_trb3_periph_blank.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             20  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
PCSD THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST: Reading CONFIG_FILE 'sfp_1_200_int.ptx' which is created from 'sfp_1_200_int.txt'...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "blank_trb3_periph_blank.bit".
