Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 247b2ce01e7a48e38ecb782bea80612f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot custom_counter_sim_behav xil_defaultlib.custom_counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'counter_with_overflow' on this module [Z:/My Documents/Workspace/University of Cape Town/High Performance Embeded Systems - EEE4120/EEE4120F-Pracs/Prac4/prac_4.srcs/sim_1/new/custom_counter_sim.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
