
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1663:2009 Design specific assignment to interconnect usage view</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Design specific assignment to interconnect usage view">
      <META name="DC.Dates" content="2009-05-04 09:04:50">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Design specific assignment to interconnect usage view">
      <META name="DC.Subject" content="module, component feature, part feature, component terminal, swap, interconnect usage view, interconnect, interface control document, intellectual property management">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6353">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5631">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-04 09:04:50">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.47">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.50">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.46">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Design specific assignment to interconnect usage view</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1663:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARM</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.2 ARM type definition</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.3 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.4 ARM subtype constraint definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><div align="center"><IMG src="armexpg2.gif" border="0" usemap="#map" alt="Figure C.2 &#8212; ARM entity level EXPRESS-G diagram 1 of 1"><MAP ID="map" name="map">
               <AREA shape="rect" coords="413,146,670,167" href="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.interconnect_or_assembly_module_select" alt="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.interconnect_or_assembly_module_select">
               <AREA shape="rect" coords="328,13,690,55" href="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.printed_connector_component_interface_terminal" alt="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.printed_connector_component_interface_terminal">
               <AREA shape="rect" coords="196,183,470,225" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_macro_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.interconnect_module_macro_terminal">
               <AREA shape="rect" coords="519,73,717,100" href="../land/sys/4_info_reqs.htm#land_arm.land_interface_terminal" alt="../land/sys/4_info_reqs.htm#land_arm.land_interface_terminal">
               <AREA shape="rect" coords="444,233,642,290" href="../interconnect_module_usage_view/sys/4_info_reqs.htm#interconnect_module_usage_view_arm.interconnect_module_interface_terminal" alt="../interconnect_module_usage_view/sys/4_info_reqs.htm#interconnect_module_usage_view_arm.interconnect_module_interface_terminal">
               <AREA shape="rect" coords="21,182,185,224" href="../fabrication_joint/sys/4_info_reqs.htm#fabrication_joint_arm.fabricated_feature_select" alt="../fabrication_joint/sys/4_info_reqs.htm#fabrication_joint_arm.fabricated_feature_select">
               <AREA shape="rect" coords="395,616,646,643" href="../physical_unit_usage_view/sys/4_info_reqs.htm#physical_unit_usage_view_arm.part_feature" alt="../physical_unit_usage_view/sys/4_info_reqs.htm#physical_unit_usage_view_arm.part_feature">
               <AREA shape="rect" coords="10,10,270,67" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_interface_terminal" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage_interface_terminal">
               <AREA shape="rect" coords="28,615,366,642" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_concept" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_concept">
               <AREA shape="rect" coords="120,449,583,476" href="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_feature_to_physical_usage_view_assignment" alt="../component_feature/sys/4_info_reqs.htm#component_feature_arm.component_feature_to_physical_usage_view_assignment">
               <AREA shape="rect" coords="474,342,753,386" href="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.component_terminal_to_interconnect_module_interface_terminal_assignment" alt="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.component_terminal_to_interconnect_module_interface_terminal_assignment">
               <AREA shape="rect" coords="195,692,509,721" href="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.stratum_concept_to_physical_usage_view_assignment" alt="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.stratum_concept_to_physical_usage_view_assignment">
               <AREA shape="rect" coords="44,342,282,386" href="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.component_terminal_to_interconnect_module_macro_terminal_assignment" alt="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.component_terminal_to_interconnect_module_macro_terminal_assignment">
               <AREA shape="poly" coords="65,509,78,523,625,523,638,509,625,496,78,496,65,509" href="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.dsatiuv_component_feature_to_physical_usage_view_assignment_subtypes" alt="../design_specific_assignment_to_interconnect_usage_view/sys/4_info_reqs.htm#design_specific_assignment_to_interconnect_usage_view_arm.dsatiuv_component_feature_to_physical_usage_view_assignment_subtypes"></MAP></div>
      <div align="center"><br><br><b>Figure C.2 &#8212; ARM entity level EXPRESS-G diagram 1 of 1</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>