{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651304194823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651304194833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 09:36:34 2022 " "Processing started: Sat Apr 30 09:36:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651304194833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304194833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temprature_sensor -c temprature_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off temprature_sensor -c temprature_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304194834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651304195984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651304195984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hesha/desktop/digital electronics project/code/temprature_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hesha/desktop/digital electronics project/code/temprature_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 temprature_sensor " "Found entity 1: temprature_sensor" {  } { { "../../temprature_sensor.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/temprature_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651304216520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304216520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hesha/desktop/digital electronics project/code/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hesha/desktop/digital electronics project/code/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../../led_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651304216533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304216533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hesha/desktop/digital electronics project/code/lcd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hesha/desktop/digital electronics project/code/lcd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ctrl " "Found entity 1: lcd_ctrl" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651304216546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304216546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hesha/desktop/digital electronics project/code/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hesha/desktop/digital electronics project/code/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "../../freq_divider.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651304216557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304216557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hesha/desktop/digital electronics project/code/bin_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hesha/desktop/digital electronics project/code/bin_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "../../bin_bcd.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/bin_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651304216568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304216568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temprature_sensor " "Elaborating entity \"temprature_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651304216640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:i0 " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:i0\"" {  } { { "../../temprature_sensor.v" "i0" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/temprature_sensor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651304216648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:i1 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:i1\"" {  } { { "../../temprature_sensor.v" "i1" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/temprature_sensor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651304216657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:i2 " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:i2\"" {  } { { "../../temprature_sensor.v" "i2" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/temprature_sensor.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651304216665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ctrl lcd_ctrl:i3 " "Elaborating entity \"lcd_ctrl\" for hierarchy \"lcd_ctrl:i3\"" {  } { { "../../temprature_sensor.v" "i3" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/temprature_sensor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651304216672 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(152) " "Verilog HDL Always Construct warning at lcd_ctrl.v(152): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(158) " "Verilog HDL Always Construct warning at lcd_ctrl.v(158): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(164) " "Verilog HDL Always Construct warning at lcd_ctrl.v(164): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(170) " "Verilog HDL Always Construct warning at lcd_ctrl.v(170): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(188) " "Verilog HDL Always Construct warning at lcd_ctrl.v(188): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(194) " "Verilog HDL Always Construct warning at lcd_ctrl.v(194): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(200) " "Verilog HDL Always Construct warning at lcd_ctrl.v(200): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcd lcd_ctrl.v(206) " "Verilog HDL Always Construct warning at lcd_ctrl.v(206): variable \"bcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../lcd_ctrl.v" "" { Text "C:/Users/hesha/Desktop/Digital Electronics Project/Code/lcd_ctrl.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651304216674 "|temprature_sensor|lcd_ctrl:i3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651304217503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651304218170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651304218547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651304218547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651304218658 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651304218658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651304218658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651304218658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651304218685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 09:36:58 2022 " "Processing ended: Sat Apr 30 09:36:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651304218685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651304218685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651304218685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651304218685 ""}
