

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Sun Mar  2 10:35:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_soultion4
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max    |   min  |   max   |                      Type                      |
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |   120076|  7372876|  1.201 ms|  73.729 ms|  120003|  7372803|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |   120074|  7372874|        78|          3|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    753|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     51|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    197|    -|
|Register         |        -|    -|     493|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     493|   1001|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_9s_17_1_1_U76  |mul_8s_9s_17_1_1  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_17s_17_4_1_U78   |mac_muladd_8s_8s_17s_17_4_1   |  i0 + i1 * i2|
    |mac_muladd_9ns_8s_18s_18_4_1_U79  |mac_muladd_9ns_8s_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U77  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |C_fu_290_p2                            |         +|   0|  0|  14|           9|           6|
    |add_ln116_1_fu_375_p2                  |         +|   0|  0|  23|          16|           1|
    |add_ln116_fu_275_p2                    |         +|   0|  0|  39|          32|           1|
    |add_ln119_1_fu_413_p2                  |         +|   0|  0|  27|          27|          27|
    |add_ln119_fu_438_p2                    |         +|   0|  0|  23|          16|           1|
    |add_ln128_1_fu_623_p2                  |         +|   0|  0|  25|          18|          18|
    |add_ln129_1_fu_708_p2                  |         +|   0|  0|  19|          19|          19|
    |add_ln129_fu_714_p2                    |         +|   0|  0|  19|          19|          19|
    |add_ln130_1_fu_432_p2                  |         +|   0|  0|  27|          27|          27|
    |add_ln130_fu_457_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln131_fu_496_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln132_fu_535_p2                    |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001_grp9         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp5         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001_grp7         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1268                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1272                      |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_269_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln119_fu_362_p2                   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln127_fu_576_p2                   |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln128_fu_638_p2                   |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln129_fu_730_p2                   |      icmp|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp4         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp6         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_io_grp7                |        or|   0|  0|   2|           1|           1|
    |or_ln127_fu_606_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln128_fu_670_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln129_fu_801_p2                     |        or|   0|  0|   2|           1|           1|
    |B_fu_806_p3                            |    select|   0|  0|   8|           1|           8|
    |G_fu_676_p3                            |    select|   0|  0|   8|           1|           8|
    |R_fu_612_p3                            |    select|   0|  0|   8|           1|           8|
    |select_ln116_fu_381_p3                 |    select|   0|  0|  16|           1|          16|
    |select_ln127_fu_598_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln128_fu_662_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln129_fu_794_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln99_fu_367_p3                  |    select|   0|  0|  16|           1|           1|
    |shl_ln130_2_fu_751_p2                  |       shl|   0|  0|  35|          16|          16|
    |shl_ln130_fu_470_p2                    |       shl|   0|  0|   6|           1|           2|
    |shl_ln131_2_fu_772_p2                  |       shl|   0|  0|  35|          16|          16|
    |shl_ln131_fu_509_p2                    |       shl|   0|  0|   6|           1|           2|
    |shl_ln132_2_fu_838_p2                  |       shl|   0|  0|  35|          16|          16|
    |shl_ln132_fu_821_p2                    |       shl|   0|  0|   6|           1|           2|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_fu_324_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln126_fu_340_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 753|         512|         489|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |indvar_flatten_fu_154                 |   9|          2|   32|         64|
    |m_axi_gmem_0_AWADDR                   |  20|          4|   64|        256|
    |m_axi_gmem_0_WDATA                    |  20|          4|   16|         64|
    |m_axi_gmem_0_WSTRB                    |  20|          4|    2|          8|
    |p_scale_channels_ch1_blk_n            |   9|          2|    1|          2|
    |p_scale_channels_ch2_blk_n            |   9|          2|    1|          2|
    |p_scale_channels_ch3_blk_n            |   9|          2|    1|          2|
    |x_fu_150                              |   9|          2|   16|         32|
    |y_fu_146                              |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 197|         42|  188|        542|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |E_reg_953                                  |   8|   0|    8|          0|
    |add_ln127_reg_963                          |  18|   0|   18|          0|
    |add_ln128_reg_980                          |  17|   0|   17|          0|
    |add_ln129_reg_1029                         |  19|   0|   19|          0|
    |add_ln130_1_reg_975                        |  27|   0|   27|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp9_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp5_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp6_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |bit_sel2_reg_915                           |   1|   0|    1|          0|
    |bit_sel_reg_927                            |   1|   0|    1|          0|
    |gmem_addr_1_reg_1011                       |  64|   0|   64|          0|
    |gmem_addr_2_reg_1023                       |  64|   0|   64|          0|
    |gmem_addr_reg_995                          |  64|   0|   64|          0|
    |icmp_ln116_reg_911                         |   1|   0|    1|          0|
    |icmp_ln129_reg_1035                        |   1|   0|    1|          0|
    |indvar_flatten_fu_154                      |  32|   0|   32|          0|
    |shl_ln130_2_reg_1041                       |  16|   0|   16|          0|
    |shl_ln130_reg_990                          |   2|   0|    2|          0|
    |shl_ln131_2_reg_1046                       |  16|   0|   16|          0|
    |shl_ln131_reg_1006                         |   2|   0|    2|          0|
    |shl_ln132_2_reg_1056                       |  16|   0|   16|          0|
    |shl_ln132_reg_1051                         |   2|   0|    2|          0|
    |trunc_ln125_reg_920                        |   7|   0|    7|          0|
    |trunc_ln125_reg_920_pp0_iter1_reg          |   7|   0|    7|          0|
    |trunc_ln126_reg_932                        |   7|   0|    7|          0|
    |trunc_ln130_reg_985                        |   1|   0|    1|          0|
    |trunc_ln131_reg_1001                       |   1|   0|    1|          0|
    |trunc_ln132_reg_1017                       |   1|   0|    1|          0|
    |x_fu_150                                   |  16|   0|   16|          0|
    |xor_ln125_reg_942                          |   1|   0|    1|          0|
    |xor_ln125_reg_942_pp0_iter1_reg            |   1|   0|    1|          0|
    |y_fu_146                                   |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 493|   0|  493|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|m_axi_gmem_0_AWVALID                 |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWREADY                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWADDR                  |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWID                    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWLEN                   |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWSIZE                  |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWBURST                 |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWLOCK                  |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWCACHE                 |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWPROT                  |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWQOS                   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWREGION                |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWUSER                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WVALID                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WREADY                  |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WDATA                   |  out|   16|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WSTRB                   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WLAST                   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WID                     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WUSER                   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARVALID                 |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARREADY                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARADDR                  |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARID                    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARLEN                   |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARSIZE                  |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARBURST                 |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARLOCK                  |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARCACHE                 |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARPROT                  |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARQOS                   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARREGION                |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARUSER                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RVALID                  |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RREADY                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RDATA                   |   in|   16|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RLAST                   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RID                     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RFIFONUM                |   in|   10|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RUSER                   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RRESP                   |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BVALID                  |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BREADY                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BRESP                   |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BID                     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BUSER                   |   in|    1|       m_axi|                                              gmem|       pointer|
|p_scale_channels_ch1_dout            |   in|    8|     ap_fifo|                              p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_empty_n         |   in|    1|     ap_fifo|                              p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_read            |  out|    1|     ap_fifo|                              p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_num_data_valid  |   in|    3|     ap_fifo|                              p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_fifo_cap        |   in|    3|     ap_fifo|                              p_scale_channels_ch1|       pointer|
|p_scale_channels_ch2_dout            |   in|    8|     ap_fifo|                              p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_empty_n         |   in|    1|     ap_fifo|                              p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_read            |  out|    1|     ap_fifo|                              p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_num_data_valid  |   in|    3|     ap_fifo|                              p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_fifo_cap        |   in|    3|     ap_fifo|                              p_scale_channels_ch2|       pointer|
|p_scale_channels_ch3_dout            |   in|    8|     ap_fifo|                              p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_empty_n         |   in|    1|     ap_fifo|                              p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_read            |  out|    1|     ap_fifo|                              p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_num_data_valid  |   in|    3|     ap_fifo|                              p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_fifo_cap        |   in|    3|     ap_fifo|                              p_scale_channels_ch3|       pointer|
|bound                                |   in|   32|     ap_none|                                             bound|        scalar|
|height                               |   in|   16|     ap_none|                                            height|        scalar|
|out_channels_ch1                     |   in|   64|     ap_none|                                  out_channels_ch1|        scalar|
|out_channels_ch2                     |   in|   64|     ap_none|                                  out_channels_ch2|        scalar|
|out_channels_ch3                     |   in|   64|     ap_none|                                  out_channels_ch3|        scalar|
+-------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

