Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Nov  6 16:25:28 2025
| Host              : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   72        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.584      5.622
2   74        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.695      3.305
3   78        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.727      5.479
4   80        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.828      3.172
5   82        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       1.016      2.984
6   84        [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.206       1.409      4.797
7   92        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.927      5.279
8   94        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.755      3.245
9   98        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.679      5.527
10  100       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.758      3.242
11  102       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.881      3.119
12  104       [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.623      5.583
13  196       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       1.055      5.151
14  198       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.675      5.531
15  201       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.808      5.398
16  206       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.775      5.431
17  210       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.769      5.437
18  212       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.711      5.495
19  215       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.855      5.351
20  220       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.771      5.435
21  224       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       1.364      4.842
22  226       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       1.180      5.026
23  229       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.961      5.245
24  234       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.672      5.534
25  238       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       1.051      5.155
26  240       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.925      5.281
27  243       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.871      5.335
28  248       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.483      5.723
29  252       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       1.150      5.056
30  254       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.765      5.441
31  257       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.837      5.369
32  262       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              4.000       0.908      3.092
33  268       [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                                                              Slow              4.000       1.203      2.797
34  270       [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                                                              Slow              8.000       1.283      6.717


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.584      5.622


Slack (MET) :             5.622ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.436ns
  Reference Relative Delay:   0.380ns
  Relative CRPR:              0.507ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.584ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.319     2.716    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X67Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y190        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.830 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.664     3.494    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X66Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.666     1.995    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X66Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.995    
    SLICE_X66Y190        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.494    
                         clock arrival                          2.058    
  -------------------------------------------------------------------
                         relative delay                         1.436    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.037     2.366    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X67Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     2.469 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.303     2.772    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.887     2.284    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.284    
    SLICE_X66Y191        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.392    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.772    
                         clock arrival                          2.392    
  -------------------------------------------------------------------
                         relative delay                         0.380    



Id: 2
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_rx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.695      3.305


Slack (MET) :             3.305ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.680ns
  Reference Relative Delay:  -0.421ns
  Relative CRPR:              0.441ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.695ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.878     2.275    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X67Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y192        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.388 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.721     3.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.037     2.366    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X66Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.366    
    SLICE_X66Y191        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.429    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.109    
                         clock arrival                          2.429    
  -------------------------------------------------------------------
                         relative delay                         0.680    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.662     1.991    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X68Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y191        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.095 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.285     2.380    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X68Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.295     2.692    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X68Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.692    
    SLICE_X68Y189        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.801    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.380    
                         clock arrival                          2.801    
  -------------------------------------------------------------------
                         relative delay                        -0.421    



Id: 3
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.727      5.479


Slack (MET) :             5.479ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.618ns
  Reference Relative Delay:   0.425ns
  Relative CRPR:              0.501ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.727ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.328     2.725    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X58Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.839 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.885     3.724    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.715     2.044    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.044    
    SLICE_X57Y190        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     2.106    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.724    
                         clock arrival                          2.106    
  -------------------------------------------------------------------
                         relative delay                         1.618    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.058     2.387    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X57Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     2.493 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.382     2.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.944     2.341    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.341    
    SLICE_X57Y190        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.450    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.875    
                         clock arrival                          2.450    
  -------------------------------------------------------------------
                         relative delay                         0.425    



Id: 4
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.828      3.172


Slack (MET) :             3.172ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.849ns
  Reference Relative Delay:  -0.388ns
  Relative CRPR:              0.444ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.828ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.949     2.346    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X59Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.460 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.834     3.294    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.056     2.385    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X57Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.385    
    SLICE_X57Y190        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.294    
                         clock arrival                          2.445    
  -------------------------------------------------------------------
                         relative delay                         0.849    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.712     2.041    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X59Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.145 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.305     2.450    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X58Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.332     2.729    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X58Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.729    
    SLICE_X58Y192        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.838    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.450    
                         clock arrival                          2.838    
  -------------------------------------------------------------------
                         relative delay                        -0.388    



Id: 5
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         1.016      2.984


Slack (MET) :             2.984ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.188ns
  Reference Relative Delay:  -0.345ns
  Relative CRPR:              0.552ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.016ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.188     2.585    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X48Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y191        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.702 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           1.212     3.914    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X46Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.334     2.663    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X46Y191        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.663    
    SLICE_X46Y191        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.726    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.914    
                         clock arrival                          2.726    
  -------------------------------------------------------------------
                         relative delay                         1.188    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.948     2.277    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X48Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     2.381 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.413     2.794    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X46Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.635     3.032    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X46Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     3.032    
    SLICE_X46Y193        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     3.139    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.794    
                         clock arrival                          3.139    
  -------------------------------------------------------------------
                         relative delay                        -0.345    



Id: 6
set_bus_skew -from [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                                                                                                            Slow         1.409      4.797


Slack (MET) :             4.797ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.267ns
  Reference Relative Delay:   0.339ns
  Relative CRPR:              0.554ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.573     2.970    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X48Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.084 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           1.513     4.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X48Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.942     2.271    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X48Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.271    
    SLICE_X48Y193        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     2.330    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.597    
                         clock arrival                          2.330    
  -------------------------------------------------------------------
                         relative delay                         2.267    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.298     2.627    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X48Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y194        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     2.730 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.300     3.030    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.188     2.585    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X48Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.585    
    SLICE_X48Y192        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     2.691    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.030    
                         clock arrival                          2.691    
  -------------------------------------------------------------------
                         relative delay                         0.339    



Id: 7
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.927      5.279


Slack (MET) :             5.279ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.577ns
  Reference Relative Delay:   0.326ns
  Relative CRPR:              0.360ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.927ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.184     2.581    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X79Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.695 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.855     3.550    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X79Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.583     1.912    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X79Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.912    
    SLICE_X79Y180        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     1.973    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.550    
                         clock arrival                          1.973    
  -------------------------------------------------------------------
                         relative delay                         1.577    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.919     2.248    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X79Y179        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     2.352 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.292     2.644    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.812     2.209    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X80Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.209    
    SLICE_X80Y180        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.318    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.644    
                         clock arrival                          2.318    
  -------------------------------------------------------------------
                         relative delay                         0.326    



Id: 8
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_rx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.755      3.245


Slack (MET) :             3.245ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.689ns
  Reference Relative Delay:  -0.307ns
  Relative CRPR:              0.276ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.755ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.825     2.222    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X80Y182        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.339 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.670     3.009    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X80Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.928     2.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X80Y181        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.257    
    SLICE_X80Y181        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.320    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.009    
                         clock arrival                          2.320    
  -------------------------------------------------------------------
                         relative delay                         0.689    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.582     1.911    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X82Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     2.014 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.363     2.377    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X80Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.178     2.575    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X80Y178        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.575    
    SLICE_X80Y178        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.684    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.377    
                         clock arrival                          2.684    
  -------------------------------------------------------------------
                         relative delay                        -0.307    



Id: 9
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.679      5.527


Slack (MET) :             5.527ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.473ns
  Reference Relative Delay:   0.320ns
  Relative CRPR:              0.509ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.679ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.273     2.670    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X72Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y195        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.784 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.755     3.539    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X72Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.677     2.006    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X72Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.006    
    SLICE_X72Y195        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.066    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.539    
                         clock arrival                          2.066    
  -------------------------------------------------------------------
                         relative delay                         1.473    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.011     2.340    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X72Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     2.444 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.274     2.718    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X72Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.892     2.289    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X72Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.289    
    SLICE_X72Y196        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.398    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.718    
                         clock arrival                          2.398    
  -------------------------------------------------------------------
                         relative delay                         0.320    



Id: 10
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.758      3.242


Slack (MET) :             3.242ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.643ns
  Reference Relative Delay:  -0.459ns
  Relative CRPR:              0.380ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.758ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.907     2.304    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X72Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.418 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.632     3.050    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X72Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.018     2.347    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X72Y194        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.347    
    SLICE_X72Y194        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.407    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.050    
                         clock arrival                          2.407    
  -------------------------------------------------------------------
                         relative delay                         0.643    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.674     2.003    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X71Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y193        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     2.107 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.233     2.340    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X71Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.293     2.690    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X71Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.690    
    SLICE_X71Y195        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.109     2.799    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.340    
                         clock arrival                          2.799    
  -------------------------------------------------------------------
                         relative delay                        -0.459    



Id: 11
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.881      3.119


Slack (MET) :             3.119ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.068ns
  Reference Relative Delay:  -0.157ns
  Relative CRPR:              0.379ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.881ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.894     2.291    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X71Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.405 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           1.112     3.517    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X59Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.059     2.388    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X59Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.388    
    SLICE_X59Y217        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     2.449    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.517    
                         clock arrival                          2.449    
  -------------------------------------------------------------------
                         relative delay                         1.068    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.677     2.006    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.110 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.573     2.683    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X60Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.334     2.731    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X60Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.731    
    SLICE_X60Y218        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.840    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.683    
                         clock arrival                          2.840    
  -------------------------------------------------------------------
                         relative delay                        -0.157    



Id: 12
set_bus_skew -from [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                                                                                                            Slow         0.623      5.583


Slack (MET) :             5.583ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.644ns
  Reference Relative Delay:   0.542ns
  Relative CRPR:              0.514ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.623ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.302     2.699    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X61Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y218        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.812 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.893     3.705    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X70Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.672     2.001    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X70Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.001    
    SLICE_X70Y219        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     2.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.705    
                         clock arrival                          2.061    
  -------------------------------------------------------------------
                         relative delay                         1.644    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.039     2.368    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X61Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     2.472 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.485     2.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.910     2.307    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X70Y218        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.307    
    SLICE_X70Y218        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.108     2.415    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.957    
                         clock arrival                          2.415    
  -------------------------------------------------------------------
                         relative delay                         0.542    



Id: 13
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                                                                                                            Slow         1.055      5.151


Slack (MET) :             5.151ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.221ns
  Reference Relative Delay:   0.679ns
  Relative CRPR:              0.523ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.055ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.289     3.057    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y212        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.174 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[3]/Q
                         net (fo=4, routed)           1.080     4.254    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[3]
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.643     1.972    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/C
                         clock pessimism              0.000     1.972    
    SLICE_X66Y211        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     2.033    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.254    
                         clock arrival                          2.033    
  -------------------------------------------------------------------
                         relative delay                         2.221    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.032     2.577    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X68Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y209        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.680 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/Q
                         net (fo=3, routed)           0.406     3.086    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[9]
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.903     2.300    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X64Y210        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/C
                         clock pessimism              0.000     2.300    
    SLICE_X64Y210        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.107     2.407    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           3.086    
                         clock arrival                          2.407    
  -------------------------------------------------------------------
                         relative delay                         0.679    



Id: 14
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                                                            Slow         0.675      5.531


Slack (MET) :             5.531ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.885ns
  Reference Relative Delay:   0.723ns
  Relative CRPR:              0.523ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.675ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.302     3.070    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X67Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y213        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.184 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.755     3.939    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X65Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.664     1.993    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X65Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/C
                         clock pessimism              0.000     1.993    
    SLICE_X65Y212        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     2.054    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.939    
                         clock arrival                          2.054    
  -------------------------------------------------------------------
                         relative delay                         1.885    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.037     2.582    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y212        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y212        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     2.689 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.399     3.088    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.862     2.259    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X66Y211        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     2.259    
    SLICE_X66Y211        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     2.365    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.088    
                         clock arrival                          2.365    
  -------------------------------------------------------------------
                         relative delay                         0.723    



Id: 15
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                                                                                                            Slow         0.808      5.398


Slack (MET) :             5.398ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.957ns
  Reference Relative Delay:   0.595ns
  Relative CRPR:              0.590ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.808ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.319     3.087    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X69Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y214        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.201 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.780     3.981    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X71Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.634     1.963    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X71Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     1.963    
    SLICE_X71Y216        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     2.024    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.981    
                         clock arrival                          2.024    
  -------------------------------------------------------------------
                         relative delay                         1.957    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.052     2.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X69Y215        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y215        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     2.701 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]/Q
                         net (fo=2, routed)           0.279     2.980    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[16]
    SLICE_X70Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.880     2.277    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X70Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]/C
                         clock pessimism              0.000     2.277    
    SLICE_X70Y216        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.385    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           2.980    
                         clock arrival                          2.385    
  -------------------------------------------------------------------
                         relative delay                         0.595    



Id: 16
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                                                            Slow         0.775      5.431


Slack (MET) :             5.431ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.217ns
  Reference Relative Delay:   2.465ns
  Relative CRPR:              0.147ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.775ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.604     4.354    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y219        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.469 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.774     5.243    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.637     1.966    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X71Y219        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/C
                         clock pessimism              0.000     1.966    
    SLICE_X71Y219        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     2.026    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.243    
                         clock arrival                          2.026    
  -------------------------------------------------------------------
                         relative delay                         3.217    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.330     4.250    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X70Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y220        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     4.356 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.477     4.833    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X70Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.864     2.261    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X70Y220        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.261    
    SLICE_X70Y220        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.107     2.368    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.833    
                         clock arrival                          2.368    
  -------------------------------------------------------------------
                         relative delay                         2.465    



Id: 17
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
                                                                                                            Slow         0.769      5.437


Slack (MET) :             5.437ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.960ns
  Reference Relative Delay:   0.637ns
  Relative CRPR:              0.590ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.769ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.304     3.072    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y203        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.186 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.866     4.052    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X62Y203        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.703     2.032    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X62Y203        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/C
                         clock pessimism              0.000     2.032    
    SLICE_X62Y203        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.092    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.052    
                         clock arrival                          2.092    
  -------------------------------------------------------------------
                         relative delay                         1.960    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.043     2.588    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X66Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y202        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107     2.695 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[6]/Q
                         net (fo=4, routed)           0.389     3.084    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[6]
    SLICE_X62Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.942     2.339    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X62Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]/C
                         clock pessimism              0.000     2.339    
    SLICE_X62Y202        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.108     2.447    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           3.084    
                         clock arrival                          2.447    
  -------------------------------------------------------------------
                         relative delay                         0.637    



Id: 18
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                                                                                                            Slow         0.711      5.495


Slack (MET) :             5.495ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.765ns
  Reference Relative Delay:   0.565ns
  Relative CRPR:              0.525ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.711ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.290     3.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X64Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.172 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/Q
                         net (fo=1, routed)           0.667     3.839    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[7]
    SLICE_X64Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.685     2.014    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y205        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/C
                         clock pessimism              0.000     2.014    
    SLICE_X64Y205        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.074    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.839    
                         clock arrival                          2.074    
  -------------------------------------------------------------------
                         relative delay                         1.765    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.030     2.575    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X63Y206        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y206        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     2.682 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[2]/Q
                         net (fo=5, routed)           0.297     2.979    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[2]
    SLICE_X63Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.909     2.306    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X63Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]/C
                         clock pessimism              0.000     2.306    
    SLICE_X63Y204        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.414    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.979    
                         clock arrival                          2.414    
  -------------------------------------------------------------------
                         relative delay                         0.565    



Id: 19
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                                                                                                            Slow         0.855      5.351


Slack (MET) :             5.351ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.976ns
  Reference Relative Delay:   0.550ns
  Relative CRPR:              0.606ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.855ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.337     3.105    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y201        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.219 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]/Q
                         net (fo=2, routed)           0.834     4.053    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[10]
    SLICE_X63Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.689     2.018    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X63Y204        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.018    
    SLICE_X63Y204        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     2.077    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.053    
                         clock arrival                          2.077    
  -------------------------------------------------------------------
                         relative delay                         1.976    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.055     2.600    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y201        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y201        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     2.704 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.268     2.972    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X64Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.916     2.313    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X64Y202        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.313    
    SLICE_X64Y202        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.109     2.422    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.972    
                         clock arrival                          2.422    
  -------------------------------------------------------------------
                         relative delay                         0.550    



Id: 20
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                                                                                                            Slow         0.771      5.435


Slack (MET) :             5.435ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.991ns
  Reference Relative Delay:   2.241ns
  Relative CRPR:              0.149ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.771ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.593     4.343    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X66Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y217        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.457 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.609     5.066    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X66Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.685     2.014    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X66Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.014    
    SLICE_X66Y217        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     2.075    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.066    
                         clock arrival                          2.075    
  -------------------------------------------------------------------
                         relative delay                         2.991    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.313     4.233    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X62Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     4.336 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.327     4.663    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X62Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.918     2.315    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X62Y217        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.315    
    SLICE_X62Y217        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.107     2.422    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.663    
                         clock arrival                          2.422    
  -------------------------------------------------------------------
                         relative delay                         2.241    



Id: 21
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                                                                                                            Slow         1.364      4.842


Slack (MET) :             4.842ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.737ns
  Reference Relative Delay:   0.879ns
  Relative CRPR:              0.529ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.364ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.405     3.173    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X78Y192        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     3.290 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           1.390     4.680    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.555     1.884    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/C
                         clock pessimism              0.000     1.884    
    SLICE_X86Y193        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     1.943    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           4.680    
                         clock arrival                          1.943    
  -------------------------------------------------------------------
                         relative delay                         2.737    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.168     2.713    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X83Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     2.819 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.351     3.170    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X83Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.787     2.184    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X83Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/C
                         clock pessimism              0.000     2.184    
    SLICE_X83Y193        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.291    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.170    
                         clock arrival                          2.291    
  -------------------------------------------------------------------
                         relative delay                         0.879    



Id: 22
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                                                                                                            Slow         1.180      5.026


Slack (MET) :             5.026ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.475ns
  Reference Relative Delay:   0.801ns
  Relative CRPR:              0.529ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.180ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.428     3.196    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X85Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y196        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.312 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           1.084     4.396    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X88Y197        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.533     1.862    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X88Y197        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     1.862    
    SLICE_X88Y197        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.921    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.396    
                         clock arrival                          1.921    
  -------------------------------------------------------------------
                         relative delay                         2.475    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.170     2.715    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X83Y196        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.819 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.261     3.080    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X84Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.776     2.173    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X84Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/C
                         clock pessimism              0.000     2.173    
    SLICE_X84Y195        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.279    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.080    
                         clock arrival                          2.279    
  -------------------------------------------------------------------
                         relative delay                         0.801    



Id: 23
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
                                                                                                            Slow         0.961      5.245


Slack (MET) :             5.245ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.367ns
  Reference Relative Delay:   0.827ns
  Relative CRPR:              0.614ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.961ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.479     3.247    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X88Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.361 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.953     4.314    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.555     1.884    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X86Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/C
                         clock pessimism              0.000     1.884    
    SLICE_X86Y193        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     1.947    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           4.314    
                         clock arrival                          1.947    
  -------------------------------------------------------------------
                         relative delay                         2.367    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.208     2.753    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X88Y195        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.856 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[10]/Q
                         net (fo=2, routed)           0.228     3.084    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[10]
    SLICE_X88Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.751     2.148    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X88Y193        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.148    
    SLICE_X88Y193        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.257    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.084    
                         clock arrival                          2.257    
  -------------------------------------------------------------------
                         relative delay                         0.827    



Id: 24
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                                                                                                            Slow         0.672      5.534


Slack (MET) :             5.534ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.281ns
  Reference Relative Delay:   2.505ns
  Relative CRPR:              0.274ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.672ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.769     4.519    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y226        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.633 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.582     5.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.546     1.875    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     1.875    
    SLICE_X97Y226        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.934    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.215    
                         clock arrival                          1.934    
  -------------------------------------------------------------------
                         relative delay                         3.281    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.484     4.404    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X98Y225        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y225        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     4.510 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.259     4.769    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.761     2.158    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X97Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.158    
    SLICE_X97Y226        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.264    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.769    
                         clock arrival                          2.264    
  -------------------------------------------------------------------
                         relative delay                         2.505    



Id: 25
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                                                                                                            Slow         1.051      5.155


Slack (MET) :             5.155ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.306ns
  Reference Relative Delay:   0.775ns
  Relative CRPR:              0.515ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.051ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.405     3.173    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X78Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y213        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.290 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.971     4.261    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X81Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.566     1.895    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X81Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
                         clock pessimism              0.000     1.895    
    SLICE_X81Y208        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.955    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.261    
                         clock arrival                          1.955    
  -------------------------------------------------------------------
                         relative delay                         2.306    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.045     2.590    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y209        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y209        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     2.696 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/Q
                         net (fo=3, routed)           0.454     3.150    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[11]
    SLICE_X75Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.869     2.266    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X75Y208        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/C
                         clock pessimism              0.000     2.266    
    SLICE_X75Y208        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.375    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           3.150    
                         clock arrival                          2.375    
  -------------------------------------------------------------------
                         relative delay                         0.775    



Id: 26
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                                                                                                            Slow         0.925      5.281


Slack (MET) :             5.281ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.230ns
  Reference Relative Delay:   0.809ns
  Relative CRPR:              0.531ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.925ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.414     3.182    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X79Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y213        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.297 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/Q
                         net (fo=1, routed)           0.892     4.189    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[4]
    SLICE_X80Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.571     1.900    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X80Y213        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/C
                         clock pessimism              0.000     1.900    
    SLICE_X80Y213        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.959    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.189    
                         clock arrival                          1.959    
  -------------------------------------------------------------------
                         relative delay                         2.230    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.137     2.682    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X78Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y214        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     2.788 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[3]/Q
                         net (fo=5, routed)           0.334     3.122    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[3]
    SLICE_X78Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.807     2.204    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X78Y216        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/C
                         clock pessimism              0.000     2.204    
    SLICE_X78Y216        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.313    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.122    
                         clock arrival                          2.313    
  -------------------------------------------------------------------
                         relative delay                         0.809    



Id: 27
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                                                                                                            Slow         0.871      5.335


Slack (MET) :             5.335ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.188ns
  Reference Relative Delay:   0.761ns
  Relative CRPR:              0.592ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.871ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.400     3.168    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X77Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.282 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]/Q
                         net (fo=2, routed)           0.873     4.155    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[12]
    SLICE_X76Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.578     1.907    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y214        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]/C
                         clock pessimism              0.000     1.907    
    SLICE_X76Y214        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     1.967    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.155    
                         clock arrival                          1.967    
  -------------------------------------------------------------------
                         relative delay                         2.188    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.143     2.688    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X77Y215        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.792 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.349     3.141    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X75Y215        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.874     2.271    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X75Y215        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/C
                         clock pessimism              0.000     2.271    
    SLICE_X75Y215        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.109     2.380    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           3.141    
                         clock arrival                          2.380    
  -------------------------------------------------------------------
                         relative delay                         0.761    



Id: 28
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                                                                                                            Slow         0.483      5.723


Slack (MET) :             5.723ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.200ns
  Reference Relative Delay:   2.549ns
  Relative CRPR:              0.338ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.483ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.695     4.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     4.562 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.610     5.172    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.584     1.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     1.913    
    SLICE_X76Y226        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     1.972    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.172    
                         clock arrival                          1.972    
  -------------------------------------------------------------------
                         relative delay                         3.200    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.415     4.335    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X76Y226        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.103     4.438 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.417     4.855    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X76Y227        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.800     2.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y227        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.197    
    SLICE_X76Y227        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     2.306    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.855    
                         clock arrival                          2.306    
  -------------------------------------------------------------------
                         relative delay                         2.549    



Id: 29
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                                                                                                            Slow         1.150      5.056


Slack (MET) :             5.056ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.753ns
  Reference Relative Delay:   0.077ns
  Relative CRPR:              0.561ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.150ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.295     3.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X61Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.178 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[8]/Q
                         net (fo=4, routed)           1.022     4.200    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[8]
    SLICE_X59Y184        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.058     2.387    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X59Y184        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]/C
                         clock pessimism              0.000     2.387    
    SLICE_X59Y184        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     2.447    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           4.200    
                         clock arrival                          2.447    
  -------------------------------------------------------------------
                         relative delay                         1.753    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.051     2.596    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X65Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.699 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[11]/Q
                         net (fo=3, routed)           0.223     2.922    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[11]
    SLICE_X65Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.341     2.738    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X65Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/C
                         clock pessimism              0.000     2.738    
    SLICE_X65Y188        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.845    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           2.922    
                         clock arrival                          2.845    
  -------------------------------------------------------------------
                         relative delay                         0.077    



Id: 30
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                                                                                                            Slow         0.765      5.441


Slack (MET) :             5.441ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.619ns
  Reference Relative Delay:   0.265ns
  Relative CRPR:              0.625ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.765ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.313     3.081    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X58Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y190        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.195 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.878     4.073    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.066     2.395    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X57Y180        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     2.395    
    SLICE_X57Y180        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     2.454    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.073    
                         clock arrival                          2.454    
  -------------------------------------------------------------------
                         relative delay                         1.619    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.025     2.570    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X58Y189        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     2.674 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[7]/Q
                         net (fo=1, routed)           0.416     3.090    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[7]
    SLICE_X58Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.321     2.718    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X58Y188        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/C
                         clock pessimism              0.000     2.718    
    SLICE_X58Y188        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.107     2.825    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.090    
                         clock arrival                          2.825    
  -------------------------------------------------------------------
                         relative delay                         0.265    



Id: 31
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
                                                                                                            Slow         0.837      5.369


Slack (MET) :             5.369ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.630ns
  Reference Relative Delay:   0.276ns
  Relative CRPR:              0.552ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.837ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.299     3.067    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X54Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.181 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.873     4.054    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X54Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.035     2.364    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X54Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.364    
    SLICE_X54Y176        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     2.424    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.054    
                         clock arrival                          2.424    
  -------------------------------------------------------------------
                         relative delay                         1.630    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.032     2.577    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X54Y190        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.681 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[11]/Q
                         net (fo=2, routed)           0.441     3.122    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[11]
    SLICE_X54Y183        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.342     2.739    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X54Y183        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.739    
    SLICE_X54Y183        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.846    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.122    
                         clock arrival                          2.846    
  -------------------------------------------------------------------
                         relative delay                         0.276    



Id: 32
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                                                                                                            Slow         0.908      3.092


Slack (MET) :             3.092ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.665ns
  Reference Relative Delay:   1.745ns
  Relative CRPR:              0.182ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.908ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.548     4.298    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X61Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.413 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.656     5.069    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X61Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.015     2.344    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X61Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.344    
    SLICE_X61Y146        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.404    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           5.069    
                         clock arrival                          2.404    
  -------------------------------------------------------------------
                         relative delay                         2.665    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.278     4.198    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X60Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     4.305 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.220     4.525    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X60Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.277     2.674    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X60Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.674    
    SLICE_X60Y145        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.780    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.525    
                         clock arrival                          2.780    
  -------------------------------------------------------------------
                         relative delay                         1.745    



Id: 33
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}] 4.000
Requirement: 4.000ns
Endpoints: 37

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_125mhz_mmcm_out   core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
                                                                            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[8]/D
                                                                                                            Slow         1.203      2.797


Slack (MET) :             2.797ns  (requirement - actual skew)
  Endpoint Source:        core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.823ns
  Reference Relative Delay:  -2.040ns
  Relative CRPR:              0.185ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.203ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.157     2.554    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X87Y166        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.671 r  core_inst/sfp_rb_drp_inst/rb_di_reg_reg[1]/Q
                         net (fo=1, routed)           0.940     3.611    core_inst/sfp_rb_drp_inst/rb_di_reg[1]
    SLICE_X90Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.454     4.374    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X90Y170        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]/C
                         clock pessimism              0.000     4.374    
    SLICE_X90Y170        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.434    core_inst/sfp_rb_drp_inst/drp_di_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.611    
                         clock arrival                          4.434    
  -------------------------------------------------------------------
                         relative delay                        -0.823    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.867     2.196    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X91Y172        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     2.302 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.252     2.554    core_inst/sfp_rb_drp_inst/rb_addr_reg[8]
    SLICE_X91Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.738     4.488    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X91Y173        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[8]/C
                         clock pessimism              0.000     4.488    
    SLICE_X91Y173        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     4.594    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           2.554    
                         clock arrival                          4.594    
  -------------------------------------------------------------------
                         relative delay                        -2.040    



Id: 34
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
                                                                            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/D
                                                                                                            Slow         1.283      6.717


Slack (MET) :             6.717ns  (requirement - actual skew)
  Endpoint Source:        core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.430ns
  Reference Relative Delay:   2.051ns
  Relative CRPR:              0.266ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.283ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.756     4.506    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X91Y175        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y175        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.620 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[10]/Q
                         net (fo=1, routed)           1.084     5.704    core_inst/sfp_rb_drp_inst/drp_do_reg[10]
    SLICE_X90Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       1.885     2.214    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X90Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]/C
                         clock pessimism              0.000     2.214    
    SLICE_X90Y174        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     2.274    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           5.704    
                         clock arrival                          2.274    
  -------------------------------------------------------------------
                         relative delay                         3.430    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.453     4.373    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X89Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y174        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     4.480 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[7]/Q
                         net (fo=1, routed)           0.218     4.698    core_inst/sfp_rb_drp_inst/drp_do_reg[7]
    SLICE_X89Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=56511, routed)       2.144     2.541    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X89Y174        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]/C
                         clock pessimism              0.000     2.541    
    SLICE_X89Y174        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.647    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           4.698    
                         clock arrival                          2.647    
  -------------------------------------------------------------------
                         relative delay                         2.051    



