
monitor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003d2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  000003d2  00000466  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800060  00800060  00000466  2**0
                  ALLOC
  3 .stab         00001278  00000000  00000000  00000468  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f95  00000000  00000000  000016e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00002675  2**0
                  CONTENTS, READONLY
  6 .debug_info   000002dc  00000000  00000000  00002686  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002b6  00000000  00000000  00002962  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00002c18  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000000fa  00000000  00000000  00002c35  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0b c0       	rjmp	.+22     	; 0x18 <__ctors_end>
   2:	18 c0       	rjmp	.+48     	; 0x34 <__bad_interrupt>
   4:	17 c0       	rjmp	.+46     	; 0x34 <__bad_interrupt>
   6:	16 c0       	rjmp	.+44     	; 0x34 <__bad_interrupt>
   8:	15 c0       	rjmp	.+42     	; 0x34 <__bad_interrupt>
   a:	14 c0       	rjmp	.+40     	; 0x34 <__bad_interrupt>
   c:	13 c0       	rjmp	.+38     	; 0x34 <__bad_interrupt>
   e:	12 c0       	rjmp	.+36     	; 0x34 <__bad_interrupt>
  10:	11 c0       	rjmp	.+34     	; 0x34 <__bad_interrupt>
  12:	10 c0       	rjmp	.+32     	; 0x34 <__bad_interrupt>
  14:	0f c0       	rjmp	.+30     	; 0x34 <__bad_interrupt>
  16:	0e c0       	rjmp	.+28     	; 0x34 <__bad_interrupt>

00000018 <__ctors_end>:
  18:	11 24       	eor	r1, r1
  1a:	1f be       	out	0x3f, r1	; 63
  1c:	cf ed       	ldi	r28, 0xDF	; 223
  1e:	cd bf       	out	0x3d, r28	; 61

00000020 <__do_clear_bss>:
  20:	10 e0       	ldi	r17, 0x00	; 0
  22:	a0 e6       	ldi	r26, 0x60	; 96
  24:	b0 e0       	ldi	r27, 0x00	; 0
  26:	01 c0       	rjmp	.+2      	; 0x2a <.do_clear_bss_start>

00000028 <.do_clear_bss_loop>:
  28:	1d 92       	st	X+, r1

0000002a <.do_clear_bss_start>:
  2a:	aa 36       	cpi	r26, 0x6A	; 106
  2c:	b1 07       	cpc	r27, r17
  2e:	e1 f7       	brne	.-8      	; 0x28 <.do_clear_bss_loop>
  30:	c2 d1       	rcall	.+900    	; 0x3b6 <main>
  32:	cd c1       	rjmp	.+922    	; 0x3ce <_exit>

00000034 <__bad_interrupt>:
  34:	e5 cf       	rjmp	.-54     	; 0x0 <__vectors>

00000036 <checkRails>:
    }

    return 0;
}

void checkRails(){
  36:	0f 93       	push	r16
  38:	1f 93       	push	r17
		if (getVCCVolts() > v24_upper) { set_1_YEL(); }
		else if (getVCCVolts() < v24_lower) { set_1_RED(); }
		else { set_1_GRN();	}
		*/
		
		unsigned long int voltage = getAdc(0);
  3a:	80 e0       	ldi	r24, 0x00	; 0
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	9c d1       	rcall	.+824    	; 0x378 <getAdc>
		voltage = getAdc(0);
  40:	80 e0       	ldi	r24, 0x00	; 0
  42:	90 e0       	ldi	r25, 0x00	; 0
  44:	99 d1       	rcall	.+818    	; 0x378 <getAdc>
		if (voltage >= rail1_upper) { rail1  = HIGH; }
  46:	6b 39       	cpi	r22, 0x9B	; 155
  48:	71 05       	cpc	r23, r1
  4a:	81 05       	cpc	r24, r1
  4c:	91 05       	cpc	r25, r1
  4e:	18 f0       	brcs	.+6      	; 0x56 <__SREG__+0x17>
  50:	83 e0       	ldi	r24, 0x03	; 3
  52:	90 e0       	ldi	r25, 0x00	; 0
  54:	0f c0       	rjmp	.+30     	; 0x74 <__SREG__+0x35>
		else if ((voltage <rail1_upper) && (voltage >= rail1_lower)) { rail1=NOMINAL; }
  56:	06 2f       	mov	r16, r22
  58:	17 2f       	mov	r17, r23
  5a:	28 2f       	mov	r18, r24
  5c:	39 2f       	mov	r19, r25
  5e:	0d 57       	subi	r16, 0x7D	; 125
  60:	11 09       	sbc	r17, r1
  62:	21 09       	sbc	r18, r1
  64:	31 09       	sbc	r19, r1
  66:	0e 31       	cpi	r16, 0x1E	; 30
  68:	11 05       	cpc	r17, r1
  6a:	21 05       	cpc	r18, r1
  6c:	31 05       	cpc	r19, r1
  6e:	38 f4       	brcc	.+14     	; 0x7e <__SREG__+0x3f>
  70:	82 e0       	ldi	r24, 0x02	; 2
  72:	90 e0       	ldi	r25, 0x00	; 0
  74:	90 93 67 00 	sts	0x0067, r25
  78:	80 93 66 00 	sts	0x0066, r24
  7c:	13 c0       	rjmp	.+38     	; 0xa4 <__SREG__+0x65>
		else if ((voltage < rail1_lower) && (voltage >= rail_min )) { rail1= LOW; }
  7e:	b9 2f       	mov	r27, r25
  80:	a8 2f       	mov	r26, r24
  82:	97 2f       	mov	r25, r23
  84:	86 2f       	mov	r24, r22
  86:	0a 97       	sbiw	r24, 0x0a	; 10
  88:	a1 09       	sbc	r26, r1
  8a:	b1 09       	sbc	r27, r1
  8c:	83 37       	cpi	r24, 0x73	; 115
  8e:	91 05       	cpc	r25, r1
  90:	a1 05       	cpc	r26, r1
  92:	b1 05       	cpc	r27, r1
  94:	18 f4       	brcc	.+6      	; 0x9c <__SREG__+0x5d>
  96:	81 e0       	ldi	r24, 0x01	; 1
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	ec cf       	rjmp	.-40     	; 0x74 <__SREG__+0x35>
		else { rail1 = NONE;	}
  9c:	10 92 67 00 	sts	0x0067, r1
  a0:	10 92 66 00 	sts	0x0066, r1

		voltage = getAdc(1);
  a4:	81 e0       	ldi	r24, 0x01	; 1
  a6:	90 e0       	ldi	r25, 0x00	; 0
  a8:	67 d1       	rcall	.+718    	; 0x378 <getAdc>
		if (voltage >= rail2_upper) { rail2  = HIGH; }
  aa:	62 32       	cpi	r22, 0x22	; 34
  ac:	21 e0       	ldi	r18, 0x01	; 1
  ae:	72 07       	cpc	r23, r18
  b0:	81 05       	cpc	r24, r1
  b2:	91 05       	cpc	r25, r1
  b4:	18 f0       	brcs	.+6      	; 0xbc <__SREG__+0x7d>
  b6:	83 e0       	ldi	r24, 0x03	; 3
  b8:	90 e0       	ldi	r25, 0x00	; 0
  ba:	1e c0       	rjmp	.+60     	; 0xf8 <__stack+0x19>
		else if ((voltage <rail2_upper) && (voltage >= rail2_lower)) { rail2=NOMINAL; }
  bc:	06 2f       	mov	r16, r22
  be:	17 2f       	mov	r17, r23
  c0:	28 2f       	mov	r18, r24
  c2:	39 2f       	mov	r19, r25
  c4:	02 50       	subi	r16, 0x02	; 2
  c6:	11 40       	sbci	r17, 0x01	; 1
  c8:	21 09       	sbc	r18, r1
  ca:	31 09       	sbc	r19, r1
  cc:	00 32       	cpi	r16, 0x20	; 32
  ce:	11 05       	cpc	r17, r1
  d0:	21 05       	cpc	r18, r1
  d2:	31 05       	cpc	r19, r1
  d4:	18 f4       	brcc	.+6      	; 0xdc <__SREG__+0x9d>
  d6:	82 e0       	ldi	r24, 0x02	; 2
  d8:	90 e0       	ldi	r25, 0x00	; 0
  da:	0e c0       	rjmp	.+28     	; 0xf8 <__stack+0x19>
		else if ((voltage < rail2_lower) && (voltage >= rail_min )) { rail2= LOW; }
  dc:	b9 2f       	mov	r27, r25
  de:	a8 2f       	mov	r26, r24
  e0:	97 2f       	mov	r25, r23
  e2:	86 2f       	mov	r24, r22
  e4:	0a 97       	sbiw	r24, 0x0a	; 10
  e6:	a1 09       	sbc	r26, r1
  e8:	b1 09       	sbc	r27, r1
  ea:	88 3f       	cpi	r24, 0xF8	; 248
  ec:	91 05       	cpc	r25, r1
  ee:	a1 05       	cpc	r26, r1
  f0:	b1 05       	cpc	r27, r1
  f2:	38 f4       	brcc	.+14     	; 0x102 <__stack+0x23>
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	90 93 63 00 	sts	0x0063, r25
  fc:	80 93 62 00 	sts	0x0062, r24
 100:	04 c0       	rjmp	.+8      	; 0x10a <__stack+0x2b>
		else { rail2 = NONE;	}
 102:	10 92 63 00 	sts	0x0063, r1
 106:	10 92 62 00 	sts	0x0062, r1
		if (voltage >= rail3_upper) { rail3  = HIGH; }
		else if ((voltage <rail3_upper) && (voltage >= rail3_lower)) { rail3=NOMINAL; }
		else if ((voltage < rail3_lower) && (voltage >= rail_min )) { rail3= LOW; }
		else { rail3 = NONE;	}
#endif
}
 10a:	1f 91       	pop	r17
 10c:	0f 91       	pop	r16
 10e:	08 95       	ret

00000110 <setLEDs>:
		case LOW: setLED(0,RED);break;
		case NOMINAL: setLED(0,GREEN);break;
		case HIGH: setLED(0,YELLOW);break;
	}
*/
	switch(rail1){
 110:	80 91 66 00 	lds	r24, 0x0066
 114:	90 91 67 00 	lds	r25, 0x0067
 118:	81 30       	cpi	r24, 0x01	; 1
 11a:	91 05       	cpc	r25, r1
 11c:	49 f0       	breq	.+18     	; 0x130 <setLEDs+0x20>
 11e:	40 f0       	brcs	.+16     	; 0x130 <setLEDs+0x20>
 120:	82 30       	cpi	r24, 0x02	; 2
 122:	91 05       	cpc	r25, r1
 124:	41 f0       	breq	.+16     	; 0x136 <setLEDs+0x26>
 126:	03 97       	sbiw	r24, 0x03	; 3
 128:	59 f4       	brne	.+22     	; 0x140 <setLEDs+0x30>
		case NONE: setLED(0,RED);break;
		case LOW: setLED(0,RED);break;
		case NOMINAL: setLED(0,GREEN);break;
		case HIGH: setLED(0,YELLOW);break;
 12a:	63 e0       	ldi	r22, 0x03	; 3
 12c:	70 e0       	ldi	r23, 0x00	; 0
 12e:	05 c0       	rjmp	.+10     	; 0x13a <setLEDs+0x2a>
		case HIGH: setLED(0,YELLOW);break;
	}
*/
	switch(rail1){
		case NONE: setLED(0,RED);break;
		case LOW: setLED(0,RED);break;
 130:	62 e0       	ldi	r22, 0x02	; 2
 132:	70 e0       	ldi	r23, 0x00	; 0
 134:	02 c0       	rjmp	.+4      	; 0x13a <setLEDs+0x2a>
		case NOMINAL: setLED(0,GREEN);break;
 136:	61 e0       	ldi	r22, 0x01	; 1
 138:	70 e0       	ldi	r23, 0x00	; 0
		case HIGH: setLED(0,YELLOW);break;
 13a:	80 e0       	ldi	r24, 0x00	; 0
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	75 d0       	rcall	.+234    	; 0x22a <setLED>
	}

// force 1,0 off
//set_0_undir();
//set_1_undir();
	switch(rail2){
 140:	80 91 62 00 	lds	r24, 0x0062
 144:	90 91 63 00 	lds	r25, 0x0063
 148:	81 30       	cpi	r24, 0x01	; 1
 14a:	91 05       	cpc	r25, r1
 14c:	49 f0       	breq	.+18     	; 0x160 <setLEDs+0x50>
 14e:	40 f0       	brcs	.+16     	; 0x160 <setLEDs+0x50>
 150:	82 30       	cpi	r24, 0x02	; 2
 152:	91 05       	cpc	r25, r1
 154:	41 f0       	breq	.+16     	; 0x166 <setLEDs+0x56>
 156:	03 97       	sbiw	r24, 0x03	; 3
 158:	59 f4       	brne	.+22     	; 0x170 <setLEDs+0x60>
		case NONE: setLED(1,RED);break;
		case LOW: setLED(1,RED);break;
		case NOMINAL: setLED(1,GREEN);break;
		case HIGH: setLED(1,YELLOW);break;
 15a:	63 e0       	ldi	r22, 0x03	; 3
 15c:	70 e0       	ldi	r23, 0x00	; 0
 15e:	05 c0       	rjmp	.+10     	; 0x16a <setLEDs+0x5a>
// force 1,0 off
//set_0_undir();
//set_1_undir();
	switch(rail2){
		case NONE: setLED(1,RED);break;
		case LOW: setLED(1,RED);break;
 160:	62 e0       	ldi	r22, 0x02	; 2
 162:	70 e0       	ldi	r23, 0x00	; 0
 164:	02 c0       	rjmp	.+4      	; 0x16a <setLEDs+0x5a>
		case NOMINAL: setLED(1,GREEN);break;
 166:	61 e0       	ldi	r22, 0x01	; 1
 168:	70 e0       	ldi	r23, 0x00	; 0
		case HIGH: setLED(1,YELLOW);break;
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	5d d0       	rcall	.+186    	; 0x22a <setLED>
	}
#endif

#ifdef master
#else
	set_2_undir();
 170:	87 b3       	in	r24, 0x17	; 23
 172:	87 7e       	andi	r24, 0xE7	; 231
 174:	87 bb       	out	0x17, r24	; 23
#endif
set_3_undir();
 176:	87 b3       	in	r24, 0x17	; 23
 178:	8f 79       	andi	r24, 0x9F	; 159
 17a:	87 bb       	out	0x17, r24	; 23
 17c:	08 95       	ret

0000017e <initTimer>:



void initTimer(){

TCCR1A = 0x00; 
 17e:	10 be       	out	0x30, r1	; 48
TCCR1B |= _BV(CS10) | _BV(CS11)  | _BV(CS13); 
 180:	8f b5       	in	r24, 0x2f	; 47
 182:	8b 60       	ori	r24, 0x0B	; 11
 184:	8f bd       	out	0x2f, r24	; 47

TIMSK = _BV(OCIE1A); 
 186:	80 e4       	ldi	r24, 0x40	; 64
 188:	89 bf       	out	0x39, r24	; 57

OCR1A = 5; 
 18a:	85 e0       	ldi	r24, 0x05	; 5
 18c:	8d bd       	out	0x2d, r24	; 45


   sei();
 18e:	78 94       	sei
 190:	08 95       	ret

00000192 <TIMER1_COMPA_vect>:
}

int state=0;
ISR(TIMER1_COMPA_vect) {
 192:	1f 92       	push	r1
 194:	0f 92       	push	r0
 196:	0f b6       	in	r0, 0x3f	; 63
 198:	0f 92       	push	r0
 19a:	11 24       	eor	r1, r1
 19c:	2f 93       	push	r18
 19e:	3f 93       	push	r19
 1a0:	8f 93       	push	r24
 1a2:	9f 93       	push	r25
	/*if (state & logic==NONE) {set_0_undir();}
	else {set_0_dir();}*/

	if (state & rail1==NONE) {set_0_undir();}
 1a4:	21 e0       	ldi	r18, 0x01	; 1
 1a6:	30 e0       	ldi	r19, 0x00	; 0
 1a8:	80 91 66 00 	lds	r24, 0x0066
 1ac:	90 91 67 00 	lds	r25, 0x0067
 1b0:	89 2b       	or	r24, r25
 1b2:	11 f0       	breq	.+4      	; 0x1b8 <TIMER1_COMPA_vect+0x26>
 1b4:	20 e0       	ldi	r18, 0x00	; 0
 1b6:	30 e0       	ldi	r19, 0x00	; 0
 1b8:	80 91 60 00 	lds	r24, 0x0060
 1bc:	90 91 61 00 	lds	r25, 0x0061
 1c0:	82 23       	and	r24, r18
 1c2:	93 23       	and	r25, r19
 1c4:	89 2b       	or	r24, r25
 1c6:	19 f0       	breq	.+6      	; 0x1ce <TIMER1_COMPA_vect+0x3c>
 1c8:	8a b3       	in	r24, 0x1a	; 26
 1ca:	8f 7c       	andi	r24, 0xCF	; 207
 1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <TIMER1_COMPA_vect+0x40>
	else {set_0_dir();}
 1ce:	8a b3       	in	r24, 0x1a	; 26
 1d0:	80 63       	ori	r24, 0x30	; 48
 1d2:	8a bb       	out	0x1a, r24	; 26

	if (state & rail2==NONE) {set_1_undir();}
 1d4:	21 e0       	ldi	r18, 0x01	; 1
 1d6:	30 e0       	ldi	r19, 0x00	; 0
 1d8:	80 91 62 00 	lds	r24, 0x0062
 1dc:	90 91 63 00 	lds	r25, 0x0063
 1e0:	89 2b       	or	r24, r25
 1e2:	11 f0       	breq	.+4      	; 0x1e8 <TIMER1_COMPA_vect+0x56>
 1e4:	20 e0       	ldi	r18, 0x00	; 0
 1e6:	30 e0       	ldi	r19, 0x00	; 0
 1e8:	80 91 60 00 	lds	r24, 0x0060
 1ec:	90 91 61 00 	lds	r25, 0x0061
 1f0:	82 23       	and	r24, r18
 1f2:	93 23       	and	r25, r19
 1f4:	89 2b       	or	r24, r25
 1f6:	19 f0       	breq	.+6      	; 0x1fe <TIMER1_COMPA_vect+0x6c>
 1f8:	8a b3       	in	r24, 0x1a	; 26
 1fa:	8f 73       	andi	r24, 0x3F	; 63
 1fc:	02 c0       	rjmp	.+4      	; 0x202 <TIMER1_COMPA_vect+0x70>
	else {set_1_dir();}
 1fe:	8a b3       	in	r24, 0x1a	; 26
 200:	80 6c       	ori	r24, 0xC0	; 192
 202:	8a bb       	out	0x1a, r24	; 26
#ifdef master
	if (state & rail3==NONE) {set_2_undir();}
	else {set_2_dir();}
#endif
	state = ~state;
 204:	80 91 60 00 	lds	r24, 0x0060
 208:	90 91 61 00 	lds	r25, 0x0061
 20c:	80 95       	com	r24
 20e:	90 95       	com	r25
 210:	90 93 61 00 	sts	0x0061, r25
 214:	80 93 60 00 	sts	0x0060, r24
}
 218:	9f 91       	pop	r25
 21a:	8f 91       	pop	r24
 21c:	3f 91       	pop	r19
 21e:	2f 91       	pop	r18
 220:	0f 90       	pop	r0
 222:	0f be       	out	0x3f, r0	; 63
 224:	0f 90       	pop	r0
 226:	1f 90       	pop	r1
 228:	18 95       	reti

0000022a <setLED>:
#include "leds.h"
#include <avr/io.h>

void setLED(int led, led_state color){
	switch(led){
 22a:	81 30       	cpi	r24, 0x01	; 1
 22c:	91 05       	cpc	r25, r1
 22e:	59 f1       	breq	.+86     	; 0x286 <setLED+0x5c>
 230:	1c f4       	brge	.+6      	; 0x238 <setLED+0xe>
 232:	89 2b       	or	r24, r25
 234:	49 f0       	breq	.+18     	; 0x248 <setLED+0x1e>
 236:	08 95       	ret
 238:	82 30       	cpi	r24, 0x02	; 2
 23a:	91 05       	cpc	r25, r1
 23c:	09 f4       	brne	.+2      	; 0x240 <setLED+0x16>
 23e:	41 c0       	rjmp	.+130    	; 0x2c2 <setLED+0x98>
 240:	03 97       	sbiw	r24, 0x03	; 3
 242:	09 f4       	brne	.+2      	; 0x246 <setLED+0x1c>
 244:	5c c0       	rjmp	.+184    	; 0x2fe <setLED+0xd4>
 246:	08 95       	ret
		case 0:
			switch(color){
 248:	61 30       	cpi	r22, 0x01	; 1
 24a:	71 05       	cpc	r23, r1
 24c:	81 f0       	breq	.+32     	; 0x26e <setLED+0x44>
 24e:	38 f0       	brcs	.+14     	; 0x25e <setLED+0x34>
 250:	62 30       	cpi	r22, 0x02	; 2
 252:	71 05       	cpc	r23, r1
 254:	39 f0       	breq	.+14     	; 0x264 <setLED+0x3a>
 256:	63 30       	cpi	r22, 0x03	; 3
 258:	71 05       	cpc	r23, r1
 25a:	71 f0       	breq	.+28     	; 0x278 <setLED+0x4e>
 25c:	08 95       	ret
				case OFF: set_0_OFF(); break;
 25e:	8b b3       	in	r24, 0x1b	; 27
 260:	8f 7c       	andi	r24, 0xCF	; 207
 262:	0f c0       	rjmp	.+30     	; 0x282 <setLED+0x58>
				case RED: set_0_RED();break;
 264:	8b b3       	in	r24, 0x1b	; 27
 266:	8f 7c       	andi	r24, 0xCF	; 207
 268:	8b bb       	out	0x1b, r24	; 27
 26a:	dd 9a       	sbi	0x1b, 5	; 27
 26c:	08 95       	ret
				case GREEN: set_0_GRN(); break;
 26e:	8b b3       	in	r24, 0x1b	; 27
 270:	8f 7c       	andi	r24, 0xCF	; 207
 272:	8b bb       	out	0x1b, r24	; 27
 274:	dc 9a       	sbi	0x1b, 4	; 27
 276:	08 95       	ret
				case YELLOW: set_0_YEL(); break;
 278:	8b b3       	in	r24, 0x1b	; 27
 27a:	8f 7c       	andi	r24, 0xCF	; 207
 27c:	8b bb       	out	0x1b, r24	; 27
 27e:	8b b3       	in	r24, 0x1b	; 27
 280:	80 63       	ori	r24, 0x30	; 48
 282:	8b bb       	out	0x1b, r24	; 27
 284:	08 95       	ret
			}
		break;
		case 1:
			switch(color){
 286:	61 30       	cpi	r22, 0x01	; 1
 288:	71 05       	cpc	r23, r1
 28a:	81 f0       	breq	.+32     	; 0x2ac <setLED+0x82>
 28c:	38 f0       	brcs	.+14     	; 0x29c <setLED+0x72>
 28e:	62 30       	cpi	r22, 0x02	; 2
 290:	71 05       	cpc	r23, r1
 292:	39 f0       	breq	.+14     	; 0x2a2 <setLED+0x78>
 294:	63 30       	cpi	r22, 0x03	; 3
 296:	71 05       	cpc	r23, r1
 298:	71 f0       	breq	.+28     	; 0x2b6 <setLED+0x8c>
 29a:	08 95       	ret
				case OFF: set_1_OFF(); break;
 29c:	8b b3       	in	r24, 0x1b	; 27
 29e:	8f 73       	andi	r24, 0x3F	; 63
 2a0:	f0 cf       	rjmp	.-32     	; 0x282 <setLED+0x58>
				case RED: set_1_RED();break;
 2a2:	8b b3       	in	r24, 0x1b	; 27
 2a4:	8f 73       	andi	r24, 0x3F	; 63
 2a6:	8b bb       	out	0x1b, r24	; 27
 2a8:	df 9a       	sbi	0x1b, 7	; 27
 2aa:	08 95       	ret
				case GREEN: set_1_GRN(); break;
 2ac:	8b b3       	in	r24, 0x1b	; 27
 2ae:	8f 73       	andi	r24, 0x3F	; 63
 2b0:	8b bb       	out	0x1b, r24	; 27
 2b2:	de 9a       	sbi	0x1b, 6	; 27
 2b4:	08 95       	ret
				case YELLOW: set_1_YEL(); break;
 2b6:	8b b3       	in	r24, 0x1b	; 27
 2b8:	8f 73       	andi	r24, 0x3F	; 63
 2ba:	8b bb       	out	0x1b, r24	; 27
 2bc:	8b b3       	in	r24, 0x1b	; 27
 2be:	80 6c       	ori	r24, 0xC0	; 192
 2c0:	e0 cf       	rjmp	.-64     	; 0x282 <setLED+0x58>
			}

		break;
		case 2:
			switch(color){
 2c2:	61 30       	cpi	r22, 0x01	; 1
 2c4:	71 05       	cpc	r23, r1
 2c6:	81 f0       	breq	.+32     	; 0x2e8 <setLED+0xbe>
 2c8:	38 f0       	brcs	.+14     	; 0x2d8 <setLED+0xae>
 2ca:	62 30       	cpi	r22, 0x02	; 2
 2cc:	71 05       	cpc	r23, r1
 2ce:	39 f0       	breq	.+14     	; 0x2de <setLED+0xb4>
 2d0:	63 30       	cpi	r22, 0x03	; 3
 2d2:	71 05       	cpc	r23, r1
 2d4:	71 f0       	breq	.+28     	; 0x2f2 <setLED+0xc8>
 2d6:	08 95       	ret
				case OFF: set_2_OFF(); break;
 2d8:	88 b3       	in	r24, 0x18	; 24
 2da:	87 7e       	andi	r24, 0xE7	; 231
 2dc:	29 c0       	rjmp	.+82     	; 0x330 <setLED+0x106>
				case RED: set_2_RED();break;
 2de:	88 b3       	in	r24, 0x18	; 24
 2e0:	87 7e       	andi	r24, 0xE7	; 231
 2e2:	88 bb       	out	0x18, r24	; 24
 2e4:	c4 9a       	sbi	0x18, 4	; 24
 2e6:	08 95       	ret
				case GREEN: set_2_GRN(); break;
 2e8:	88 b3       	in	r24, 0x18	; 24
 2ea:	87 7e       	andi	r24, 0xE7	; 231
 2ec:	88 bb       	out	0x18, r24	; 24
 2ee:	c3 9a       	sbi	0x18, 3	; 24
 2f0:	08 95       	ret
				case YELLOW: set_2_YEL(); break;
 2f2:	88 b3       	in	r24, 0x18	; 24
 2f4:	87 7e       	andi	r24, 0xE7	; 231
 2f6:	88 bb       	out	0x18, r24	; 24
 2f8:	88 b3       	in	r24, 0x18	; 24
 2fa:	88 61       	ori	r24, 0x18	; 24
 2fc:	19 c0       	rjmp	.+50     	; 0x330 <setLED+0x106>
			}
		break;
		case 3:
			switch(color){
 2fe:	61 30       	cpi	r22, 0x01	; 1
 300:	71 05       	cpc	r23, r1
 302:	81 f0       	breq	.+32     	; 0x324 <setLED+0xfa>
 304:	38 f0       	brcs	.+14     	; 0x314 <setLED+0xea>
 306:	62 30       	cpi	r22, 0x02	; 2
 308:	71 05       	cpc	r23, r1
 30a:	39 f0       	breq	.+14     	; 0x31a <setLED+0xf0>
 30c:	63 30       	cpi	r22, 0x03	; 3
 30e:	71 05       	cpc	r23, r1
 310:	61 f0       	breq	.+24     	; 0x32a <setLED+0x100>
 312:	08 95       	ret
				case OFF: set_3_OFF(); break;
 314:	88 b3       	in	r24, 0x18	; 24
 316:	8f 79       	andi	r24, 0x9F	; 159
 318:	0b c0       	rjmp	.+22     	; 0x330 <setLED+0x106>
				case RED: set_3_RED();break;
 31a:	88 b3       	in	r24, 0x18	; 24
 31c:	8f 79       	andi	r24, 0x9F	; 159
 31e:	88 bb       	out	0x18, r24	; 24
 320:	c6 9a       	sbi	0x18, 6	; 24
 322:	08 95       	ret
				case GREEN: set_3_GRN(); break;
 324:	c6 98       	cbi	0x18, 6	; 24
 326:	c5 9a       	sbi	0x18, 5	; 24
 328:	08 95       	ret
				case YELLOW: set_3_YEL(); break;
 32a:	c6 98       	cbi	0x18, 6	; 24
 32c:	88 b3       	in	r24, 0x18	; 24
 32e:	80 66       	ori	r24, 0x60	; 96
 330:	88 bb       	out	0x18, r24	; 24
 332:	08 95       	ret

00000334 <initLEDs>:
	
}


void initLEDs(){
    set_1_dir();set_2_dir();set_3_dir();set_0_dir();
 334:	8a b3       	in	r24, 0x1a	; 26
 336:	80 6c       	ori	r24, 0xC0	; 192
 338:	8a bb       	out	0x1a, r24	; 26
 33a:	87 b3       	in	r24, 0x17	; 23
 33c:	88 61       	ori	r24, 0x18	; 24
 33e:	87 bb       	out	0x17, r24	; 23
 340:	87 b3       	in	r24, 0x17	; 23
 342:	80 66       	ori	r24, 0x60	; 96
 344:	87 bb       	out	0x17, r24	; 23
 346:	8a b3       	in	r24, 0x1a	; 26
 348:	80 63       	ori	r24, 0x30	; 48
 34a:	8a bb       	out	0x1a, r24	; 26
    set_1_RED();set_2_RED();set_3_RED();set_0_RED();
 34c:	8b b3       	in	r24, 0x1b	; 27
 34e:	8f 73       	andi	r24, 0x3F	; 63
 350:	8b bb       	out	0x1b, r24	; 27
 352:	df 9a       	sbi	0x1b, 7	; 27
 354:	88 b3       	in	r24, 0x18	; 24
 356:	87 7e       	andi	r24, 0xE7	; 231
 358:	88 bb       	out	0x18, r24	; 24
 35a:	c4 9a       	sbi	0x18, 4	; 24
 35c:	88 b3       	in	r24, 0x18	; 24
 35e:	8f 79       	andi	r24, 0x9F	; 159
 360:	88 bb       	out	0x18, r24	; 24
 362:	c6 9a       	sbi	0x18, 6	; 24
 364:	8b b3       	in	r24, 0x1b	; 27
 366:	8f 7c       	andi	r24, 0xCF	; 207
 368:	8b bb       	out	0x1b, r24	; 27
 36a:	dd 9a       	sbi	0x1b, 5	; 27
 36c:	08 95       	ret

0000036e <initADC>:
{
  // this function initialises the ADC 

  // prescaler set to 128 for mcu running at 8MHz

  ADMUX =
 36e:	80 ea       	ldi	r24, 0xA0	; 160
 370:	87 b9       	out	0x07, r24	; 7
            (1 << ADEN)  |     // Enable ADC 
            (0 << ADPS2) |     // set prescaler to 2, bit 2 
            (0 << ADPS1) |     // set prescaler to 2, bit 1 
            (0 << ADPS0);      // set prescaler to 2, bit 0  
#else
  ADCSR = 
 372:	80 e8       	ldi	r24, 0x80	; 128
 374:	86 b9       	out	0x06, r24	; 6
 376:	08 95       	ret

00000378 <getAdc>:
#endif
}

unsigned long int getAdc(int channel){

ADMUX =(ADMUX&0xe0)+(channel&0x1f); // Select channel
 378:	97 b1       	in	r25, 0x07	; 7
 37a:	8f 71       	andi	r24, 0x1F	; 31
 37c:	90 7e       	andi	r25, 0xE0	; 224
 37e:	89 0f       	add	r24, r25
 380:	87 b9       	out	0x07, r24	; 7
#ifdef proctiny261
	ADCSRA |= (1 << ADSC);         // start ADC measurement
#else
	ADCSR |= (1 << ADSC);         // start ADC measurement
 382:	36 9a       	sbi	0x06, 6	; 6
#endif

#ifdef proctiny261
	while (ADCSRA & (1 << ADSC) ); // wait till conversion complete 
#else
	while (ADCSR & (1 << ADSC) ); // wait till conversion complete 
 384:	36 99       	sbic	0x06, 6	; 6
 386:	fe cf       	rjmp	.-4      	; 0x384 <getAdc+0xc>
#endif
return (ADCL>>6)+(ADCH<<2); // need to read ADCL FIRST otherwise ADC won't work. says DS.
 388:	84 b1       	in	r24, 0x04	; 4
 38a:	65 b1       	in	r22, 0x05	; 5
 38c:	82 95       	swap	r24
 38e:	86 95       	lsr	r24
 390:	86 95       	lsr	r24
 392:	83 70       	andi	r24, 0x03	; 3
 394:	70 e0       	ldi	r23, 0x00	; 0
 396:	66 0f       	add	r22, r22
 398:	77 1f       	adc	r23, r23
 39a:	66 0f       	add	r22, r22
 39c:	77 1f       	adc	r23, r23
 39e:	68 0f       	add	r22, r24
 3a0:	71 1d       	adc	r23, r1
 3a2:	88 27       	eor	r24, r24
 3a4:	77 fd       	sbrc	r23, 7
 3a6:	80 95       	com	r24
 3a8:	98 2f       	mov	r25, r24

}
 3aa:	08 95       	ret

000003ac <getVCCVolts>:
 3ac:	60 e0       	ldi	r22, 0x00	; 0
 3ae:	70 e0       	ldi	r23, 0x00	; 0
 3b0:	80 e0       	ldi	r24, 0x00	; 0
 3b2:	90 e0       	ldi	r25, 0x00	; 0
 3b4:	08 95       	ret

000003b6 <main>:
led_state logic,rail1,rail2,rail3;

int main(void)
{
    const int msecsDelayPost = 10;
    initADC();
 3b6:	db df       	rcall	.-74     	; 0x36e <initADC>
    initLEDs();
 3b8:	bd df       	rcall	.-134    	; 0x334 <initLEDs>
    initTimer();
 3ba:	e1 de       	rcall	.-574    	; 0x17e <initTimer>


    while (1) {
	checkRails();
 3bc:	3c de       	rcall	.-904    	; 0x36 <checkRails>
	
	//setLED(1, YELLOW);
	setLEDs();
 3be:	a8 de       	rcall	.-688    	; 0x110 <setLEDs>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c0:	83 ec       	ldi	r24, 0xC3	; 195
 3c2:	99 e0       	ldi	r25, 0x09	; 9
 3c4:	01 97       	sbiw	r24, 0x01	; 1
 3c6:	f1 f7       	brne	.-4      	; 0x3c4 <main+0xe>
 3c8:	00 c0       	rjmp	.+0      	; 0x3ca <main+0x14>
 3ca:	00 00       	nop
 3cc:	f7 cf       	rjmp	.-18     	; 0x3bc <main+0x6>

000003ce <_exit>:
 3ce:	f8 94       	cli

000003d0 <__stop_program>:
 3d0:	ff cf       	rjmp	.-2      	; 0x3d0 <__stop_program>
