

================================================================
== Vivado HLS Report for 'NonMaxSuppression'
================================================================
* Date:           Sat May 20 12:00:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.549|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_buf_0_1_val = alloca i8"   --->   Operation 7 'alloca' 'window_buf_0_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_1 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%value_nms = alloca i8"   --->   Operation 9 'alloca' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%value_nms_1 = alloca i8"   --->   Operation 10 'alloca' 'value_nms_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_2_1_val = alloca i8"   --->   Operation 11 'alloca' 'window_buf_2_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_1 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_2_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%grad_nms = alloca i2"   --->   Operation 13 'alloca' 'grad_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str142, i32 0, i32 0, [1 x i8]* @p_str143, [1 x i8]* @p_str144, [1 x i8]* @p_str145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str146, [1 x i8]* @p_str147)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buf_value = alloca [512 x i24], align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316]   --->   Operation 17 'alloca' 'line_buf_value' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buf_grad = alloca [512 x i6], align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316]   --->   Operation 18 'alloca' 'line_buf_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln323 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 21 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 23 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %"NonMaxSuppression<512u, 512u>.exit", label %.preheader4.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 25 'partselect' 'tmp_8' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln382 = icmp ne i8 %tmp_8, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 26 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln323)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln382_1 = icmp ult i10 %yi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 27 'icmp' 'icmp_ln382_1' <Predicate = (!icmp_ln323)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%and_ln382_1 = and i1 %icmp_ln382, %icmp_ln382_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 28 'and' 'and_ln382_1' <Predicate = (!icmp_ln323)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 29 'br' <Predicate = (!icmp_ln323)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ 0, %.preheader4.preheader.i ], [ %xi, %hls_label_3 ]"   --->   Operation 31 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln324 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 32 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 33 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i10 %xi_0_i to i64" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 34 'zext' 'zext_ln334' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buf_value_addr = getelementptr [512 x i24]* %line_buf_value, i64 0, i64 %zext_ln334" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 35 'getelementptr' 'line_buf_value_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 36 'load' 'line_buf_value_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%line_buf_grad_addr = getelementptr [512 x i6]* %line_buf_grad, i64 0, i64 %zext_ln334" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 37 'getelementptr' 'line_buf_grad_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 38 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_0_i, i32 2, i32 9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 39 'partselect' 'tmp_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%icmp_ln382_2 = icmp ne i8 %tmp_9, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 40 'icmp' 'icmp_ln382_2' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.77ns)   --->   "%icmp_ln382_3 = icmp ult i10 %xi_0_i, 509" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 41 'icmp' 'icmp_ln382_3' <Predicate = (!icmp_ln324)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.54>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_2 = load i8* %window_buf_0_1_val_1"   --->   Operation 42 'load' 'window_buf_0_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%window_buf_1_1_val = load i8* %value_nms_1"   --->   Operation 43 'load' 'window_buf_1_1_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_2 = load i8* %window_buf_2_1_val_1"   --->   Operation 44 'load' 'window_buf_2_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %.loopexit.loopexit, label %hls_label_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_3 = load i8* %window_buf_0_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 47 'load' 'window_buf_0_1_val_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%value_nms_load = load i8* %value_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 48 'load' 'value_nms_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_3 = load i8* %window_buf_2_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 49 'load' 'window_buf_2_1_val_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%grad_nms_load = load i2* %grad_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 50 'load' 'grad_nms_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 51 'load' 'line_buf_value_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%window_buf_0_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 15)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 52 'partselect' 'window_buf_0_2_val' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 53 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%window_buf_1_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 16, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 54 'partselect' 'window_buf_1_2_val' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%window_buf_1_2_gra = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %line_buf_grad_load, i32 4, i32 5)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334]   --->   Operation 55 'partselect' 'window_buf_1_2_gra' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.63ns)   --->   "%window_buf_2_2_val = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo3_value)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 56 'read' 'window_buf_2_2_val' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 23)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2_val, i16 %tmp)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 58 'bitconcatenate' 'tmp_7_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store i24 %tmp_7_i, i24* %line_buf_value_addr, align 4" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 59 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "%fifo3_grad_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @fifo3_grad)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 60 'read' 'fifo3_grad_read' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %line_buf_grad_load, i32 2, i32 5)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %fifo3_grad_read, i4 %tmp_1)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 62 'bitconcatenate' 'tmp_8_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store i6 %tmp_8_i, i6* %line_buf_grad_addr, align 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337]   --->   Operation 63 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln353 = icmp eq i2 %grad_nms_load, 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 64 'icmp' 'icmp_ln353' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln354 = icmp ult i8 %window_buf_1_1_val, %value_nms_load" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 65 'icmp' 'icmp_ln354' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln354_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_1_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 66 'icmp' 'icmp_ln354_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln353)   --->   "%or_ln354 = or i1 %icmp_ln354, %icmp_ln354_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 67 'or' 'or_ln354' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln353)   --->   "%select_ln354 = select i1 %or_ln354, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:354]   --->   Operation 68 'select' 'select_ln354' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln360 = icmp eq i2 %grad_nms_load, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 69 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln361 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_1_val_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 70 'icmp' 'icmp_ln361' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln361_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 71 'icmp' 'icmp_ln361_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%or_ln361 = or i1 %icmp_ln361, %icmp_ln361_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 72 'or' 'or_ln361' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%select_ln361 = select i1 %or_ln361, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:361]   --->   Operation 73 'select' 'select_ln361' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln367 = icmp eq i2 %grad_nms_load, -2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 74 'icmp' 'icmp_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln368 = icmp ult i8 %window_buf_1_1_val, %window_buf_0_2_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 75 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln368_1 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_2" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 76 'icmp' 'icmp_ln368_1' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%or_ln368 = or i1 %icmp_ln368, %icmp_ln368_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 77 'or' 'or_ln368' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%select_ln368 = select i1 %or_ln368, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368]   --->   Operation 78 'select' 'select_ln368' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln374 = icmp eq i2 %grad_nms_load, -1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 79 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln324)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln375 = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 80 'icmp' 'icmp_ln375' <Predicate = (!icmp_ln324)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln360 = or i1 %icmp_ln353, %icmp_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 81 'or' 'or_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%xor_ln360 = xor i1 %or_ln360, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 82 'xor' 'xor_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln367)   --->   "%and_ln367 = and i1 %icmp_ln367, %xor_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 83 'and' 'and_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln367 = select i1 %and_ln367, i8 %select_ln368, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 84 'select' 'select_ln367' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln353 = select i1 %icmp_ln353, i8 %select_ln354, i8 %select_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 85 'select' 'select_ln353' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%xor_ln353 = xor i1 %icmp_ln353, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353]   --->   Operation 86 'xor' 'xor_ln353' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%and_ln360 = and i1 %icmp_ln360, %xor_ln353" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 87 'and' 'and_ln360' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln360 = select i1 %and_ln360, i8 %select_ln361, i8 %select_ln353" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360]   --->   Operation 88 'select' 'select_ln360' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln374)   --->   "%or_ln367 = or i1 %or_ln360, %icmp_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 89 'or' 'or_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln374)   --->   "%xor_ln367 = xor i1 %or_ln367, true" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367]   --->   Operation 90 'xor' 'xor_ln367' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln374 = and i1 %icmp_ln374, %xor_ln367" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 91 'and' 'and_ln374' <Predicate = (!icmp_ln324)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "store i2 %window_buf_1_2_gra, i2* %grad_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 92 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2_val, i8* %window_buf_2_1_val_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 93 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_val_2, i8* %window_buf_2_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 94 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2_val, i8* %value_nms_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 95 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_val, i8* %value_nms" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 96 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2_val, i8* %window_buf_0_1_val_1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 97 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_val_2, i8* %window_buf_0_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 98 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 99 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:325]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln374)   --->   "%or_ln375 = or i1 %icmp_ln375, %icmp_ln368" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 101 'or' 'or_ln375' <Predicate = (!icmp_ln324 & and_ln374)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln374)   --->   "%select_ln375 = select i1 %or_ln375, i8 0, i8 %window_buf_1_1_val" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375]   --->   Operation 102 'select' 'select_ln375' <Predicate = (!icmp_ln324 & and_ln374)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln374 = select i1 %and_ln374, i8 %select_ln375, i8 %select_ln360" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374]   --->   Operation 103 'select' 'select_ln374' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln382)   --->   "%and_ln382 = and i1 %icmp_ln382_2, %icmp_ln382_3" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 104 'and' 'and_ln382' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln382)   --->   "%and_ln382_2 = and i1 %and_ln382_1, %and_ln382" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 105 'and' 'and_ln382_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln382 = select i1 %and_ln382_2, i8 %select_ln374, i8 0" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382]   --->   Operation 106 'select' 'select_ln382' <Predicate = (!icmp_ln324)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo4, i8 %select_ln382)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:384]   --->   Operation 107 'write' <Predicate = (!icmp_ln324)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:389]   --->   Operation 108 'specregionend' 'empty_99' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324]   --->   Operation 109 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.6ns, clock uncertainty: 1.33ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi') with incoming values : ('yi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323) [18]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'phi' operation ('yi') with incoming values : ('yi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:323) [18]  (0 ns)
	'icmp' operation ('icmp_ln382_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382) [26]  (1.77 ns)
	'and' operation ('and_ln382_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382) [27]  (0.978 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('xi') with incoming values : ('xi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:324) [30]  (0 ns)
	'getelementptr' operation ('line_buf_value_addr', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:334) [46]  (0 ns)
	'load' operation ('line_buf_value_load', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337) on array 'line_buf.value', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316 [47]  (3.25 ns)

 <State 4>: 8.55ns
The critical path consists of the following:
	'load' operation ('line_buf_value_load', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:337) on array 'line_buf.value', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:316 [47]  (3.25 ns)
	'icmp' operation ('icmp_ln368', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368) [72]  (1.55 ns)
	'or' operation ('or_ln368', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368) [74]  (0 ns)
	'select' operation ('select_ln368', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:368) [75]  (0 ns)
	'select' operation ('select_ln367', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:367) [83]  (1.25 ns)
	'select' operation ('select_ln353', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:353) [84]  (1.25 ns)
	'select' operation ('select_ln360', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:360) [87]  (1.25 ns)

 <State 5>: 6.13ns
The critical path consists of the following:
	'or' operation ('or_ln375', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375) [78]  (0 ns)
	'select' operation ('select_ln375', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:375) [79]  (0 ns)
	'select' operation ('select_ln374', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:374) [91]  (1.25 ns)
	'select' operation ('select_ln382', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:382) [97]  (1.25 ns)
	fifo write on port 'fifo4' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:384) [98]  (3.63 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
