#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023ec8bc0090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023ec8bdb640 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
v0000023ec8c32fb0_0 .var "clk", 0 0;
v0000023ec8c330f0_0 .var "rd", 4 0;
v0000023ec8c33230_0 .net "rd1", 31 0, L_0000023ec8c356e0;  1 drivers
v0000023ec8c34ce0_0 .net "rd2", 31 0, L_0000023ec8c33c00;  1 drivers
v0000023ec8c34560_0 .var "rs1", 4 0;
v0000023ec8c34240_0 .var "rs2", 4 0;
v0000023ec8c33ca0_0 .var "w_en", 0 0;
v0000023ec8c34600_0 .var "wd", 31 0;
S_0000023ec8bdb7d0 .scope module, "uut" "regfile" 3 89, 4 3 0, S_0000023ec8bdb640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000023ec8b93510_0 .net *"_ivl_0", 31 0, L_0000023ec8c350a0;  1 drivers
v0000023ec8bbdf70_0 .net *"_ivl_10", 31 0, L_0000023ec8c34420;  1 drivers
v0000023ec8bc0220_0 .net *"_ivl_12", 6 0, L_0000023ec8c33b60;  1 drivers
L_0000023ec8d30160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023ec8c334b0_0 .net *"_ivl_15", 1 0, L_0000023ec8d30160;  1 drivers
v0000023ec8c33690_0 .net *"_ivl_18", 31 0, L_0000023ec8c34a60;  1 drivers
L_0000023ec8d301a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c32b50_0 .net *"_ivl_21", 26 0, L_0000023ec8d301a8;  1 drivers
L_0000023ec8d301f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c33370_0 .net/2u *"_ivl_22", 31 0, L_0000023ec8d301f0;  1 drivers
v0000023ec8c32a10_0 .net *"_ivl_24", 0 0, L_0000023ec8c34880;  1 drivers
L_0000023ec8d30238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c335f0_0 .net/2u *"_ivl_26", 31 0, L_0000023ec8d30238;  1 drivers
v0000023ec8c328d0_0 .net *"_ivl_28", 31 0, L_0000023ec8c33ac0;  1 drivers
L_0000023ec8d30088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c33730_0 .net *"_ivl_3", 26 0, L_0000023ec8d30088;  1 drivers
v0000023ec8c33550_0 .net *"_ivl_30", 6 0, L_0000023ec8c34e20;  1 drivers
L_0000023ec8d30280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023ec8c33050_0 .net *"_ivl_33", 1 0, L_0000023ec8d30280;  1 drivers
L_0000023ec8d300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c32ab0_0 .net/2u *"_ivl_4", 31 0, L_0000023ec8d300d0;  1 drivers
v0000023ec8c337d0_0 .net *"_ivl_6", 0 0, L_0000023ec8c33d40;  1 drivers
L_0000023ec8d30118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec8c32c90_0 .net/2u *"_ivl_8", 31 0, L_0000023ec8d30118;  1 drivers
v0000023ec8c32f10_0 .net "clk", 0 0, v0000023ec8c32fb0_0;  1 drivers
v0000023ec8c33410_0 .net "rd", 4 0, v0000023ec8c330f0_0;  1 drivers
v0000023ec8c32d30_0 .net "rd1", 31 0, L_0000023ec8c356e0;  alias, 1 drivers
v0000023ec8c32dd0_0 .net "rd2", 31 0, L_0000023ec8c33c00;  alias, 1 drivers
v0000023ec8c32e70 .array "regs", 31 0, 31 0;
v0000023ec8c32bf0_0 .net "rs1", 4 0, v0000023ec8c34560_0;  1 drivers
v0000023ec8c332d0_0 .net "rs2", 4 0, v0000023ec8c34240_0;  1 drivers
v0000023ec8c33190_0 .net "w_en", 0 0, v0000023ec8c33ca0_0;  1 drivers
v0000023ec8c32970_0 .net "wd", 31 0, v0000023ec8c34600_0;  1 drivers
E_0000023ec8bbf0e0 .event posedge, v0000023ec8c32f10_0;
L_0000023ec8c350a0 .concat [ 5 27 0 0], v0000023ec8c34560_0, L_0000023ec8d30088;
L_0000023ec8c33d40 .cmp/eq 32, L_0000023ec8c350a0, L_0000023ec8d300d0;
L_0000023ec8c34420 .array/port v0000023ec8c32e70, L_0000023ec8c33b60;
L_0000023ec8c33b60 .concat [ 5 2 0 0], v0000023ec8c34560_0, L_0000023ec8d30160;
L_0000023ec8c356e0 .functor MUXZ 32, L_0000023ec8c34420, L_0000023ec8d30118, L_0000023ec8c33d40, C4<>;
L_0000023ec8c34a60 .concat [ 5 27 0 0], v0000023ec8c34240_0, L_0000023ec8d301a8;
L_0000023ec8c34880 .cmp/eq 32, L_0000023ec8c34a60, L_0000023ec8d301f0;
L_0000023ec8c33ac0 .array/port v0000023ec8c32e70, L_0000023ec8c34e20;
L_0000023ec8c34e20 .concat [ 5 2 0 0], v0000023ec8c34240_0, L_0000023ec8d30280;
L_0000023ec8c33c00 .functor MUXZ 32, L_0000023ec8c33ac0, L_0000023ec8d30238, L_0000023ec8c34880, C4<>;
    .scope S_0000023ec8bdb7d0;
T_0 ;
    %wait E_0000023ec8bbf0e0;
    %load/vec4 v0000023ec8c33190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000023ec8c33410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023ec8c32970_0;
    %load/vec4 v0000023ec8c33410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ec8c32e70, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023ec8bdb640;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023ec8c34560_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023ec8c34240_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023ec8c33230_0;
    %load/vec4 v0000023ec8c34ce0_0;
    %add;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023ec8c34560_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 48 "$display", "x3 = %d (should be 30)", v0000023ec8c33230_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023ec8c34560_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023ec8c34240_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023ec8c33230_0;
    %load/vec4 v0000023ec8c34ce0_0;
    %sub;
    %store/vec4 v0000023ec8c34600_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023ec8c330f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ec8c33ca0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023ec8c34560_0, 0, 5;
    %delay 5000, 0;
    %vpi_call/w 3 80 "$display", "x3 = %d (should be 5)", v0000023ec8c33230_0 {0 0 0};
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023ec8bdb640;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000023ec8c32fb0_0;
    %inv;
    %store/vec4 v0000023ec8c32fb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/regfile_tb.sv";
    "modules/regfile.sv";
