# EDA å°è«–æœŸæœ«å°ˆé¡Œ

## æ—¥æœŸ
| æ—¥æœŸ | äº‹ä»¶ |
| ----------- | ------ |
| 2024.06.08ä»¥å‰ | è€å»¢ |
| 2024.06.09 | é–‹å§‹ï¼Œè™•ç†è¼¸å…¥çš„è³‡æ–™çµæ§‹ |
| 2024.06.10 | å®Œå–„è³‡æ–™çµæ§‹ï¼Œæå‡ºã€Œå½ˆç°§ã€æ¼”ç®—æ³• |
| 2024.06.14 | ä¸Šå°å ±å‘Š |
| 2024.06.21 | ç¹³äº¤æ›¸é¢ |

## é¡Œç›®èªªæ˜
### è¦å‰‡
- æ•´å€‹æ±è¥¿å«åš die
- æ¯ä¸€å€‹ cell çµ•å°ä¸èƒ½é‡ç–Š
- ä¸€æ ¼ä¸€æ ¼çš„æ±è¥¿å«åš pinï¼Œæ¯å€‹ pin è¢« cell æ‰€è¦†è“‹çš„é¢ç©ä¸èƒ½è¶…é BinMaxUtil ï¼ˆæ¯ä¸€å€‹ pin éƒ½æœ‰ä¸€æ¨£çš„ BinMaxUtilï¼‰ï¼Œä¸ç„¶çš„è©± D æœƒ +1ï¼Œæ¬Šé‡æ˜¯ lambda

### Input Data
#### Weight factors for cost metrics
ğ›¼, ğ›½, ğ›¾, and ğœ† values\
_Syntax_
```
Alpha <alphaValue>
Beta <betaValue>
Gamma <gammaValue>
Lambda <lambdaValue>
```
_Example_
```
Alpha 1
Beta 5
Gamma 5
Lambda 10
```
#### Die size and input output ports
Die: æ•´å€‹æ±è¥¿å«åš die\
The goal is to optimize the multiple objectives: timing and power; without increasing the dieâ€™s region or area (die size).\
_Syntax_
```
DieSize <lowerLeftX> <lowerLeftY> <upperRightX> <upperRightY>
NumInput <inputCount>
Input <inputName> <x-coordinate> <y-coordinate>
NumOutput <outputCount>
Output <outputName> <x-coordinate> <y-coordinate>
```
_Example_
```
DieSize 0 0 500 450
NumInput 2
Input INPUT0 0 25
Input INPUT1 0 5
NumOutput 2
Output OUTPUT0 500 25
Output OUTPUT1 500 5
```
#### Cell library and flip-flops library information
Cells: åˆ†æˆ Flip-flops é‚„æœ‰ Gates\
_Syntax_
```
FlipFlop <bits> <flipFlopName> <flipFlopWidth> <flipFlopHeight> <pinCount>
Pin <pinName> <pinLocationX> <pinLocationY>
Gate <gateName> <gateWidth> <gateHeight> <pinCount>
Pin <pinName> <pinLocationX> <pinLocationY>
```
_Example_
```
FlipFlop 1 FF1 5 10 2
Pin D 0 8
Pin Q 5 8
FlipFlop 2 FF2 8 10 4
Pin D0 0 9
Pin Q0 8 9
Pin D1 0 6
Pin Q1 8 6
FlipFlop 2 FF2A 10 10 4
Pin D0 0 9
Pin D1 0 6
Pin Q0 8 9
Pin Q1 8 6
```
#### A cell placement result with flip-flops cells
The x and y coordinates describe the bottom-left corner of the cell.\
_Syntax_
```
NumInstances <instanceCount>
Inst <instName> <libCellName> <x-coordinate> <y-coordinate>
```
_Example_
```
NumInstances 2
Inst C1 FF1 50 20
Inst C2 FF1 50 0
```
#### Max placement utilization ratio per uniform bin
æ•´å€‹æ±è¥¿å«åš Dieï¼Œä¸€å€‹ Die è¢«åˆ‡æˆå¥½å¹¾å€‹ bins\
_Syntax_
```
NumInstances <instanceCount>
Inst <instName> <libCellName> <x-coordinate> <y-coordinate>
```
_Example_
```
BinWidth <width>
BinHeight <height>
BinMaxUtil <util>
```
#### Netlist
Net: æŠŠå¾ˆå¤šçš„é»ç”¨ç·šé€£åœ¨ä¸€èµ·çš„ã€Œä¸€å¼µç¶²ã€\
_Syntax_
```
BinWidth 100
BinHeight 100
BinMaxUtil 75
```
_Example_
```
NumNets 4
Net N1 2
Pin INPUT0
Pin C1/D
Net N2 2
Pin INPUT1
Pin C2/D
Net N3 2
Pin C1/Q
Pin OUTPUT0
Net N4 2
Pin C2/Q
Pin OUTPUT1
```
#### Placement rows
_Syntax_
```
PlacementRows <startX> <startY> <siteWidth> <siteHeight> <totalNumOfSites>
```
_Example_
```
PlacementRows 0 0 2 10 400
```
#### Timing slack and delay information
For each flip-flop instanceâ€™s D pin in the design, we will give out a
timing slack information. The delay model is formulated by displacement delay and Q-pin delay. The
displacement delay is the difference of half-perimeter wirelength between the previous output to the
current gate input. For any cell displacement, we timess the coefficient with the difference of halfperimeter wirelength to get the displacement delay. For every flip-flop gate defined in the library we
define a Q-pin delay for it. \
_Syntax_
```
DisplacementDelay <coefficient>
QpinDelay <libCellName> <delay>
TimingSlack <instanceCellName> <PinName> <slack>
```
_Example_
```
DisplacementDelay 0.01
QpinDelay FF1 1
QpinDelay FF2 3
QpinDelay FF2A 2
TimingSlack C1 D 1
TimingSlack C2 D 1
```
#### Power information
_Syntax_
```
GatePower <libCellName> <powerConsumption>
```
_Example_
```
GatePower FF1 10
GatePower FF2 17
GatePower FF2A 18
```

### Output data
#### A flip-flop placement solution

#### A list of pin mapping between each input flip-flop pins and the output flip-flop pins
_Syntax_
```
CellInst <InstCount>
Inst <instName> <locationX> <locationY>
<originalCellPinFullName> map <resultCellPinFullNameName>
```
_Example_
```
CellInst 1
Inst C3 FF2 48 1
C1/D map C3/D0
C1/Q map C3/Q0
C2/D map C3/D1
C2/Q map C3/Q1
```
