
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={17,4,rT,rD,0}                             Premise(F3)
	S2= GPR[rT]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F9)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={17,4,rT,rD,0}                               ICache-Search(S5,S1)
	S7= ICache.Out=>IR_ID.In                                    Premise(F13)
	S8= IR_ID.In={17,4,rT,rD,0}                                 Path(S6,S7)
	S9= CtrlPC=0                                                Premise(F26)
	S10= CtrlPCInc=1                                            Premise(F27)
	S11= PC[Out]=addr+4                                         PC-Inc(S0,S9,S10)
	S12= CtrlIR_ID=1                                            Premise(F32)
	S13= [IR_ID]={17,4,rT,rD,0}                                 IR_ID-Write(S8,S12)
	S14= CtrlGPR=0                                              Premise(F35)
	S15= GPR[rT]=a                                              GPR-Hold(S2,S14)

ID	S16= IR_ID.Out={17,4,rT,rD,0}                               IR-Out(S13)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S13)
	S18= IR_ID.Out20_16=>GPR.RReg1                              Premise(F74)
	S19= GPR.RReg1=rT                                           Path(S17,S18)
	S20= GPR.Rdata1=a                                           GPR-Read(S19,S15)
	S21= GPR.Rdata1=>FU.InID1                                   Premise(F75)
	S22= FU.InID1=a                                             Path(S20,S21)
	S23= FU.OutID1=FU(a)                                        FU-Forward(S22)
	S24= FU.OutID1=>A_EX.In                                     Premise(F77)
	S25= A_EX.In=FU(a)                                          Path(S23,S24)
	S26= IR_ID.Out=>IR_EX.In                                    Premise(F78)
	S27= IR_EX.In={17,4,rT,rD,0}                                Path(S16,S26)
	S28= CtrlPC=0                                               Premise(F87)
	S29= CtrlPCInc=0                                            Premise(F88)
	S30= PC[Out]=addr+4                                         PC-Hold(S11,S28,S29)
	S31= CtrlA_EX=1                                             Premise(F97)
	S32= [A_EX]=FU(a)                                           A_EX-Write(S25,S31)
	S33= CtrlIR_EX=1                                            Premise(F98)
	S34= [IR_EX]={17,4,rT,rD,0}                                 IR_EX-Write(S27,S33)

EX	S35= A_EX.Out=FU(a)                                         A_EX-Out(S32)
	S36= IR_EX.Out15_11=rD                                      IR_EX-Out(S34)
	S37= IR_EX.Out15_11=>CP1.WReg                               Premise(F111)
	S38= CP1.WReg=rD                                            Path(S36,S37)
	S39= A_EX.Out=>CP1.Wdata                                    Premise(F112)
	S40= CP1.Wdata=FU(a)                                        Path(S35,S39)
	S41= CtrlPC=0                                               Premise(F120)
	S42= CtrlPCInc=0                                            Premise(F121)
	S43= PC[Out]=addr+4                                         PC-Hold(S30,S41,S42)
	S44= CtrlCP1=1                                              Premise(F132)
	S45= CP1[rD]=FU(a)                                          CP1-Write(S38,S40,S44)

MEM	S46= CtrlPC=0                                               Premise(F157)
	S47= CtrlPCInc=0                                            Premise(F158)
	S48= PC[Out]=addr+4                                         PC-Hold(S43,S46,S47)
	S49= CtrlCP1=0                                              Premise(F169)
	S50= CP1[rD]=FU(a)                                          CP1-Hold(S45,S49)

MEM(DMMU1)	S51= CtrlPC=0                                               Premise(F191)
	S52= CtrlPCInc=0                                            Premise(F192)
	S53= PC[Out]=addr+4                                         PC-Hold(S48,S51,S52)
	S54= CtrlCP1=0                                              Premise(F203)
	S55= CP1[rD]=FU(a)                                          CP1-Hold(S50,S54)

MEM(DMMU2)	S56= CtrlPC=0                                               Premise(F222)
	S57= CtrlPCInc=0                                            Premise(F223)
	S58= PC[Out]=addr+4                                         PC-Hold(S53,S56,S57)
	S59= CtrlCP1=0                                              Premise(F234)
	S60= CP1[rD]=FU(a)                                          CP1-Hold(S55,S59)

WB	S61= CtrlPC=0                                               Premise(F250)
	S62= CtrlPCInc=0                                            Premise(F251)
	S63= PC[Out]=addr+4                                         PC-Hold(S58,S61,S62)
	S64= CtrlCP1=0                                              Premise(F262)
	S65= CP1[rD]=FU(a)                                          CP1-Hold(S60,S64)

POST	S63= PC[Out]=addr+4                                         PC-Hold(S58,S61,S62)
	S65= CP1[rD]=FU(a)                                          CP1-Hold(S60,S64)

