
*** Running vivado
    with args -log compiler_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source compiler_fpga.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source compiler_fpga.tcl -notrace
Command: synth_design -top compiler_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40959 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 56836 ; free virtual = 69372
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'compiler_fpga' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/compiler_fpga/compiler_fpga.srcs/sources_1/new/compiler_fpga.vhd:48]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 24 bits [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/compiler_fpga/compiler_fpga.srcs/sources_1/new/compiler_fpga.vhd:58]
ERROR: [Synth 8-285] failed synthesizing module 'compiler_fpga' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/compiler_fpga/compiler_fpga.srcs/sources_1/new/compiler_fpga.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.898 ; gain = 129.453 ; free physical = 56823 ; free virtual = 69372
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 11:54:11 2022...
