Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 11:12:28 2024
| Host         : LilyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_top_control_sets_placed.rpt
| Design       : lab2_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           33 |
| Yes          | No                    | No                     |             293 |           73 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------+-----------------------------+------------------+----------------+--------------+
|  CDIV/cout        |                            |                             |                1 |              1 |         1.00 |
|  CDIV2/CLK        |                            | display/digit               |                2 |              2 |         1.00 |
|  CDIV3/cout_reg_0 |                            |                             |                2 |              4 |         2.00 |
|  CDIV3/cout_reg_0 | LFSR/E[0]                  |                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG    |                            |                             |                6 |              6 |         1.00 |
|  CDIV/cout        |                            | rst_IBUF                    |                4 |             12 |         3.00 |
|  CDIV2/CLK        |                            |                             |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG    |                            | CDIV3/count0[31]_i_1__0_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    |                            | CDIV/sel0[34]               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    |                            | CDIV2/count0[31]_i_1__1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | CDIV3/count1[0]_i_1__0_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV3/count2[0]_i_1__1_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV3/count3[0]_i_1__0_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count2[0]_i_1_n_0     |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count30               |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV2/count1[0]_i_1__1_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV2/count2[0]_i_1__0_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV2/count3[0]_i_1__1_n_0 |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | CDIV/count1[0]_i_1_n_0     |                             |                8 |             32 |         4.00 |
+-------------------+----------------------------+-----------------------------+------------------+----------------+--------------+


