Warning (10273): Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 739
Warning (10273): Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 740
Warning (10273): Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 754
Warning (10273): Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 755
Warning (10273): Verilog HDL warning at sdrc_bank_fsm.v(269): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 269
Warning (10273): Verilog HDL warning at sdrc_bank_fsm.v(271): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 271
Warning (10273): Verilog HDL warning at sdrc_bank_fsm.v(295): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 295
Warning (10273): Verilog HDL warning at sdrc_bank_fsm.v(297): extended using "x" or "z" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 297
Warning (10268): Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for "r2x_idle" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 278
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for "r2b_req" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 290
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for "r2b_start" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 292
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for "r2b_last" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 293
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for "r2b_wrap" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 294
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for "r2b_write" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 299
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for "b2r_ack" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 300
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for "b2r_arb_ok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for "b2x_idle" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 330
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for "b2x_req" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 331
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for "b2x_start" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 332
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for "b2x_last" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 333
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for "b2x_wrap" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 334
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for "x2b_ack" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 340
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for "b2x_tras_ok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 343
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for "x2b_refresh" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 344
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for "x2b_act_ok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 346
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for "x2b_rdok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 347
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for "x2b_wrok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 348
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for "x2a_rdstart" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 406
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for "x2a_wrstart" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 407
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for "x2a_rdlast" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 409
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for "x2a_wrlast" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 410
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for "x2a_wrnext" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 413
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for "x2a_rdok" File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 415
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 144
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 199
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 200
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 287
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v Line: 291
Warning (10037): Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v Line: 213
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v Line: 166
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v Line: 144
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v Line: 162
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 110
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 147
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 120
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 139
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 232
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v Line: 356
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 105
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 143
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 114
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 142
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v Line: 277
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 682
