[{"DBLP title": "A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems.", "DBLP authors": ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "year": 2015, "MAG papers": [{"PaperId": 2105237514, "PaperTitle": "a model based and simulation assisted fmeda approach for safety relevant e e systems", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"infineon technologies": 2.0, "technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluation of functional mock-up interface for vehicle power network modeling.", "DBLP authors": ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "year": 2015, "MAG papers": [{"PaperId": 2057841766, "PaperTitle": "evaluation of functional mock up interface for vehicle power network modeling", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"honda": 3.0}}], "source": "ES"}, {"DBLP title": "System simulation from operational data.", "DBLP authors": ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "year": 2015, "MAG papers": [{"PaperId": 2077876315, "PaperTitle": "system simulation from operational data", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california berkeley": 4.0, "denso": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "New game, new goal posts: a recent history of timing closure.", "DBLP authors": ["Andrew B. Kahng"], "year": 2015, "MAG papers": [{"PaperId": 2060002782, "PaperTitle": "new game new goal posts a recent history of timing closure", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient MapReduce with VFI-enabled multicore platforms.", "DBLP authors": ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "year": 2015, "MAG papers": [{"PaperId": 1973029240, "PaperTitle": "energy efficient mapreduce with vfi enabled multicore platforms", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"carnegie mellon university": 3.0, "washington state university": 4.0}}], "source": "ES"}, {"DBLP title": "Complementary communication path for energy efficient on-chip optical interconnects.", "DBLP authors": ["Hui Li", "S\u00e9bastien Le Beux", "Yvain Thonnart", "Ian O'Connor"], "year": 2015, "MAG papers": [{"PaperId": 2017852496, "PaperTitle": "complementary communication path for energy efficient on chip optical interconnects", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole centrale de lyon": 3.0, "university of grenoble": 1.0}}], "source": "ES"}, {"DBLP title": "On-chip interconnection network for accelerator-rich architectures.", "DBLP authors": ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "year": 2015, "MAG papers": [{"PaperId": 2090146827, "PaperTitle": "on chip interconnection network for accelerator rich architectures", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "DBLP authors": ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2066985990, "PaperTitle": "bandwidth efficient on chip interconnect designs for gpgpus", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 71, "Affiliations": {"texas a m university": 5.0}}], "source": "ES"}, {"DBLP title": "DimNoC: a dim silicon approach towards power-efficient on-chip network.", "DBLP authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 1976286267, "PaperTitle": "dimnoc a dim silicon approach towards power efficient on chip network", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"nanjing university of aeronautics and astronautics": 1.0, "university of california santa barbara": 2.0, "university of california santa cruz": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Domain-wall memory buffer for low-energy NoCs.", "DBLP authors": ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2015, "MAG papers": [{"PaperId": 1992058205, "PaperTitle": "domain wall memory buffer for low energy nocs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "An EDA framework for large scale hybrid neuromorphic computing systems.", "DBLP authors": ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "year": 2015, "MAG papers": [{"PaperId": 2001480795, "PaperTitle": "an eda framework for large scale hybrid neuromorphic computing systems", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"national chiao tung university": 1.0, "city university of hong kong": 1.0, "carnegie mellon university": 1.0, "university of pittsburgh": 3.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.", "DBLP authors": ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 1993163906, "PaperTitle": "merging the interface power area and accuracy co optimization for rram crossbar based mixed signal computing system", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 76, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "A spiking neuromorphic design with resistive crossbar.", "DBLP authors": ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2082690044, "PaperTitle": "a spiking neuromorphic design with resistive crossbar", "Year": 2015, "CitationCount": 88, "EstimatedCitation": 113, "Affiliations": {"university of pittsburgh": 8.0, "san francisco state university": 1.0, "air force research laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Vortex: variation-aware training for memristor X-bar.", "DBLP authors": ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "year": 2015, "MAG papers": [{"PaperId": 2056507634, "PaperTitle": "vortex variation aware training for memristor x bar", "Year": 2015, "CitationCount": 69, "EstimatedCitation": 122, "Affiliations": {"university of pittsburgh": 3.0, "texas a m university": 1.0, "air force research laboratory": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Jump test for metallic CNTs in CNFET-based SRAM.", "DBLP authors": ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2015272236, "PaperTitle": "jump test for metallic cnts in cnfet based sram", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 4.0, "duke university": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A reconfigurable analog substrate for highly efficient maximum flow computation.", "DBLP authors": ["Gai Liu", "Zhiru Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2014253548, "PaperTitle": "a reconfigurable analog substrate for highly efficient maximum flow computation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Robust design of E/E architecture component platforms.", "DBLP authors": ["Sebastian Graf", "Sebastian Reinhart", "Michael Gla\u00df", "J\u00fcrgen Teich", "Daniel Platte"], "year": 2015, "MAG papers": [{"PaperId": 2096151590, "PaperTitle": "robust design of e e architecture component platforms", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of erlangen nuremberg": 4.0, "audi": 1.0}}], "source": "ES"}, {"DBLP title": "RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 1977721562, "PaperTitle": "radar a case for retention aware dram assembly and repair in future fgr dram memory", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Area and performance co-optimization for domain wall memory in application-specific embedded systems.", "DBLP authors": ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "year": 2015, "MAG papers": [{"PaperId": 1994953389, "PaperTitle": "area and performance co optimization for domain wall memory in application specific embedded systems", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"oklahoma state university stillwater": 1.0, "chongqing university": 3.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM.", "DBLP authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "year": 2015, "MAG papers": [{"PaperId": 2085577656, "PaperTitle": "selective restore an energy efficient read disturbance mitigation scheme for future stt mram", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 50, "Affiliations": {"university of pittsburgh": 4.0, "nanjing university": 1.0}}], "source": "ES"}, {"DBLP title": "Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts.", "DBLP authors": ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "year": 2015, "MAG papers": [{"PaperId": 2027029396, "PaperTitle": "interleaved multi bank scratchpad memories a probabilistic description of access conflicts", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory.", "DBLP authors": ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "year": 2015, "MAG papers": [{"PaperId": 2082948609, "PaperTitle": "pres pseudo random encoding scheme to increase the bit flip reduction in the memory", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Guidelines to design parity protected write-back L1 data cache.", "DBLP authors": ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2015, "MAG papers": [{"PaperId": 2024330460, "PaperTitle": "guidelines to design parity protected write back l1 data cache", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"arizona state university": 2.0, "yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Construction of reconfigurable clock trees for MCMM designs.", "DBLP authors": ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "year": 2015, "MAG papers": [{"PaperId": 2033989103, "PaperTitle": "construction of reconfigurable clock trees for mcmm designs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nvidia": 1.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction.", "DBLP authors": ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "year": 2015, "MAG papers": [{"PaperId": 1982199193, "PaperTitle": "a global local optimization framework for simultaneous multi mode multi corner clock skew variation reduction", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california san diego": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Routing-architecture-aware analytical placement for heterogeneous FPGAs.", "DBLP authors": ["Sheng-Yen Chen", "Yao-Wen Chang"], "year": 2015, "MAG papers": [{"PaperId": 2067856828, "PaperTitle": "routing architecture aware analytical placement for heterogeneous fpgas", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "PARR: pin access planning and regular routing for self-aligned double patterning.", "DBLP authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "year": 2015, "MAG papers": [{"PaperId": 1978518297, "PaperTitle": "parr pin access planning and regular routing for self aligned double patterning", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 65, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "Local search algorithms for timing-driven placement under arbitrary delay models.", "DBLP authors": ["Adrian Bock", "Stephan Held", "Nicolas K\u00e4mmerling", "Ulrike Schorr"], "year": 2015, "MAG papers": [{"PaperId": 2007385098, "PaperTitle": "local search algorithms for timing driven placement under arbitrary delay models", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "3DIC benefit estimation and implementation guidance from 2DIC implementation.", "DBLP authors": ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "year": 2015, "MAG papers": [{"PaperId": 2028476288, "PaperTitle": "3dic benefit estimation and implementation guidance from 2dic implementation", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california san diego": 3.0, "qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "DERA: yet another differential fault attack on cryptographic devices based on error rate analysis.", "DBLP authors": ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 2094892879, "PaperTitle": "dera yet another differential fault attack on cryptographic devices based on error rate analysis", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "Vibration-based secure side channel for medical devices.", "DBLP authors": ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 1970061687, "PaperTitle": "vibration based secure side channel for medical devices", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 58, "Affiliations": {"purdue university": 4.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Information leakage chaff: feeding red herrings to side channel attackers.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2015, "MAG papers": [{"PaperId": 2045897118, "PaperTitle": "information leakage chaff feeding red herrings to side channel attackers", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "TyTAN: tiny trust anchor for tiny devices.", "DBLP authors": ["Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "year": 2015, "MAG papers": [{"PaperId": 2075095478, "PaperTitle": "tytan tiny trust anchor for tiny devices", "Year": 2015, "CitationCount": 174, "EstimatedCitation": 216, "Affiliations": {"intel": 1.0, "technische universitat darmstadt": 4.0}}], "source": "ES"}, {"DBLP title": "Memory heat map: anomaly detection in real-time embedded systems using memory behavior.", "DBLP authors": ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "year": 2015, "MAG papers": [{"PaperId": 1979614237, "PaperTitle": "memory heat map anomaly detection in real time embedded systems using memory behavior", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 54, "Affiliations": {"ulsan national institute of science and technology": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Compacting privacy-preserving k-nearest neighbor search using logic synthesis.", "DBLP authors": ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "year": 2015, "MAG papers": [{"PaperId": 2010756295, "PaperTitle": "compacting privacy preserving k nearest neighbor search using logic synthesis", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"rice university": 3.0, "technische universitat darmstadt": 1.0}}], "source": "ES"}, {"DBLP title": "Battery lifetime-aware automotive climate control for electric vehicles.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2015, "MAG papers": [{"PaperId": 1981585039, "PaperTitle": "battery lifetime aware automotive climate control for electric vehicles", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 64, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Security analysis of automotive architectures using probabilistic model checking.", "DBLP authors": ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "year": 2015, "MAG papers": [{"PaperId": 1990879719, "PaperTitle": "security analysis of automotive architectures using probabilistic model checking", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"nanyang technological university": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Security aware network controllers for next generation automotive embedded systems.", "DBLP authors": ["Shanker Shreejith", "Suhaib A. Fahmy"], "year": 2015, "MAG papers": [{"PaperId": 2016802966, "PaperTitle": "security aware network controllers for next generation automotive embedded systems", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification.", "DBLP authors": ["Jaime Espinosa", "Carles Hern\u00e1ndez", "Jaume Abella", "David de Andr\u00e9s", "Juan-Carlos Ruiz-Garcia"], "year": 2015, "MAG papers": [{"PaperId": 2026833966, "PaperTitle": "analysis and rtl correlation of instruction set simulators for automotive microcontroller robustness verification", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"barcelona supercomputing center": 2.0, "polytechnic university of valencia": 3.0}}], "source": "ES"}, {"DBLP title": "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling.", "DBLP authors": ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "year": 2015, "MAG papers": [{"PaperId": 1963844289, "PaperTitle": "improving formal timing analysis of switched ethernet by exploiting fifo scheduling", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication.", "DBLP authors": ["Sebastian Kehr", "Eduardo Qui\u00f1ones", "Bert B\u00f6ddeker", "G\u00fcnter Sch\u00e4fer"], "year": 2015, "MAG papers": [{"PaperId": 1971214348, "PaperTitle": "parallel execution of autosar legacy applications on multicore ecus with timed implicit communication", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"technische universitat ilmenau": 1.0, "denso": 2.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Nautilus: fast automated IP design space search using guided genetic algorithms.", "DBLP authors": ["Michael K. Papamichael", "Peter A. Milder", "James C. Hoe"], "year": 2015, "MAG papers": [{"PaperId": 2013135502, "PaperTitle": "nautilus fast automated ip design space search using guided genetic algorithms", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"carnegie mellon university": 2.0, "stony brook university": 1.0}}], "source": "ES"}, {"DBLP title": "Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures.", "DBLP authors": ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2015, "MAG papers": [{"PaperId": 1966499573, "PaperTitle": "execution driven parallel simulation of pgas applications on heterogeneous tiled architectures", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Acceleration of control flows on reconfigurable architecture with a composite method.", "DBLP authors": ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2055469530, "PaperTitle": "acceleration of control flows on reconfigurable architecture with a composite method", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs.", "DBLP authors": ["Munish Jassi", "Daniel M\u00fcller-Gritschneder", "Ulf Schlichtmann"], "year": 2015, "MAG papers": [{"PaperId": 2019642625, "PaperTitle": "grip grammar based ip integration and packaging for acceleration rich soc designs", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 1968944276, "PaperTitle": "propram exploiting the transparent logic resources in non volatile memory for near data computing", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Trends in functional verification: a 2014 industry study.", "DBLP authors": ["Harry D. Foster"], "year": 2015, "MAG papers": [{"PaperId": 2012262513, "PaperTitle": "trends in functional verification a 2014 industry study", "Year": 2015, "CitationCount": 74, "EstimatedCitation": 109, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Verifying SystemC using stateful symbolic simulation.", "DBLP authors": ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "year": 2015, "MAG papers": [{"PaperId": 2053769757, "PaperTitle": "verifying systemc using stateful symbolic simulation", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "In-circuit temporal monitors for runtime verification of reconfigurable designs.", "DBLP authors": ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "year": 2015, "MAG papers": [{"PaperId": 2062232889, "PaperTitle": "in circuit temporal monitors for runtime verification of reconfigurable designs", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 2.0, "airbus group": 1.0}}], "source": "ES"}, {"DBLP title": "Sequential equivalence checking of clock-gated circuits.", "DBLP authors": ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "year": 2015, "MAG papers": [{"PaperId": 1993183930, "PaperTitle": "sequential equivalence checking of clock gated circuits", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california berkeley": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Verification of gate-level arithmetic circuits by function extraction.", "DBLP authors": ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andr\u00e9 Rossi"], "year": 2015, "MAG papers": [{"PaperId": 2000519336, "PaperTitle": "verification of gate level arithmetic circuits by function extraction", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 72, "Affiliations": {"university of massachusetts amherst": 4.0, "university of southern brittany": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles.", "DBLP authors": ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 2063922433, "PaperTitle": "hybrid quick error detection h qed accelerator validation and debug using high level synthesis principles", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of illinois at urbana champaign": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Security and privacy challenges in industrial internet of things.", "DBLP authors": ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "year": 2015, "MAG papers": [{"PaperId": 2065955975, "PaperTitle": "security and privacy challenges in industrial internet of things", "Year": 2015, "CitationCount": 528, "EstimatedCitation": 858, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Blocking unsafe behaviors in control systems through static and dynamic policy enforcement.", "DBLP authors": ["Stephen McLaughlin"], "year": 2015, "MAG papers": [{"PaperId": 2086998224, "PaperTitle": "blocking unsafe behaviors in control systems through static and dynamic policy enforcement", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Timing-aware control software design for automotive systems.", "DBLP authors": ["Dirk Ziegenbein", "Arne Hamann"], "year": 2015, "MAG papers": [{"PaperId": 1982295888, "PaperTitle": "timing aware control software design for automotive systems", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"bosch": 2.0}}], "source": "ES"}, {"DBLP title": "Compositional modeling and analysis of automotive feature product lines.", "DBLP authors": ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "year": 2015, "MAG papers": [{"PaperId": 2066304945, "PaperTitle": "compositional modeling and analysis of automotive feature product lines", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institute of technology bombay": 2.0}}], "source": "ES"}, {"DBLP title": "The challenge of interoperability: model-based integration for automotive control software.", "DBLP authors": ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shin'ichi Shiraishi"], "year": 2015, "MAG papers": [{"PaperId": 2045346064, "PaperTitle": "the challenge of interoperability model based integration for automotive control software", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"virginia tech": 2.0, "french institute for research in computer science and automation": 1.0, "toyota": 2.0}}], "source": "ES"}, {"DBLP title": "An introduction into fault-tolerant quantum computing.", "DBLP authors": ["Alexandru Paler", "Simon J. Devitt"], "year": 2015, "MAG papers": [{"PaperId": 1967819975, "PaperTitle": "an introduction into fault tolerant quantum computing", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ochanomizu university": 1.0, "university of passau": 1.0}}], "source": "ES"}, {"DBLP title": "Design automation challenges for scalable quantum architectures.", "DBLP authors": ["Ilia Polian", "Austin G. Fowler"], "year": 2015, "MAG papers": [{"PaperId": 1993495316, "PaperTitle": "design automation challenges for scalable quantum architectures", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california santa barbara": 1.0, "university of passau": 1.0}}], "source": "ES"}, {"DBLP title": "A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms.", "DBLP authors": ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "year": 2015, "MAG papers": [{"PaperId": 2060884995, "PaperTitle": "a control theoretic approach for energy efficient cpu gpu subsystem in mobile platforms", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"intel": 2.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks.", "DBLP authors": ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2015, "MAG papers": [{"PaperId": 1992097508, "PaperTitle": "opportunistic turbo execution in ntc exploiting the paradigm shift in performance bottlenecks", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Domain wall memory based digital signal processors for area and energy-efficiency.", "DBLP authors": ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "year": 2015, "MAG papers": [{"PaperId": 2092013464, "PaperTitle": "domain wall memory based digital signal processors for area and energy efficiency", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"korea university": 2.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification.", "DBLP authors": ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 1983314365, "PaperTitle": "datum dynamic tone mapping technique for oled display power saving based on video classification", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of pittsburgh": 2.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "RENO: a high-efficient reconfigurable neuromorphic computing accelerator design.", "DBLP authors": ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Joshua Yang"], "year": 2015, "MAG papers": [{"PaperId": 1980446076, "PaperTitle": "reno a high efficient reconfigurable neuromorphic computing accelerator design", "Year": 2015, "CitationCount": 107, "EstimatedCitation": 142, "Affiliations": {"air force research laboratory": 2.0, "san francisco state university": 1.0, "university of pittsburgh": 5.0, "tsinghua university": 2.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable-effort classifiers for energy-efficient machine learning.", "DBLP authors": ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "year": 2015, "MAG papers": [{"PaperId": 1998305460, "PaperTitle": "scalable effort classifiers for energy efficient machine learning", "Year": 2015, "CitationCount": 49, "EstimatedCitation": 81, "Affiliations": {"microsoft": 2.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router.", "DBLP authors": ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "year": 2015, "MAG papers": [{"PaperId": 2015362661, "PaperTitle": "evaluation of beol design rule impacts using an optimal ilp based detailed router", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "year": 2015, "MAG papers": [{"PaperId": 1989114448, "PaperTitle": "detailed routing for spacer is metal type self aligned double quadruple patterning lithography", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"iowa state university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias.", "DBLP authors": ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "year": 2015, "MAG papers": [{"PaperId": 1995865561, "PaperTitle": "mask assignment and synthesis of dsa mp hybrid lithography for sub 7nm contacts vias", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 58, "Affiliations": {"university of california los angeles": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "High performance dummy fill insertion with coupling and uniformity constraints.", "DBLP authors": ["Yibo Lin", "Bei Yu", "David Z. Pan"], "year": 2015, "MAG papers": [{"PaperId": 2005345785, "PaperTitle": "high performance dummy fill insertion with coupling and uniformity constraints", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "year": 2015, "MAG papers": [{"PaperId": 2052279563, "PaperTitle": "an efficient shift invariant rasterization algorithm for all angle mask patterns in ilt", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"iowa state university": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Effective model-based mask fracturing for mask cost reduction.", "DBLP authors": ["Abde Ali Kagalwalla", "Puneet Gupta"], "year": 2015, "MAG papers": [{"PaperId": 2030250909, "PaperTitle": "effective model based mask fracturing for mask cost reduction", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "HAFIX: hardware-assisted flow integrity extension.", "DBLP authors": ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "year": 2015, "MAG papers": [{"PaperId": 2004456327, "PaperTitle": "hafix hardware assisted flow integrity extension", "Year": 2015, "CitationCount": 122, "EstimatedCitation": 198, "Affiliations": {"technische universitat darmstadt": 4.0, "university of central florida": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Performance analysis of a memristive crossbar PUF design.", "DBLP authors": ["Garrett S. Rose", "Chauncey A. Meade"], "year": 2015, "MAG papers": [{"PaperId": 2012592686, "PaperTitle": "performance analysis of a memristive crossbar puf design", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of tennessee": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models.", "DBLP authors": ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "year": 2015, "MAG papers": [{"PaperId": 2060563393, "PaperTitle": "adaptive characterization and emulation of delay based physical unclonable functions using statistical models", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Self-correcting STTRAM under magnetic field attacks.", "DBLP authors": ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "year": 2015, "MAG papers": [{"PaperId": 1990719923, "PaperTitle": "self correcting sttram under magnetic field attacks", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"case western reserve university": 1.0, "university of south florida": 2.0, "korea university": 1.0}}], "source": "ES"}, {"DBLP title": "On using control signals for word-level identification in a gate-level netlist.", "DBLP authors": ["Edward Tashjian", "Azadeh Davoodi"], "year": 2015, "MAG papers": [{"PaperId": 2094229633, "PaperTitle": "on using control signals for word level identification in a gate level netlist", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient dynamic information flow tracking on a processor with core debug interface.", "DBLP authors": ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "year": 2015, "MAG papers": [{"PaperId": 1984435105, "PaperTitle": "efficient dynamic information flow tracking on a processor with core debug interface", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "What don't we know about CPS architectures?", "DBLP authors": ["Marilyn Wolf", "Eric Feron"], "year": 2015, "MAG papers": [{"PaperId": 1976097964, "PaperTitle": "what don t we know about cps architectures", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design tool chain for cyber-physical systems: lessons learned.", "DBLP authors": ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "year": 2015, "MAG papers": [{"PaperId": 2000127578, "PaperTitle": "design tool chain for cyber physical systems lessons learned", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"vanderbilt university": 4.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Models, abstractions, and architectures: the missing links in cyber-physical systems.", "DBLP authors": ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "year": 2015, "MAG papers": [{"PaperId": 2070489584, "PaperTitle": "models abstractions and architectures the missing links in cyber physical systems", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"carnegie mellon university": 1.0, "university of california irvine": 2.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications.", "DBLP authors": ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "year": 2015, "MAG papers": [{"PaperId": 1982643312, "PaperTitle": "vws a versatile warp scheduler for exploring diverse cache localities of gpgpu applications", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 3.0, "oklahoma state university stillwater": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting accelerator-rich CMPs: challenges and solutions.", "DBLP authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "year": 2015, "MAG papers": [{"PaperId": 2073144988, "PaperTitle": "revisiting accelerator rich cmps challenges and solutions", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "SuperNet: multimode interconnect architecture for manycore chips.", "DBLP authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2015, "MAG papers": [{"PaperId": 2044429207, "PaperTitle": "supernet multimode interconnect architecture for manycore chips", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of new south wales": 2.0, "google": 1.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A low latency generic accuracy configurable adder.", "DBLP authors": ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2035378788, "PaperTitle": "a low latency generic accuracy configurable adder", "Year": 2015, "CitationCount": 188, "EstimatedCitation": 289, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of the sciences": 2.0}}], "source": "ES"}, {"DBLP title": "A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction.", "DBLP authors": ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2147029945, "PaperTitle": "a 127 fps in full hd accelerator based on optimized akaze with efficiency and effectiveness for image feature extraction", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory.", "DBLP authors": ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "year": 2015, "MAG papers": [{"PaperId": 2014302282, "PaperTitle": "exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of pittsburgh": 4.0, "nanjing university": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding soft errors in uncore components.", "DBLP authors": ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "year": 2015, "MAG papers": [{"PaperId": 3102544202, "PaperTitle": "understanding soft errors in uncore components", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stanford university": 3.0, "ibm": 1.0}}, {"PaperId": 2063739815, "PaperTitle": "understanding soft errors in uncore components", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"stanford university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Interconnect reliability modeling and analysis for multi-branch interconnect trees.", "DBLP authors": ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2064704576, "PaperTitle": "interconnect reliability modeling and analysis for multi branch interconnect trees", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"mentor graphics": 1.0, "university of california riverside": 3.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM.", "DBLP authors": ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "year": 2015, "MAG papers": [{"PaperId": 2023083159, "PaperTitle": "design packaging and architectural policy co optimization for dc power integrity in 3d dram", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 3.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications.", "DBLP authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "year": 2015, "MAG papers": [{"PaperId": 2065087122, "PaperTitle": "tier partitioning for power delivery vs cooling tradeoff in 3d vlsi for mobile applications", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"qualcomm": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Novel power grid reduction method based on L1 regularization.", "DBLP authors": ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "year": 2015, "MAG papers": [{"PaperId": 2064285304, "PaperTitle": "novel power grid reduction method based on l1 regularization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "A statistical methodology for noise sensor placement and full-chip voltage map generation.", "DBLP authors": ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "year": 2015, "MAG papers": [{"PaperId": 2081746887, "PaperTitle": "a statistical methodology for noise sensor placement and full chip voltage map generation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 2.0, "shanghaitech university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Cloning your mind: security challenges in cognitive system designs and their solutions.", "DBLP authors": ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "year": 2015, "MAG papers": [{"PaperId": 2021950131, "PaperTitle": "cloning your mind security challenges in cognitive system designs and their solutions", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"air force research laboratory": 2.0, "university of pittsburgh": 4.0, "syracuse university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and verification for transportation system security.", "DBLP authors": ["Bowen Zheng", "Wenchao Li", "Peng Deng", "L\u00e9onard G\u00e9rard", "Qi Zhu", "Natarajan Shankar"], "year": 2015, "MAG papers": [{"PaperId": 2009220606, "PaperTitle": "design and verification for transportation system security", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california riverside": 3.0, "sri international": 3.0}}], "source": "ES"}, {"DBLP title": "Impact assessment of net metering on smart home cyberattack detection.", "DBLP authors": ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 1987221450, "PaperTitle": "impact assessment of net metering on smart home cyberattack detection", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"michigan technological university": 2.0, "missouri university of science and technology": 2.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context.", "DBLP authors": ["Bernhard Sch\u00e4tz", "Sebastian Voss", "Sergey Zverlov"], "year": 2015, "MAG papers": [{"PaperId": 2015846127, "PaperTitle": "automating design space exploration optimal deployment of automotive sw components in an iso26262 context", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI.", "DBLP authors": ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2015, "MAG papers": [{"PaperId": 1967922496, "PaperTitle": "energy efficient non volatile tcam search engine design using priority decision in memory technology for dpi", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chiao tung university": 5.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "EnAAM: energy-efficient anti-aging for on-chip video memories.", "DBLP authors": ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun T\u00fcfek", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2071543005, "PaperTitle": "enaam energy efficient anti aging for on chip video memories", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Mitigating the impact of faults in unreliable memories for error-resilient applications.", "DBLP authors": ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "year": 2015, "MAG papers": [{"PaperId": 2057168175, "PaperTitle": "mitigating the impact of faults in unreliable memories for error resilient applications", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "queen s university belfast": 1.0}}], "source": "ES"}, {"DBLP title": "A STT-RAM-based low-power hybrid register file for GPGPUs.", "DBLP authors": ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2000553861, "PaperTitle": "a stt ram based low power hybrid register file for gpgpus", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tsinghua university": 4.0, "university of chicago": 1.0, "peking university": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Joint precision optimization and high level synthesis for approximate computing.", "DBLP authors": ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2015, "MAG papers": [{"PaperId": 1986192284, "PaperTitle": "joint precision optimization and high level synthesis for approximate computing", "Year": 2015, "CitationCount": 78, "EstimatedCitation": 108, "Affiliations": {"texas a m university": 3.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units.", "DBLP authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "year": 2015, "MAG papers": [{"PaperId": 2032509816, "PaperTitle": "b hive a bit level history based error model with value correlation for voltage scaled integer and floating point units", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"northwestern university": 4.0, "ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms.", "DBLP authors": ["YoungHoon Jung", "Luca P. Carloni"], "year": 2015, "MAG papers": [{"PaperId": 1965366236, "PaperTitle": "\u03c3vp host gpu multiplexing for efficient simulation of multiple embedded gpus on virtual platforms", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications.", "DBLP authors": ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "year": 2015, "MAG papers": [{"PaperId": 2067224884, "PaperTitle": "hars a heterogeneity aware runtime system for self adaptive multithreaded applications", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating real-time embedded scene labeling with convolutional networks.", "DBLP authors": ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2091902424, "PaperTitle": "accelerating real time embedded scene labeling with convolutional networks", "Year": 2015, "CitationCount": 93, "EstimatedCitation": 117, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.", "DBLP authors": ["Santanu Sarma", "Tiago M\u00fcck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "year": 2015, "MAG papers": [{"PaperId": 2026376673, "PaperTitle": "smartbalance a sensing driven linux load balancer for energy efficiency of heterogeneous mpsocs", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california irvine": 5.0}}], "source": "ES"}, {"DBLP title": "Optimizing stream program performance on CGRA-based systems.", "DBLP authors": ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "year": 2015, "MAG papers": [{"PaperId": 1980543047, "PaperTitle": "optimizing stream program performance on cgra based systems", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Detecting hardware trojans using backside optical imaging of embedded watermarks.", "DBLP authors": ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim \u00dcnl\u00fc", "Ajay Joshi"], "year": 2015, "MAG papers": [{"PaperId": 2093137120, "PaperTitle": "detecting hardware trojans using backside optical imaging of embedded watermarks", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"boston university": 8.0}}], "source": "ES"}, {"DBLP title": "Detecting malicious modifications of data in third-party intellectual property cores.", "DBLP authors": ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "year": 2015, "MAG papers": [{"PaperId": 2021949528, "PaperTitle": "detecting malicious modifications of data in third party intellectual property cores", "Year": 2015, "CitationCount": 73, "EstimatedCitation": 109, "Affiliations": {"new york university": 2.0}}], "source": "ES"}, {"DBLP title": "A practical circuit fingerprinting method utilizing observability don't care conditions.", "DBLP authors": ["Carson Dunbar", "Gang Qu"], "year": 2015, "MAG papers": [{"PaperId": 2024105392, "PaperTitle": "a practical circuit fingerprinting method utilizing observability don t care conditions", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Investigation of obfuscation-based anti-reverse engineering for printed circuit boards.", "DBLP authors": ["Zimu Guo", "Mark M. Tehranipoor", "Domenic Forte", "Jia Di"], "year": 2015, "MAG papers": [{"PaperId": 2020617455, "PaperTitle": "investigation of obfuscation based anti reverse engineering for printed circuit boards", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of connecticut": 3.0, "university of arkansas": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks.", "DBLP authors": ["Weize Yu", "Orhun Aras Uzun", "Sel\u00e7uk K\u00f6se"], "year": 2015, "MAG papers": [{"PaperId": 2020871648, "PaperTitle": "leveraging on chip voltage regulators as a countermeasure against side channel attacks", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 57, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Highly efficient entropy extraction for true random number generators on FPGAs.", "DBLP authors": ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2009344618, "PaperTitle": "highly efficient entropy extraction for true random number generators on fpgas", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Design & verification of automotive SoC firmware.", "DBLP authors": ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "year": 2015, "MAG papers": [{"PaperId": 2057586672, "PaperTitle": "design verification of automotive soc firmware", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"infineon technologies": 3.0}}], "source": "ES"}, {"DBLP title": "Model-based testing of automotive software: some challenges and solutions.", "DBLP authors": ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "year": 2015, "MAG papers": [{"PaperId": 2067689875, "PaperTitle": "model based testing of automotive software some challenges and solutions", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "New trends in dark silicon.", "DBLP authors": ["J\u00f6rg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "year": 2015, "MAG papers": [{"PaperId": 1980072970, "PaperTitle": "new trends in dark silicon", "Year": 2015, "CitationCount": 77, "EstimatedCitation": 109, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Approximate computing and the quest for computing efficiency.", "DBLP authors": ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2030922317, "PaperTitle": "approximate computing and the quest for computing efficiency", "Year": 2015, "CitationCount": 146, "EstimatedCitation": 225, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Core vs. uncore: the heart of darkness.", "DBLP authors": ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "year": 2015, "MAG papers": [{"PaperId": 1979596095, "PaperTitle": "core vs uncore the heart of darkness", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 83, "Affiliations": {"university of california santa barbara": 3.0, "university of california santa cruz": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "A generic representation of CCSL time constraints for UML/MARTE models.", "DBLP authors": ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2015, "MAG papers": [{"PaperId": 2081260576, "PaperTitle": "a generic representation of ccsl time constraints for uml marte models", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of bremen": 5.0}}], "source": "ES"}, {"DBLP title": "Improving worst-case cache performance through selective bypassing and register-indexed cache.", "DBLP authors": ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2044905920, "PaperTitle": "improving worst case cache performance through selective bypassing and register indexed cache", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "PACO: fast average-performance estimation for time-randomized caches.", "DBLP authors": ["Suzana Milutinovic", "Eduardo Qui\u00f1ones", "Jaume Abella", "Francisco J. Cazorla"], "year": 2015, "MAG papers": [{"PaperId": 2000829182, "PaperTitle": "paco fast average performance estimation for time randomized caches", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"spanish national research council": 1.0, "polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Increasing confidence on measurement-based contention bounds for real-time round-robin buses.", "DBLP authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Qui\u00f1ones", "Tullio Vardanega", "Francisco J. Cazorla"], "year": 2015, "MAG papers": [{"PaperId": 1973185854, "PaperTitle": "increasing confidence on measurement based contention bounds for real time round robin buses", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"polytechnic university of catalonia": 2.0, "spanish national research council": 1.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration.", "DBLP authors": ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2048865440, "PaperTitle": "deadline aware task scheduling for solar powered nonvolatile sensor nodes with global energy migration", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"tsinghua university": 6.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient design space exploration of embedded platforms.", "DBLP authors": ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "year": 2015, "MAG papers": [{"PaperId": 2048130951, "PaperTitle": "efficient design space exploration of embedded platforms", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.", "DBLP authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2015, "MAG papers": [{"PaperId": 2062762598, "PaperTitle": "one pass logic synthesis for graphene based pass xnor logic circuits", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions.", "DBLP authors": ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "year": 2015, "MAG papers": [{"PaperId": 1972928733, "PaperTitle": "osfa a new paradigm of gate sizing for power performance optimizations under multiple operating conditions", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable sequence-constrained retention register minimization in power gating design.", "DBLP authors": ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2059645060, "PaperTitle": "scalable sequence constrained retention register minimization in power gating design", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Equivalence among stochastic logic circuits and its application.", "DBLP authors": ["Te-Hsuan Chen", "John P. Hayes"], "year": 2015, "MAG papers": [{"PaperId": 2011812901, "PaperTitle": "equivalence among stochastic logic circuits and its application", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Randomness meets feedback: stochastic implementation of logistic map dynamical system.", "DBLP authors": ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "year": 2015, "MAG papers": [{"PaperId": 2014641782, "PaperTitle": "randomness meets feedback stochastic implementation of logistic map dynamical system", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC.", "DBLP authors": ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "year": 2015, "MAG papers": [{"PaperId": 2063728036, "PaperTitle": "a cross layer design exploration of charge recycled power delivery in many layer 3d ic", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of virginia": 5.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation.", "DBLP authors": ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 1976719561, "PaperTitle": "optimal control of pevs for energy cost minimization and frequency regulation in the smart grid accounting for battery state of health degradation", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southern california": 5.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating battery aging on mobile devices.", "DBLP authors": ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "year": 2015, "MAG papers": [{"PaperId": 1983017669, "PaperTitle": "evaluating battery aging on mobile devices", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Design for low test pattern counts.", "DBLP authors": ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "year": 2015, "MAG papers": [{"PaperId": 2060568940, "PaperTitle": "design for low test pattern counts", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"broadcom": 2.0, "mentor graphics": 3.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Generation of close-to-functional broadside tests with equal primary input vectors.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 2249907605, "PaperTitle": "generation of close to functional broadside tests with equal primary input vectors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2055017435, "PaperTitle": "generation of close to functional broadside tests with equal primary input vectors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Nanowire-aware routing considering high cut mask complexity.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2015, "MAG papers": [{"PaperId": 1966027043, "PaperTitle": "nanowire aware routing considering high cut mask complexity", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing data placement for reducing shift operations on domain wall memories.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2017198297, "PaperTitle": "optimizing data placement for reducing shift operations on domain wall memories", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"chongqing university": 3.0, "chinese ministry of education": 2.0}}], "source": "ES"}, {"DBLP title": "A SPICE model of flexible transition metal dichalcogenide field-effect transistors.", "DBLP authors": ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 2142384598, "PaperTitle": "a spice model of flexible transition metal dichalcogenide field effect transistors", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2015, "MAG papers": [{"PaperId": 2064053341, "PaperTitle": "reliability aware synthesis for flow based microfluidic biochips by dynamic device mapping", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat munchen": 3.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips.", "DBLP authors": ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "year": 2015, "MAG papers": [{"PaperId": 2083068121, "PaperTitle": "pacor practical control layer routing flow with length matching constraint for flow based microfluidic biochips", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"national chiao tung university": 1.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design.", "DBLP authors": ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "year": 2015, "MAG papers": [{"PaperId": 2036496017, "PaperTitle": "monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust sram design", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 3.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "SoC security architecture: current practices and emerging needs.", "DBLP authors": ["Eric Peeters"], "year": 2015, "MAG papers": [{"PaperId": 2005126871, "PaperTitle": "soc security architecture current practices and emerging needs", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Pre-silicon security verification and validation: a formal perspective.", "DBLP authors": ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "year": 2015, "MAG papers": [{"PaperId": 2123596153, "PaperTitle": "pre silicon security verification and validation a formal perspective", "Year": 2015, "CitationCount": 55, "EstimatedCitation": 67, "Affiliations": {"university of florida": 2.0, "university of central florida": 3.0}}], "source": "ES"}, {"DBLP title": "Correctness and security at odds: post-silicon validation of modern SoC designs.", "DBLP authors": ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "year": 2015, "MAG papers": [{"PaperId": 1978154263, "PaperTitle": "correctness and security at odds post silicon validation of modern soc designs", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"case western reserve university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "year": 2015, "MAG papers": [{"PaperId": 2090829975, "PaperTitle": "joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kaist": 1.0, "university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Formal methods for semi-autonomous driving.", "DBLP authors": ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "year": 2015, "MAG papers": [{"PaperId": 2017070213, "PaperTitle": "formal methods for semi autonomous driving", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Integrated power management in IoT devices under wide dynamic ranges of operation.", "DBLP authors": ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "year": 2015, "MAG papers": [{"PaperId": 1969948533, "PaperTitle": "integrated power management in iot devices under wide dynamic ranges of operation", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Ambient energy harvesting nonvolatile processors: from circuit to system.", "DBLP authors": ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2019240782, "PaperTitle": "ambient energy harvesting nonvolatile processors from circuit to system", "Year": 2015, "CitationCount": 92, "EstimatedCitation": 123, "Affiliations": {"pennsylvania state university": 3.0, "university of california santa barbara": 2.0, "tsinghua university": 6.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling.", "DBLP authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "year": 2015, "MAG papers": [{"PaperId": 2042583824, "PaperTitle": "elasticcore enabling dynamic heterogeneity with joint core and voltage frequency scaling", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"george mason university": 3.0, "drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters.", "DBLP authors": ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2077976758, "PaperTitle": "task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california san diego": 2.0, "university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Including variability of physical models into the design automation of cyber-physical systems.", "DBLP authors": ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "year": 2015, "MAG papers": [{"PaperId": 2090770102, "PaperTitle": "including variability of physical models into the design automation of cyber physical systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "year": 2015, "MAG papers": [{"PaperId": 2148440649, "PaperTitle": "pass priority assignment of real time tasks with dynamic suspending behavior under fixed priority scheduling", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of texas at dallas": 2.0, "technical university of dortmund": 2.0}}], "source": "ES"}, {"DBLP title": "Resource usage templates and signatures for COTS multicore processors.", "DBLP authors": ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Qui\u00f1ones", "Tullio Vardanega", "Francisco J. Cazorla"], "year": 2015, "MAG papers": [{"PaperId": 2053593948, "PaperTitle": "resource usage templates and signatures for cots multicore processors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 2.0, "university of padua": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems.", "DBLP authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2015, "MAG papers": [{"PaperId": 1993957097, "PaperTitle": "dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Area-efficient pipelining for FPGA-targeted high-level synthesis.", "DBLP authors": ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2107750539, "PaperTitle": "area efficient pipelining for fpga targeted high level synthesis", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "CMOST: a system-level FPGA compilation framework.", "DBLP authors": ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "year": 2015, "MAG papers": [{"PaperId": 1967996906, "PaperTitle": "cmost a system level fpga compilation framework", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Avoiding transitional effects in dynamic circuit specialisation on FPGAs.", "DBLP authors": ["Karel Heyse", "Dirk Stroobandt"], "year": 2015, "MAG papers": [{"PaperId": 2089877521, "PaperTitle": "avoiding transitional effects in dynamic circuit specialisation on fpgas", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient memory partitioning for parallel data access in multidimensional arrays.", "DBLP authors": ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2058625399, "PaperTitle": "efficient memory partitioning for parallel data access in multidimensional arrays", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths.", "DBLP authors": ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 2041926450, "PaperTitle": "high level synthesis of error detecting cores through low cost modulo 3 shadow datapaths", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of illinois at urbana champaign": 3.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Physically aware high level synthesis design flow.", "DBLP authors": ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "year": 2015, "MAG papers": [{"PaperId": 1980040075, "PaperTitle": "physically aware high level synthesis design flow", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "An algorithmic framework for efficient large-scale circuit simulation using exponential integrators.", "DBLP authors": ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "year": 2015, "MAG papers": [{"PaperId": 3098015446, "PaperTitle": "an algorithmic framework for efficient large scale circuit simulation using exponential integrators", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 4.0, "tsinghua university": 1.0}}, {"PaperId": 1989816530, "PaperTitle": "an algorithmic framework for efficient large scale circuit simulation using exponential integrators", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 4.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Variation aware cross-talk aggressor alignment by mixed integer linear programming.", "DBLP authors": ["Vladimir Zolotov", "Peter Feldmann"], "year": 2015, "MAG papers": [{"PaperId": 1983097948, "PaperTitle": "variation aware cross talk aggressor alignment by mixed integer linear programming", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"d e shaw research": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "TA-FTA: transition-aware functional timing analysis with a four-valued encoding.", "DBLP authors": ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "year": 2015, "MAG papers": [{"PaperId": 2009515317, "PaperTitle": "ta fta transition aware functional timing analysis with a four valued encoding", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for statistical timing yield optimization.", "DBLP authors": ["S. Ramprasath", "Vinita Vasudevan"], "year": 2015, "MAG papers": [{"PaperId": 1972794653, "PaperTitle": "an efficient algorithm for statistical timing yield optimization", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Criticality-dependency-aware timing characterization and analysis.", "DBLP authors": ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2020300720, "PaperTitle": "criticality dependency aware timing characterization and analysis", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chiao tung university": 2.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "A timing graph based approach to mode merging.", "DBLP authors": ["Subramanyam Sripada", "Murthy Palla"], "year": 2015, "MAG papers": [{"PaperId": 1973994521, "PaperTitle": "a timing graph based approach to mode merging", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "year": 2015, "MAG papers": [{"PaperId": 1970441097, "PaperTitle": "efficient multivariate moment estimation via bayesian model fusion for analog and mixed signal circuits", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process.", "DBLP authors": ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "year": 2015, "MAG papers": [{"PaperId": 2079859047, "PaperTitle": "mtunes efficient post silicon tuning of mixed signal rf integrated circuits based on markov decision process", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Towards enhancing analog circuits sizing using SMT-based techniques.", "DBLP authors": ["Ons Lahiouel", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2015, "MAG papers": [{"PaperId": 2046981406, "PaperTitle": "towards enhancing analog circuits sizing using smt based techniques", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"concordia university": 3.0}}], "source": "ES"}, {"DBLP title": "Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming.", "DBLP authors": ["Hafiz ul Asad", "Kevin D. Jones"], "year": 2015, "MAG papers": [{"PaperId": 1981532948, "PaperTitle": "verifying inevitability of phase locking in a charge pump phase lock loop using sum of squares programming", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"city university london": 1.0, "university of plymouth": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive compressed sensing architecture in wireless brain-computer interface.", "DBLP authors": ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "year": 2015, "MAG papers": [{"PaperId": 2050998773, "PaperTitle": "adaptive compressed sensing architecture in wireless brain computer interface", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university at buffalo": 3.0, "binghamton university": 1.0}}], "source": "ES"}, {"DBLP title": "A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space.", "DBLP authors": ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "year": 2015, "MAG papers": [{"PaperId": 2167482232, "PaperTitle": "a low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub optimal feature space", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "The SIMON and SPECK lightweight block ciphers.", "DBLP authors": ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "year": 2015, "MAG papers": [{"PaperId": 2087928947, "PaperTitle": "the simon and speck lightweight block ciphers", "Year": 2015, "CitationCount": 262, "EstimatedCitation": 388, "Affiliations": {"national security agency": 6.0}}], "source": "ES"}, {"DBLP title": "EM attack sensor: concept, circuit, and design-automation methodology.", "DBLP authors": ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "year": 2015, "MAG papers": [{"PaperId": 2023895129, "PaperTitle": "em attack sensor concept circuit and design automation methodology", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tohoku university": 3.0, "kobe university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and integration challenges of building security hardware IP.", "DBLP authors": ["Megan Wachs", "Daniel Ip"], "year": 2015, "MAG papers": [{"PaperId": 2043025408, "PaperTitle": "design and integration challenges of building security hardware ip", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cryptography research": 2.0}}], "source": "ES"}, {"DBLP title": "Achieving power and reliability sign-off for automotive semiconductor designs.", "DBLP authors": ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "year": 2015, "MAG papers": [{"PaperId": 1973599618, "PaperTitle": "achieving power and reliability sign off for automotive semiconductor designs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"techno india": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips.", "DBLP authors": ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2029430245, "PaperTitle": "thermal constrained resource management for mixed ilp tlp workloads in dark silicon chips", "Year": 2015, "CitationCount": 57, "EstimatedCitation": 71, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Hayat: harnessing dark silicon and variability for aging deceleration and balancing.", "DBLP authors": ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2082973036, "PaperTitle": "hayat harnessing dark silicon and variability for aging deceleration and balancing", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 76, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Network footprint reduction through data access and computation placement in NoC-based manycores.", "DBLP authors": ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "year": 2015, "MAG papers": [{"PaperId": 2063124562, "PaperTitle": "network footprint reduction through data access and computation placement in noc based manycores", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Designing time partitions for real-time hypervisor with sufficient temporal independence.", "DBLP authors": ["Matthias Beckert", "Rolf Ernst"], "year": 2015, "MAG papers": [{"PaperId": 2052991743, "PaperTitle": "designing time partitions for real time hypervisor with sufficient temporal independence", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Compiler directed automatic stack trimming for efficient non-volatile processors.", "DBLP authors": ["Qing'an Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2031298884, "PaperTitle": "compiler directed automatic stack trimming for efficient non volatile processors", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"wuhan university": 2.0, "oklahoma state university stillwater": 1.0, "city university of hong kong": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor.", "DBLP authors": ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2030425718, "PaperTitle": "fixing the broken time machine consistency aware checkpointing for energy harvesting powered non volatile processor", "Year": 2015, "CitationCount": 61, "EstimatedCitation": 81, "Affiliations": {"tsinghua university": 1.0, "oklahoma state university stillwater": 3.0, "city university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems.", "DBLP authors": ["Lengfei Han", "Zhuo Feng"], "year": 2015, "MAG papers": [{"PaperId": 2019736706, "PaperTitle": "transient simulation guided graph sparsification approach to scalable harmonic balance hb analysis of post layout rf circuits leveraging heterogeneous cpu gpu computing systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel circuit simulation using the direct method on a heterogeneous cloud.", "DBLP authors": ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "year": 2015, "MAG papers": [{"PaperId": 2006785118, "PaperTitle": "parallel circuit simulation using the direct method on a heterogeneous cloud", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.", "DBLP authors": ["Vinita Vasudevan", "M. Ramakrishna"], "year": 2015, "MAG papers": [{"PaperId": 2058461712, "PaperTitle": "an efficient algorithm for frequency weighted balanced truncation of vlsi interconnects in descriptor form", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Design tools for oscillator-based computing systems.", "DBLP authors": ["Tianshi Wang", "Jaijeet Roychowdhury"], "year": 2015, "MAG papers": [{"PaperId": 1974888746, "PaperTitle": "design tools for oscillator based computing systems", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Layout-dependent-effects-aware analytical analog placement.", "DBLP authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "year": 2015, "MAG papers": [{"PaperId": 2074346254, "PaperTitle": "layout dependent effects aware analytical analog placement", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 4.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography.", "DBLP authors": ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "year": 2015, "MAG papers": [{"PaperId": 2033617337, "PaperTitle": "cutting structure aware analog placement based on self aligned double patterning with e beam lithography", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes.", "DBLP authors": ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "year": 2015, "MAG papers": [{"PaperId": 2005669634, "PaperTitle": "to collect or not to collect just in time garbage collection for high performance ssds with long lifetimes", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"seoul national university": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving SLC performance with MLC flash memory.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "year": 2015, "MAG papers": [{"PaperId": 2094071473, "PaperTitle": "achieving slc performance with mlc flash memory", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2015, "MAG papers": [{"PaperId": 2041055248, "PaperTitle": "virtual flash chips rethinking the layer design of flash devices to improve data recoverability", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "FlexLevel: a novel NAND flash storage system design for LDPC latency reduction.", "DBLP authors": ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "year": 2015, "MAG papers": [{"PaperId": 2006637270, "PaperTitle": "flexlevel a novel nand flash storage system design for ldpc latency reduction", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"oklahoma state university stillwater": 1.0, "northwestern polytechnical university": 1.0, "university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Approximate storage for energy efficient spintronic memories.", "DBLP authors": ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2003777196, "PaperTitle": "approximate storage for energy efficient spintronic memories", "Year": 2015, "CitationCount": 56, "EstimatedCitation": 88, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "A synthesis methodology for application-specific logic-in-memory designs.", "DBLP authors": ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "year": 2015, "MAG papers": [{"PaperId": 2088039427, "PaperTitle": "a synthesis methodology for application specific logic in memory designs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "Pushing multiple patterning in sub-10nm: are we ready?", "DBLP authors": ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "year": 2015, "MAG papers": [{"PaperId": 1996055445, "PaperTitle": "pushing multiple patterning in sub 10nm are we ready", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of texas at austin": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "EUV and e-beam manufacturability: challenges and solutions.", "DBLP authors": ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "year": 2015, "MAG papers": [{"PaperId": 2063642376, "PaperTitle": "euv and e beam manufacturability challenges and solutions", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsmc": 1.0, "national taiwan university": 1.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Layout optimization and template pattern verification for directed self-assembly (DSA).", "DBLP authors": ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "year": 2015, "MAG papers": [{"PaperId": 1981710278, "PaperTitle": "layout optimization and template pattern verification for directed self assembly dsa", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 3.0, "stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual to the (near) end: using virtual platforms for continuous integration.", "DBLP authors": ["Jakob Engblom"], "year": 2015, "MAG papers": [{"PaperId": 1970122721, "PaperTitle": "virtual to the near end using virtual platforms for continuous integration", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"wind river systems": 1.0}}], "source": "ES"}, {"DBLP title": "Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs.", "DBLP authors": ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "year": 2015, "MAG papers": [{"PaperId": 1979022228, "PaperTitle": "power performance modelling of mobile gaming workloads on heterogeneous mpsocs", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 79, "Affiliations": {"national university of singapore": 3.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An Analysis of Accelerator Coupling in Heterogeneous Architectures.", "DBLP authors": ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "year": 2015, "MAG papers": [{"PaperId": 2019254738, "PaperTitle": "an analysis of accelerator coupling in heterogeneous architectures", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 68, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", "DBLP authors": ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "year": 2015, "MAG papers": [{"PaperId": 2046044884, "PaperTitle": "a lightweight early arbitration method for low latency asynchronous 2d mesh noc s", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}]