Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Feb 16 11:31:45 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 30 -input_pins -name timing_3 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.745        0.000                      0                   40        0.125        0.000                      0                   40       19.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.745        0.000                      0                   40        0.125        0.000                      0                   40       19.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b5__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b5__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b5__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[10]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[10]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g1_b4__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 f  g1_b4__119/O
                         net (fo=1, unplaced)         0.902    39.803    g1_b4__119_n_0
                                                                      f  aes_encrypt_instance/out[11]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    39.927 r  aes_encrypt_instance/out[11]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/out0[116]
                         FDRE                                         r  aes_encrypt_instance/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[11]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[11]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b3__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b3__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b3__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[12]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[12]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g1_b2__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 f  g1_b2__119/O
                         net (fo=1, unplaced)         0.902    39.803    g1_b2__119_n_0
                                                                      f  aes_encrypt_instance/out[13]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    39.927 r  aes_encrypt_instance/out[13]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/out0[114]
                         FDRE                                         r  aes_encrypt_instance/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[13]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[13]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b1__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b1__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b1__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[14]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[14]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b0__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b0__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b0__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[15]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[15]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b7__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b7__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b7__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[8]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[8]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[8]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[8]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[8]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.927ns  (logic 6.473ns (16.629%)  route 32.454ns (83.371%))
  Logic Levels:           39  (IBUF=1 LUT2=7 LUT5=2 LUT6=28 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  g0_b0__44_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  g0_b0__44_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    g0_b0__44_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__44_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__44_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[17]
                                                                      r  g2_b7__44/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__44/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__44_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__93/g0_b0__55_i_8/O
                         net (fo=11, unplaced)        1.157    17.674    aes_encrypt_instance/p_7_in318_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__56_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  aes_encrypt_instance/g0_b0__56_i_8/O
                         net (fo=1, unplaced)         0.449    18.247    aes_encrypt_instance/g0_b0__56_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__56_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.371 r  aes_encrypt_instance/g0_b0__56_i_2/O
                         net (fo=32, unplaced)        0.973    19.344    aes_encrypt_instance/SBOX38_out[49]
                                                                      r  g2_b7__56/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.468 r  g2_b7__56/O
                         net (fo=1, unplaced)         0.902    20.370    g2_b7__56_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.494 r  aes_encrypt_instance/SBOX_inferred__105/g0_b0__67_i_8/O
                         net (fo=11, unplaced)        1.157    21.651    aes_encrypt_instance/p_16_in270_in[7]
                                                                      r  g0_b0__68_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.775 r  g0_b0__68_i_8/O
                         net (fo=1, unplaced)         0.449    22.224    g0_b0__68_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__68_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.348 r  aes_encrypt_instance/g0_b0__68_i_2/O
                         net (fo=32, unplaced)        0.973    23.321    aes_encrypt_instance/SBOX311_out[81]
                                                                      r  g2_b7__68/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  g2_b7__68/O
                         net (fo=1, unplaced)         0.902    24.347    g2_b7__68_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.471 r  aes_encrypt_instance/SBOX_inferred__117/g0_b0__79_i_8/O
                         net (fo=11, unplaced)        1.157    25.628    aes_encrypt_instance/p_25_in222_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__80_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  aes_encrypt_instance/g0_b0__80_i_8/O
                         net (fo=1, unplaced)         0.449    26.201    aes_encrypt_instance/g0_b0__80_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__80_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.325 r  aes_encrypt_instance/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973    27.298    aes_encrypt_instance/SBOX314_out[113]
                                                                      r  g2_b7__80/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.422 r  g2_b7__80/O
                         net (fo=1, unplaced)         0.902    28.324    g2_b7__80_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.448 r  aes_encrypt_instance/SBOX_inferred__129/g0_b0__107_i_8/O
                         net (fo=11, unplaced)        1.157    29.605    aes_encrypt_instance/p_0_in110_in[7]
                                                                      r  g0_b0__108_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.729 r  g0_b0__108_i_8/O
                         net (fo=1, unplaced)         0.449    30.178    g0_b0__108_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__108_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.302 r  aes_encrypt_instance/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973    31.275    aes_encrypt_instance/SBOX317_out[17]
                                                                      r  g2_b7__108/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.399 r  g2_b7__108/O
                         net (fo=1, unplaced)         0.902    32.301    g2_b7__108_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  aes_encrypt_instance/SBOX_inferred__157/g0_b0__115_i_8/O
                         net (fo=5, unplaced)         1.139    33.564    aes_encrypt_instance/p_7_in62_in[7]
                                                                      r  g0_b0__115_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.688 r  g0_b0__115_i_13/O
                         net (fo=1, unplaced)         0.449    34.137    g0_b0__115_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__115_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.261 r  aes_encrypt_instance/g0_b0__115_i_2/O
                         net (fo=32, unplaced)        0.973    35.234    aes_encrypt_instance/SBOX320_out[49]
                                                                      r  g3_b0__115/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.358 r  g3_b0__115/O
                         net (fo=1, unplaced)         0.000    35.358    g3_b0__115_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245    35.603 r  aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48/O
                         net (fo=1, unplaced)         0.905    36.508    aes_encrypt_instance/SBOX_inferred__164/g0_b0__119_i_48_n_0
                                                                      r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    36.806 r  aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13/O
                         net (fo=1, unplaced)         0.665    37.471    aes_encrypt_instance/gf_table_2_inferred__119/g0_b0__119_i_13_n_0
                                                                      r  aes_encrypt_instance/g0_b0__119_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    37.595 r  aes_encrypt_instance/g0_b0__119_i_2/O
                         net (fo=32, unplaced)        1.182    38.777    aes_encrypt_instance/SBOX323_out[81]
                                                                      r  g2_b6__119/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.901 r  g2_b6__119/O
                         net (fo=1, unplaced)         0.902    39.803    g2_b6__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.927 r  aes_encrypt_instance/SBOX_inferred__168/out[9]_i_1/O
                         net (fo=1, unplaced)         0.000    39.927    aes_encrypt_instance/SBOX_inferred__168/out[9]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[9]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[9]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g1_b7__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 f  g1_b7__120/O
                         net (fo=1, unplaced)         0.902    39.574    g1_b7__120_n_0
                                                                      f  aes_encrypt_instance/out[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    39.698 r  aes_encrypt_instance/out[0]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/out0[127]
                         FDRE                                         r  aes_encrypt_instance/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[0]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g1_b6__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 f  g1_b6__120/O
                         net (fo=1, unplaced)         0.902    39.574    g1_b6__120_n_0
                                                                      f  aes_encrypt_instance/out[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    39.698 r  aes_encrypt_instance/out[1]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/out0[126]
                         FDRE                                         r  aes_encrypt_instance/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[1]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g2_b5__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 r  g2_b5__120/O
                         net (fo=1, unplaced)         0.902    39.574    g2_b5__120_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__169/out[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.698 r  aes_encrypt_instance/SBOX_inferred__169/out[2]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/SBOX_inferred__169/out[2]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[2]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g1_b4__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 f  g1_b4__120/O
                         net (fo=1, unplaced)         0.902    39.574    g1_b4__120_n_0
                                                                      f  aes_encrypt_instance/out[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    39.698 r  aes_encrypt_instance/out[3]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/out0[124]
                         FDRE                                         r  aes_encrypt_instance/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[3]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g2_b3__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 r  g2_b3__120/O
                         net (fo=1, unplaced)         0.902    39.574    g2_b3__120_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__169/out[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.698 r  aes_encrypt_instance/SBOX_inferred__169/out[4]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/SBOX_inferred__169/out[4]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[4]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g2_b2__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 r  g2_b2__120/O
                         net (fo=1, unplaced)         0.902    39.574    g2_b2__120_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__169/out[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.698 r  aes_encrypt_instance/SBOX_inferred__169/out[5]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/SBOX_inferred__169/out[5]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[5]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[5]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g2_b1__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 r  g2_b1__120/O
                         net (fo=1, unplaced)         0.902    39.574    g2_b1__120_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__169/out[6]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.698 r  aes_encrypt_instance/SBOX_inferred__169/out[6]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/SBOX_inferred__169/out[6]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[6]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[6]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 sw[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.698ns  (logic 6.054ns (15.644%)  route 32.644ns (84.356%))
  Logic Levels:           38  (IBUF=1 LUT2=7 LUT5=1 LUT6=29)
  Input Delay:            1.000ns
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     1.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     2.466 r  sw_IBUF[5]_inst/O
                         net (fo=192, unplaced)       0.800     3.266    sw_IBUF[5]
                                                                      r  g2_b7__134/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.390 r  g2_b7__134/O
                         net (fo=2, unplaced)         0.913     4.303    g2_b7__134_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  aes_encrypt_instance/SBOX_inferred__32/g0_b0_i_8/O
                         net (fo=11, unplaced)        0.948     5.375    aes_encrypt_instance/p_28_in549_in[7]
                                                                      r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.499 r  aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7/O
                         net (fo=1, unplaced)         0.902     6.401    aes_encrypt_instance/gf_table_3_inferred__11/g0_b0__2_i_7_n_0
                                                                      r  g0_b0__2_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.525 r  g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182     7.707    g0_b0__2_i_2_n_0
                                                                      r  g2_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.831 r  g2_b7__2/O
                         net (fo=1, unplaced)         0.902     8.733    g2_b7__2_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.857 r  aes_encrypt_instance/SBOX_inferred__51/g0_b0__21_i_7/O
                         net (fo=11, unplaced)        1.010     9.867    aes_encrypt_instance/p_42_in473_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__21_i_8/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  aes_encrypt_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.449    10.440    aes_encrypt_instance/g0_b0__21_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__21_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.564 r  aes_encrypt_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        0.973    11.537    aes_encrypt_instance/SBOX32_out[73]
                                                                      r  g2_b7__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  g2_b7__21/O
                         net (fo=1, unplaced)         0.902    12.563    g2_b7__21_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.687 r  aes_encrypt_instance/SBOX_inferred__70/g0_b0__44_i_7/O
                         net (fo=11, unplaced)        1.010    13.697    aes_encrypt_instance/p_1_in367_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__45_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.821 r  aes_encrypt_instance/g0_b0__45_i_8/O
                         net (fo=1, unplaced)         0.449    14.270    aes_encrypt_instance/g0_b0__45_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__45_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.394 r  aes_encrypt_instance/g0_b0__45_i_2/O
                         net (fo=32, unplaced)        0.973    15.367    aes_encrypt_instance/SBOX35_out[9]
                                                                      r  g2_b7__45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.491 r  g2_b7__45/O
                         net (fo=1, unplaced)         0.902    16.393    g2_b7__45_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    16.517 r  aes_encrypt_instance/SBOX_inferred__94/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.010    17.527    aes_encrypt_instance/p_18_in335_in[7]
                                                                      r  g0_b0__52_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.651 r  g0_b0__52_i_8/O
                         net (fo=1, unplaced)         0.449    18.100    g0_b0__52_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__52_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    18.224 r  aes_encrypt_instance/g0_b0__52_i_2/O
                         net (fo=32, unplaced)        0.973    19.197    aes_encrypt_instance/SBOX38_out[81]
                                                                      r  g2_b7__52/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.321 r  g2_b7__52/O
                         net (fo=1, unplaced)         0.902    20.223    g2_b7__52_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.347 r  aes_encrypt_instance/SBOX_inferred__101/g0_b0__63_i_8/O
                         net (fo=11, unplaced)        1.157    21.504    aes_encrypt_instance/p_25_in286_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__64_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  aes_encrypt_instance/g0_b0__64_i_8/O
                         net (fo=1, unplaced)         0.449    22.077    aes_encrypt_instance/g0_b0__64_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__64_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    22.201 r  aes_encrypt_instance/g0_b0__64_i_2/O
                         net (fo=32, unplaced)        0.973    23.174    aes_encrypt_instance/SBOX311_out[113]
                                                                      r  g2_b7__64/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.298 r  g2_b7__64/O
                         net (fo=1, unplaced)         0.902    24.200    g2_b7__64_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    24.324 r  aes_encrypt_instance/SBOX_inferred__113/g0_b0__91_i_8/O
                         net (fo=11, unplaced)        1.157    25.481    aes_encrypt_instance/p_0_in174_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__92_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    25.605 r  aes_encrypt_instance/g0_b0__92_i_8/O
                         net (fo=1, unplaced)         0.449    26.054    aes_encrypt_instance/g0_b0__92_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__92_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    26.178 r  aes_encrypt_instance/g0_b0__92_i_2/O
                         net (fo=32, unplaced)        0.973    27.151    aes_encrypt_instance/SBOX314_out[17]
                                                                      r  g2_b7__92/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.275 r  g2_b7__92/O
                         net (fo=1, unplaced)         0.902    28.177    g2_b7__92_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    28.301 r  aes_encrypt_instance/SBOX_inferred__141/g0_b0__103_i_8/O
                         net (fo=11, unplaced)        1.157    29.458    aes_encrypt_instance/p_7_in126_in[7]
                                                                      r  g0_b0__104_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    29.582 r  g0_b0__104_i_8/O
                         net (fo=1, unplaced)         0.449    30.031    g0_b0__104_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__104_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    30.155 r  aes_encrypt_instance/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973    31.128    aes_encrypt_instance/SBOX317_out[49]
                                                                      r  g2_b7__104/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    31.252 r  g2_b7__104/O
                         net (fo=1, unplaced)         0.902    32.154    g2_b7__104_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    32.278 r  aes_encrypt_instance/SBOX_inferred__153/g0_b0__113_i_8/O
                         net (fo=9, unplaced)         1.152    33.430    aes_encrypt_instance/p_16_in78_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__114_i_8/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    33.554 r  aes_encrypt_instance/g0_b0__114_i_8/O
                         net (fo=1, unplaced)         0.449    34.003    aes_encrypt_instance/g0_b0__114_i_8_n_0
                                                                      r  aes_encrypt_instance/g0_b0__114_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    34.127 r  aes_encrypt_instance/g0_b0__114_i_2/O
                         net (fo=32, unplaced)        0.973    35.100    aes_encrypt_instance/SBOX320_out[81]
                                                                      r  g2_b7__114/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.224 r  g2_b7__114/O
                         net (fo=1, unplaced)         0.902    36.126    g2_b7__114_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    36.250 r  aes_encrypt_instance/SBOX_inferred__163/g0_b0__120_i_8/O
                         net (fo=5, unplaced)         0.992    37.242    aes_encrypt_instance/p_25_in[7]
                                                                      r  aes_encrypt_instance/g0_b0__120_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    37.366 r  aes_encrypt_instance/g0_b0__120_i_2/O
                         net (fo=32, unplaced)        1.182    38.548    aes_encrypt_instance/SBOX323_out[121]
                                                                      r  g2_b0__120/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    38.672 r  g2_b0__120/O
                         net (fo=1, unplaced)         0.902    39.574    g2_b0__120_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__169/out[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    39.698 r  aes_encrypt_instance/SBOX_inferred__169/out[7]_i_1/O
                         net (fo=1, unplaced)         0.000    39.698    aes_encrypt_instance/SBOX_inferred__169/out[7]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[7]/C
                         clock pessimism              0.000    42.678    
                         clock uncertainty           -0.035    42.642    
                         FDRE (Setup_fdre_C_D)        0.029    42.671    aes_encrypt_instance/out_reg[7]
  -------------------------------------------------------------------
                         required time                         42.671    
                         arrival time                         -39.698    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             37.710ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.820ns (83.794%)  route 0.352ns (16.206%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.762    clkdiv_reg[12]_i_1_n_0
                                                                      r  clkdiv_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.110 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.110    clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                 37.710    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 1.801ns (83.651%)  route 0.352ns (16.349%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.762    clkdiv_reg[12]_i_1_n_0
                                                                      r  clkdiv_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.091 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.091    clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.802ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.728ns (83.077%)  route 0.352ns (16.923%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.762    clkdiv_reg[12]_i_1_n_0
                                                                      r  clkdiv_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.018 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.018    clkdiv_reg[16]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 37.802    

Slack (MET) :             37.823ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.707ns (82.904%)  route 0.352ns (17.096%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.762    clkdiv_reg[12]_i_1_n_0
                                                                      r  clkdiv_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.997 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.997    clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 37.823    

Slack (MET) :             37.824ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.706ns (82.896%)  route 0.352ns (17.104%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.996 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.996    clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                 37.824    

Slack (MET) :             37.843ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.687ns (82.737%)  route 0.352ns (17.263%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.977 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.977    clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                 37.843    

Slack (MET) :             37.916ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 1.614ns (82.096%)  route 0.352ns (17.904%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.904 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.904    clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 37.916    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.593ns (81.902%)  route 0.352ns (18.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    clkdiv_reg[8]_i_1_n_0
                                                                      r  clkdiv_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.883 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.883    clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             37.938ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.592ns (81.893%)  route 0.352ns (18.107%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.882 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.882    clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 37.938    

Slack (MET) :             37.957ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 1.573ns (81.714%)  route 0.352ns (18.286%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.863 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.863    clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 37.957    

Slack (MET) :             38.030ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.500ns (80.994%)  route 0.352ns (19.006%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.790 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.790    clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 38.030    

Slack (MET) :             38.051ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 1.479ns (80.776%)  route 0.352ns (19.224%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    clkdiv_reg[4]_i_1_n_0
                                                                      r  clkdiv_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.769 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.769    clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 38.051    

Slack (MET) :             38.052ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 1.478ns (80.765%)  route 0.352ns (19.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.768 r  clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.768    clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 38.052    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 1.459ns (80.563%)  route 0.352ns (19.437%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.678 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.343     3.737    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.861 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     3.861    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.411 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.420    clkdiv_reg[0]_i_1_n_0
                                                                      r  clkdiv_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.749 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.749    clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    42.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    42.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.439    42.678    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.115    42.793    
                         clock uncertainty           -0.035    42.758    
                         FDRE (Setup_fdre_C_D)        0.062    42.820    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 38.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126     0.970    u/clkdiv_reg_n_0_[11]
                                                                      r  clkdiv[8]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[8]_i_2_n_0
                                                                      r  clkdiv_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.078 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.078    clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126     0.970    u/clkdiv_reg_n_0_[15]
                                                                      r  clkdiv[12]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[12]_i_2_n_0
                                                                      r  clkdiv_reg[12]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.078 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.078    clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126     0.970    u/clkdiv_reg_n_0_[3]
                                                                      r  clkdiv[0]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[0]_i_2_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.078 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.078    clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126     0.970    u/clkdiv_reg_n_0_[7]
                                                                      r  clkdiv[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[4]_i_2_n_0
                                                                      r  clkdiv_reg[4]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.078 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.078    clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125     0.970    u/clkdiv_reg_n_0_[0]
                                                                      f  clkdiv[0]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[0]_i_5_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.085 r  clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.085    clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125     0.970    u/clkdiv_reg_n_0_[12]
                                                                      r  clkdiv[12]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[12]_i_5_n_0
                                                                      r  clkdiv_reg[12]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.085 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.085    clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125     0.970    u/clkdiv_reg_n_0_[16]
                                                                      r  clkdiv[16]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[16]_i_5_n_0
                                                                      r  clkdiv_reg[16]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.085 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.085    clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125     0.970    u/clkdiv_reg_n_0_[4]
                                                                      r  clkdiv[4]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[4]_i_5_n_0
                                                                      r  clkdiv_reg[4]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.085 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.085    clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125     0.970    u/clkdiv_reg_n_0_[8]
                                                                      r  clkdiv[8]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000     1.015    clkdiv[8]_i_5_n_0
                                                                      r  clkdiv_reg[8]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.085 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.085    clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aes_encrypt_instance/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  aes_encrypt_instance/out_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.976    cipher_text[124]
                                                                      r  u/digit[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  u/digit[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/digit[0]_i_1_n_0
                         FDRE                                         r  u/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[0]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    u/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aes_encrypt_instance/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  aes_encrypt_instance/out_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.976    cipher_text[125]
                                                                      r  u/digit[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  u/digit[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/digit[1]_i_1_n_0
                         FDRE                                         r  u/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[1]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    u/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aes_encrypt_instance/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  aes_encrypt_instance/out_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.976    cipher_text[126]
                                                                      r  u/digit[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  u/digit[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/digit[2]_i_1_n_0
                         FDRE                                         r  u/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    u/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 aes_encrypt_instance/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  aes_encrypt_instance/out_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.976    cipher_text[127]
                                                                      r  u/digit[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.074 r  u/digit[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    u/digit[3]_i_1_n_0
                         FDRE                                         r  u/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[3]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    u/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143     0.987    u/s[1]
                                                                      r  clkdiv[16]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000     1.032    clkdiv[16]_i_2_n_0
                                                                      r  clkdiv_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.095 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.095    clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145     0.989    u/clkdiv_reg_n_0_[13]
                                                                      r  clkdiv[12]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000     1.034    clkdiv[12]_i_4_n_0
                                                                      r  clkdiv_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.099 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145     0.989    u/clkdiv_reg_n_0_[17]
                                                                      r  clkdiv[16]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000     1.034    clkdiv[16]_i_4_n_0
                                                                      r  clkdiv_reg[16]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.099 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145     0.989    u/clkdiv_reg_n_0_[1]
                                                                      r  clkdiv[0]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000     1.034    clkdiv[0]_i_4_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.099 r  clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145     0.989    u/clkdiv_reg_n_0_[5]
                                                                      r  clkdiv[4]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000     1.034    clkdiv[4]_i_4_n_0
                                                                      r  clkdiv_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.099 r  clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145     0.989    u/clkdiv_reg_n_0_[9]
                                                                      r  clkdiv[8]_i_4/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000     1.034    clkdiv[8]_i_4_n_0
                                                                      r  clkdiv_reg[8]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.099 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[10]/Q
                         net (fo=1, unplaced)         0.144     0.988    u/clkdiv_reg_n_0_[10]
                                                                      r  clkdiv[8]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.033 r  clkdiv[8]_i_3/O
                         net (fo=1, unplaced)         0.000     1.033    clkdiv[8]_i_3_n_0
                                                                      r  clkdiv_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.099 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[14]/Q
                         net (fo=1, unplaced)         0.144     0.988    u/clkdiv_reg_n_0_[14]
                                                                      r  clkdiv[12]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.033 r  clkdiv[12]_i_3/O
                         net (fo=1, unplaced)         0.000     1.033    clkdiv[12]_i_3_n_0
                                                                      r  clkdiv_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.099 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[2]/Q
                         net (fo=1, unplaced)         0.144     0.988    u/clkdiv_reg_n_0_[2]
                                                                      r  clkdiv[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.033 r  clkdiv[0]_i_3/O
                         net (fo=1, unplaced)         0.000     1.033    clkdiv[0]_i_3_n_0
                                                                      r  clkdiv_reg[0]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.099 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[6]/Q
                         net (fo=1, unplaced)         0.144     0.988    u/clkdiv_reg_n_0_[6]
                                                                      r  clkdiv[4]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.033 r  clkdiv[4]_i_3/O
                         net (fo=1, unplaced)         0.000     1.033    clkdiv[4]_i_3_n_0
                                                                      r  clkdiv_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.099 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.099    clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.014%)  route 0.161ns (38.986%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.161     1.006    u/s[0]
                                                                      r  clkdiv[16]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.051 r  clkdiv[16]_i_3/O
                         net (fo=1, unplaced)         0.000     1.051    clkdiv[16]_i_3_n_0
                                                                      r  clkdiv_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.117 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.117    clkdiv_reg[16]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g1_b5__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 r  g1_b5__119/O
                         net (fo=1, unplaced)         0.177     7.679    g1_b5__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     7.724 r  aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/SBOX_inferred__168/out[10]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[10]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g2_b4__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 f  g2_b4__119/O
                         net (fo=1, unplaced)         0.177     7.679    g2_b4__119_n_0
                                                                      f  aes_encrypt_instance/out[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.724 r  aes_encrypt_instance/out[11]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/out0[116]
                         FDRE                                         r  aes_encrypt_instance/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[11]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g1_b3__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 r  g1_b3__119/O
                         net (fo=1, unplaced)         0.177     7.679    g1_b3__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     7.724 r  aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/SBOX_inferred__168/out[12]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[12]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g2_b2__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 f  g2_b2__119/O
                         net (fo=1, unplaced)         0.177     7.679    g2_b2__119_n_0
                                                                      f  aes_encrypt_instance/out[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.724 r  aes_encrypt_instance/out[13]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/out0[114]
                         FDRE                                         r  aes_encrypt_instance/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[13]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g1_b1__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 r  g1_b1__119/O
                         net (fo=1, unplaced)         0.177     7.679    g1_b1__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     7.724 r  aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/SBOX_inferred__168/out[14]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[14]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (arrival time - required time)
  Source:                 sw[9]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aes_encrypt_instance/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.290ns (34.063%)  route 4.433ns (65.937%))
  Logic Levels:           36  (IBUF=1 LUT5=8 LUT6=11 MUXF7=8 MUXF8=8)
  Input Delay:            1.000ns
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     1.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  sw_IBUF[9]_inst/O
                         net (fo=120, unplaced)       0.337     1.557    sw_IBUF[9]
                                                                      r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.602 r  aes_encrypt_instance/SBOX_inferred__35/g0_b0__3_i_30/O
                         net (fo=5, unplaced)         0.188     1.791    aes_encrypt_instance/p_42_in537_in[5]
                                                                      r  aes_encrypt_instance/g0_b0__27_i_64/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  aes_encrypt_instance/g0_b0__27_i_64/O
                         net (fo=13, unplaced)        0.221     2.057    aes_encrypt_instance/SBOX3[78]
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/S
                         MUXF7 (Prop_muxf7_S_O)       0.085     2.142 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17/O
                         net (fo=1, unplaced)         0.000     2.142    aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.161 r  aes_encrypt_instance/SBOX_inferred__54/g0_b0__28_i_13/O
                         net (fo=5, unplaced)         0.143     2.304    aes_encrypt_instance/p_1_in431_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__29_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     2.417 r  aes_encrypt_instance/g0_b0__29_i_6/O
                         net (fo=32, unplaced)        0.310     2.727    aes_encrypt_instance/SBOX32_out[13]
                                                                      r  g2_b4__29/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  g2_b4__29/O
                         net (fo=1, unplaced)         0.000     2.772    g2_b4__29_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     2.834 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17/O
                         net (fo=1, unplaced)         0.000     2.834    aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     2.853 r  aes_encrypt_instance/SBOX_inferred__78/g0_b0__36_i_13/O
                         net (fo=5, unplaced)         0.143     2.997    aes_encrypt_instance/p_18_in399_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__37_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.110 r  aes_encrypt_instance/g0_b0__37_i_6/O
                         net (fo=32, unplaced)        0.310     3.420    aes_encrypt_instance/SBOX35_out[77]
                                                                      r  g2_b4__37/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     3.465 r  g2_b4__37/O
                         net (fo=1, unplaced)         0.000     3.465    g2_b4__37_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     3.527 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17/O
                         net (fo=1, unplaced)         0.000     3.527    aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     3.546 r  aes_encrypt_instance/SBOX_inferred__86/g0_b0__60_i_13/O
                         net (fo=5, unplaced)         0.143     3.689    aes_encrypt_instance/p_1_in303_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__61_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     3.802 r  aes_encrypt_instance/g0_b0__61_i_6/O
                         net (fo=32, unplaced)        0.310     4.112    aes_encrypt_instance/SBOX38_out[13]
                                                                      r  g2_b4__61/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.157 r  g2_b4__61/O
                         net (fo=1, unplaced)         0.000     4.157    g2_b4__61_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.219 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17/O
                         net (fo=1, unplaced)         0.000     4.219    aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.238 r  aes_encrypt_instance/SBOX_inferred__110/g0_b0__68_i_13/O
                         net (fo=5, unplaced)         0.143     4.382    aes_encrypt_instance/p_18_in271_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__69_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     4.495 r  aes_encrypt_instance/g0_b0__69_i_6/O
                         net (fo=32, unplaced)        0.310     4.805    aes_encrypt_instance/SBOX311_out[77]
                                                                      r  g2_b4__69/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     4.850 r  g2_b4__69/O
                         net (fo=1, unplaced)         0.000     4.850    g2_b4__69_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     4.912 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17/O
                         net (fo=1, unplaced)         0.000     4.912    aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     4.931 r  aes_encrypt_instance/SBOX_inferred__118/g0_b0__92_i_13/O
                         net (fo=5, unplaced)         0.143     5.074    aes_encrypt_instance/p_1_in175_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__93_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.187 r  aes_encrypt_instance/g0_b0__93_i_6/O
                         net (fo=32, unplaced)        0.310     5.497    aes_encrypt_instance/SBOX314_out[13]
                                                                      r  g2_b4__93/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     5.542 r  g2_b4__93/O
                         net (fo=1, unplaced)         0.000     5.542    g2_b4__93_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     5.604 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17/O
                         net (fo=1, unplaced)         0.000     5.604    aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_17_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     5.623 r  aes_encrypt_instance/SBOX_inferred__142/g0_b0__100_i_13/O
                         net (fo=5, unplaced)         0.143     5.767    aes_encrypt_instance/p_18_in143_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__101_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     5.880 r  aes_encrypt_instance/g0_b0__101_i_6/O
                         net (fo=32, unplaced)        0.310     6.190    aes_encrypt_instance/SBOX317_out[77]
                                                                      r  g2_b4__101/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.235 r  g2_b4__101/O
                         net (fo=1, unplaced)         0.000     6.235    g2_b4__101_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.297 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67/O
                         net (fo=1, unplaced)         0.000     6.297    aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_67_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     6.316 r  aes_encrypt_instance/SBOX_inferred__150/g0_b0__117_i_27/O
                         net (fo=2, unplaced)         0.136     6.452    aes_encrypt_instance/p_1_in47_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__117_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.113     6.565 r  aes_encrypt_instance/g0_b0__117_i_6/O
                         net (fo=32, unplaced)        0.310     6.875    aes_encrypt_instance/SBOX320_out[13]
                                                                      r  g2_b4__117/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     6.920 r  g2_b4__117/O
                         net (fo=1, unplaced)         0.000     6.920    g2_b4__117_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     6.982 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76/O
                         net (fo=1, unplaced)         0.000     6.982    aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_76_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/I1
                         MUXF8 (Prop_muxf8_I1_O)      0.019     7.001 r  aes_encrypt_instance/SBOX_inferred__166/g0_b0__119_i_27/O
                         net (fo=2, unplaced)         0.136     7.138    aes_encrypt_instance/p_18_in[4]
                                                                      r  aes_encrypt_instance/g0_b0__119_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.113     7.251 r  aes_encrypt_instance/g0_b0__119_i_5/O
                         net (fo=32, unplaced)        0.207     7.457    aes_encrypt_instance/SBOX323_out[84]
                                                                      r  g1_b0__119/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     7.502 r  g1_b0__119/O
                         net (fo=1, unplaced)         0.177     7.679    g1_b0__119_n_0
                                                                      r  aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     7.724 r  aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1/O
                         net (fo=1, unplaced)         0.000     7.724    aes_encrypt_instance/SBOX_inferred__168/out[15]_i_1_n_0
                         FDRE                                         r  aes_encrypt_instance/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDRE                                         r  aes_encrypt_instance/out_reg[15]/C
                         clock pessimism              0.000     1.057    
                         clock uncertainty            0.035     1.092    
                         FDRE (Hold_fdre_C_D)         0.091     1.183    aes_encrypt_instance/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           7.724    
  -------------------------------------------------------------------
                         slack                                  6.540    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845               clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               aes_encrypt_instance/out_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000               u/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               aes_encrypt_instance/out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500               u/clkdiv_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.308ns (73.221%)  route 1.576ns (26.779%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[2]
                                                                      r  seg_OBUF[6]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.321     4.491 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.291    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.822 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.822    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.297ns (73.168%)  route 1.576ns (26.832%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  u/digit_reg[1]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[1]
                                                                      f  u/seg_OBUF[4]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.321     4.491 r  u/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.291    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.811 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.811    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 4.287ns (73.121%)  route 1.576ns (26.879%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[2]
                                                                      r  u/seg_OBUF[3]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.465 r  u/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.265    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.800 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.800    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 4.286ns (73.119%)  route 1.576ns (26.881%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  u/digit_reg[0]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[0]
                                                                      f  u/seg_OBUF[2]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.465 r  u/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.265    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.800 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.800    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.281ns (73.097%)  route 1.576ns (26.903%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[2]
                                                                      r  u/seg_OBUF[5]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.321     4.491 r  u/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.291    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.795 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.795    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 4.280ns (73.092%)  route 1.576ns (26.908%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[2]
                                                                      r  u/seg_OBUF[1]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.465 r  u/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.265    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.794 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.794    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 4.262ns (73.007%)  route 1.576ns (26.993%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.776     4.170    u/digit_reg_n_0_[2]
                                                                      r  u/seg_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.465 r  u/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.265    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.775 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.775    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.611ns  (logic 4.300ns (76.639%)  route 1.311ns (23.361%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.511     3.905    u/s[0]
                                                                      r  an_OBUF[2]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     4.226 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.026    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.549 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.549    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 4.287ns (76.586%)  route 1.311ns (23.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511     3.905    u/s[1]
                                                                      f  an_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     4.226 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.026    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.510     8.536 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.536    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 4.254ns (76.446%)  route 1.311ns (23.554%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511     3.905    u/s[1]
                                                                      r  an_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.200 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.000    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.503 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.503    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 4.250ns (76.429%)  route 1.311ns (23.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511     3.905    u/s[1]
                                                                      r  an_OBUF[1]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.200 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.000    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.499 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.499    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.439ns (74.778%)  route 0.485ns (25.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148     0.993    u/s[0]
                                                                      f  an_OBUF[1]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.091 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.428    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.628 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.628    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.443ns (74.827%)  route 0.485ns (25.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148     0.993    u/s[0]
                                                                      r  an_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.091 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.428    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.632 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.632    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.448ns (74.983%)  route 0.483ns (25.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[0]
                                                                      r  u/seg_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.091 r  u/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.428    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.634 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.634    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.451ns (75.025%)  route 0.483ns (24.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[1]
                                                                      r  u/seg_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  u/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.425    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.637 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.637    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.453ns (74.961%)  route 0.485ns (25.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148     0.993    u/s[0]
                                                                      f  an_OBUF[3]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.094 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.431    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.642 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.642    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.463ns (75.181%)  route 0.483ns (24.819%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[0]
                                                                      r  u/seg_OBUF[4]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.091 r  u/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.428    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.649 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.649    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.466ns (75.122%)  route 0.485ns (24.878%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148     0.993    u/s[1]
                                                                      f  an_OBUF[2]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.094 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.431    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.655 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.655    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.469ns (75.259%)  route 0.483ns (24.741%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[0]
                                                                      r  u/seg_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  u/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.425    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.656 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.656    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.474ns (75.326%)  route 0.483ns (24.674%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  u/digit_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[3]
                                                                      f  seg_OBUF[6]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.091 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.428    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.661 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.661    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.475ns (75.334%)  route 0.483ns (24.666%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[2]
                                                                      r  u/seg_OBUF[2]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  u/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.425    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.661 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.661    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.475ns (75.340%)  route 0.483ns (24.660%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDRE                                         r  u/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  u/digit_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.990    u/digit_reg_n_0_[1]
                                                                      r  u/seg_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.088 r  u/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.425    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.662 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.662    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





