

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 14:53:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76802|    76802|  0.768 ms|  0.768 ms|  76802|  76802|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |    76800|    76800|         2|          1|          1|  76800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv547 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %y, void @empty_10, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten39"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvars_iv547"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten23"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %idx_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i17 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 23 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln44 = icmp_eq  i17 %indvar_flatten39_load, i17 76800" [../src/tomatrix.cpp:44]   --->   Operation 25 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%add_ln44_2 = add i17 %indvar_flatten39_load, i17 1" [../src/tomatrix.cpp:44]   --->   Operation 26 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split5, void %_Z9tomatrixIP6ap_intILi23EEPA40_A3_S_ILi24EE.exit.exitStub" [../src/tomatrix.cpp:44]   --->   Operation 27 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../src/tomatrix.cpp:46]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%idx_load = load i17 %idx" [../src/tomatrix.cpp:44]   --->   Operation 29 'load' 'idx_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%idx_1_load = load i17 %idx_1" [../src/tomatrix.cpp:44]   --->   Operation 30 'load' 'idx_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i16 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 31 'load' 'indvar_flatten23_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv547_load = load i17 %indvars_iv547" [../src/tomatrix.cpp:44]   --->   Operation 32 'load' 'indvars_iv547_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i17 %indvars_iv547_load, i17 25600" [../src/tomatrix.cpp:44]   --->   Operation 33 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln45 = icmp_eq  i16 %indvar_flatten23_load, i16 25600" [../src/tomatrix.cpp:45]   --->   Operation 34 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.32ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %idx_1_load" [../src/tomatrix.cpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %idx_load" [../src/tomatrix.cpp:44]   --->   Operation 36 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../src/tomatrix.cpp:44]   --->   Operation 37 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i6 %j_load, i6 40" [../src/tomatrix.cpp:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [../src/tomatrix.cpp:44]   --->   Operation 39 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.32ns)   --->   "%select_ln44_4 = select i1 %icmp_ln45, i17 %add_ln44_1, i17 %indvars_iv547_load" [../src/tomatrix.cpp:44]   --->   Operation 40 'select' 'select_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%add_ln45_1 = add i17 %select_ln44, i17 40" [../src/tomatrix.cpp:45]   --->   Operation 41 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln44, i17 %add_ln45_1, i17 %select_ln44_2" [../src/tomatrix.cpp:45]   --->   Operation 42 'select' 'select_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [../src/tomatrix.cpp:45]   --->   Operation 43 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %or_ln45, i6 0, i6 %j_load" [../src/tomatrix.cpp:45]   --->   Operation 44 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.32ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i17 %add_ln45_1, i17 %select_ln44" [../src/tomatrix.cpp:45]   --->   Operation 45 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%idx_5_cast = zext i17 %select_ln45" [../src/tomatrix.cpp:45]   --->   Operation 46 'zext' 'idx_5_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i12 %tmpy_V, i64 0, i64 %idx_5_cast"   --->   Operation 47 'getelementptr' 'tmpy_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%tmpy_V_load = load i17 %tmpy_V_addr"   --->   Operation 48 'load' 'tmpy_V_load' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_2 : Operation 49 [1/1] (1.12ns)   --->   "%add_ln48 = add i17 %select_ln45, i17 1" [../src/tomatrix.cpp:48]   --->   Operation 49 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln46 = add i6 %select_ln45_1, i6 1" [../src/tomatrix.cpp:46]   --->   Operation 50 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.12ns)   --->   "%add_ln45_2 = add i16 %indvar_flatten23_load, i16 1" [../src/tomatrix.cpp:45]   --->   Operation 51 'add' 'add_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i16 1, i16 %add_ln45_2" [../src/tomatrix.cpp:45]   --->   Operation 52 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln44 = store i17 %add_ln44_2, i17 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 53 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln44 = store i17 %select_ln44_4, i17 %indvars_iv547" [../src/tomatrix.cpp:44]   --->   Operation 54 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln45 = store i16 %select_ln45_4, i16 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 55 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln45 = store i17 %select_ln45_3, i17 %idx_1" [../src/tomatrix.cpp:45]   --->   Operation 56 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln48 = store i17 %add_ln48, i17 %idx" [../src/tomatrix.cpp:48]   --->   Operation 57 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln46 = store i6 %add_ln46, i6 %j" [../src/tomatrix.cpp:46]   --->   Operation 58 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:44]   --->   Operation 59 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 60 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.62ns)   --->   "%add_ln44 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:44]   --->   Operation 61 'add' 'add_ln44' <Predicate = (icmp_ln45)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i10 0, i10 %i_load" [../src/tomatrix.cpp:44]   --->   Operation 64 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.34ns)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i2 %add_ln44, i2 %k_load" [../src/tomatrix.cpp:44]   --->   Operation 65 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %select_ln44_3" [../src/tomatrix.cpp:45]   --->   Operation 66 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %select_ln44_1, i10 1" [../src/tomatrix.cpp:45]   --->   Operation 68 'add' 'add_ln45' <Predicate = (and_ln44)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.37ns)   --->   "%select_ln45_2 = select i1 %and_ln44, i10 %add_ln45, i10 %select_ln44_1" [../src/tomatrix.cpp:45]   --->   Operation 70 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln45_2, i5 0" [../src/tomatrix.cpp:47]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i15 %tmp" [../src/tomatrix.cpp:47]   --->   Operation 72 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %select_ln45_2, i3 0" [../src/tomatrix.cpp:47]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i13 %tmp_1" [../src/tomatrix.cpp:47]   --->   Operation 74 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i62 %zext_ln47, i62 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 75 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i6 %select_ln45_1" [../src/tomatrix.cpp:47]   --->   Operation 77 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i62 %add_ln47, i62 %zext_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 78 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i62 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 79 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i62 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 80 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln47_1, i2 0" [../src/tomatrix.cpp:47]   --->   Operation 81 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i17 %p_shl4_cast, i17 %trunc_ln47" [../src/tomatrix.cpp:47]   --->   Operation 82 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln47_2 = add i17 %sub_ln47, i17 %zext_ln45" [../src/tomatrix.cpp:47]   --->   Operation 83 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i17 %add_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 84 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i24 %y, i64 0, i64 %zext_ln47_3" [../src/tomatrix.cpp:47]   --->   Operation 85 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/tomatrix.cpp:43]   --->   Operation 86 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.29ns)   --->   "%tmpy_V_load = load i17 %tmpy_V_addr"   --->   Operation 87 'load' 'tmpy_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 76800> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %tmpy_V_load"   --->   Operation 88 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.29ns)   --->   "%store_ln47 = store i24 %sext_ln70, i17 %y_addr" [../src/tomatrix.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 76800> <RAM>
ST_3 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln44 = store i2 %select_ln44_3, i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 90 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln45 = store i10 %select_ln45_2, i10 %i" [../src/tomatrix.cpp:45]   --->   Operation 91 'store' 'store_ln45' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten39') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten39' [12]  (0.46 ns)

 <State 2>: 4.48ns
The critical path consists of the following:
	'load' operation ('indvars_iv547_load', ../src/tomatrix.cpp:44) on local variable 'indvars_iv547' [34]  (0 ns)
	'add' operation ('add_ln44_1', ../src/tomatrix.cpp:44) [36]  (1.12 ns)
	'select' operation ('select_ln44', ../src/tomatrix.cpp:44) [40]  (0.327 ns)
	'add' operation ('add_ln45_1', ../src/tomatrix.cpp:45) [51]  (1.12 ns)
	'select' operation ('select_ln45', ../src/tomatrix.cpp:45) [53]  (0.327 ns)
	'add' operation ('add_ln48', ../src/tomatrix.cpp:48) [79]  (1.12 ns)
	'store' operation ('store_ln48', ../src/tomatrix.cpp:48) of variable 'add_ln48', ../src/tomatrix.cpp:48 on local variable 'idx' [89]  (0.46 ns)

 <State 3>: 4.65ns
The critical path consists of the following:
	'load' operation ('i_load', ../src/tomatrix.cpp:44) on local variable 'i' [30]  (0 ns)
	'select' operation ('select_ln44_1', ../src/tomatrix.cpp:44) [41]  (0.374 ns)
	'add' operation ('add_ln45', ../src/tomatrix.cpp:45) [50]  (0.933 ns)
	'select' operation ('select_ln45_2', ../src/tomatrix.cpp:45) [56]  (0.374 ns)
	'add' operation ('add_ln47', ../src/tomatrix.cpp:47) [61]  (0 ns)
	'add' operation ('add_ln47_1', ../src/tomatrix.cpp:47) [65]  (0.833 ns)
	'sub' operation ('sub_ln47', ../src/tomatrix.cpp:47) [69]  (0 ns)
	'add' operation ('add_ln47_2', ../src/tomatrix.cpp:47) [70]  (0.838 ns)
	'getelementptr' operation ('y_addr', ../src/tomatrix.cpp:47) [72]  (0 ns)
	'store' operation ('store_ln47', ../src/tomatrix.cpp:47) of variable 'sext_ln70' on array 'y' [78]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
