<harm>
 	<context name="default">
<template exp="G(true |-> (  reg2hw_intr_enable < 0 ))" />
<template exp="G(true |-> ( reg2hw_status > rx ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_intr_enable ))" />
<template exp="G(true |-> (  reg2hw_intr_state ==1 ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= rx ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= rx ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_rdata ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( rx != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_alert_test ))" />
<template exp="G(true |-> (  reg2hw_wdata ==1 ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != rx ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_wdata ))" />
<template exp="G(true |-> (  reg2hw_wdata ==0 ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_ctrl ))" />
<template exp="G(true |-> (  reg2hw_intr_test ==1 ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_alert_test ))" />
<template exp="G(true |-> (  reg2hw_fifo_ctrl ==0 ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= rx ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_wdata ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > rx ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_intr_test ))" />
<template exp="G(true |-> (  reg2hw_wdata > 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_test == rx ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( rx > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_timeout_ctrl < 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( rx != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd == rx ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl < rx ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd != rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( rx != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == rx ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( rx == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_status ))" />
<template exp="G(true |-> (  reg2hw_fifo_ctrl ==1 ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata != rx ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_intr_state ))" />
<template exp="G(true |-> (  reg2hw_ctrl ==0 ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> (  reg2hw_ovrd ==0 ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_status ))" />
<template exp="G(true |-> (  reg2hw_rdata ==1 ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( rx >= reg2hw_status ))" />
<template exp="G(true |-> (  reg2hw_intr_enable > 0 ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_rdata ==0 ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_intr_state ))" />
<template exp="G(true |-> (  reg2hw_intr_state > 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= rx ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_intr_state ))" />
<template exp="G(true |-> (  reg2hw_status < 0 ))" />
<template exp="G(true |-> (  reg2hw_fifo_ctrl > 0 ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( rx != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 rx ))" />
<template exp="G(true |-> ( rx >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == rx ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_alert_test ))" />
<template exp="G(true |-> ( rx >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test != rx ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl > rx ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_alert_test ))" />
<template exp="G(true |-> ( rx == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < rx ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test > rx ))" />
<template exp="G(true |-> ( rx != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_wdata ))" />
<template exp="G(true |-> ( rx > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> (  reg2hw_intr_test ==0 ))" />
<template exp="G(true |-> ( rx == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test > rx ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_test != rx ))" />
<template exp="G(true |-> ( rx <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ovrd > rx ))" />
<template exp="G(true |-> (  reg2hw_status ==0 ))" />
<template exp="G(true |-> ( rx != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ctrl == rx ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_alert_test ))" />
<template exp="G(true |-> (  reg2hw_rdata < 0 ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == rx ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata >= rx ))" />
<template exp="G(true |-> (  reg2hw_ctrl ==1 ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_intr_enable ==0 ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state == rx ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status <= rx ))" />
<template exp="G(true |-> ( rx <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < rx ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_timeout_ctrl > 0 ))" />
<template exp="G(true |-> ( rx >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_status ))" />
<template exp="G(true |-> (  reg2hw_intr_state < 0 ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_wdata == rx ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= rx ))" />
<template exp="G(true |-> (  reg2hw_intr_enable ==1 ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata > rx ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test == rx ))" />
<template exp="G(true |-> ( reg2hw_rdata == rx ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_alert_test ))" />
<template exp="G(true |-> ( rx <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_status ))" />
<template exp="G(true |-> ( rx < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( rx < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != rx ))" />
<template exp="G(true |-> ( rx > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_rdata ))" />
<template exp="G(true |-> (  reg2hw_wdata < 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( rx < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_test < rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_ovrd ))" />
<template exp="G(true |-> (  reg2hw_timeout_ctrl ==0 ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_intr_test ))" />
<template exp="G(true |-> ( rx < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= rx ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata <= rx ))" />
<template exp="G(true |-> ( rx > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_status ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_rdata >= rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_intr_test ))" />
<template exp="G(true |-> ( rx < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( rx != reg2hw_alert_test ))" />
<template exp="G(true |-> (  reg2hw_intr_state ==0 ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_status ))" />
<template exp="G(true |-> ( rx != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_rdata ))" />
<template exp="G(true |-> ( rx == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_intr_test ))" />
<template exp="G(true |-> (  rx > 0 ))" />
<template exp="G(true |-> ( reg2hw_status ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_wdata ))" />
<template exp="G(true |-> (  rx ==1 ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_rdata ))" />
<template exp="G(true |-> ( rx >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( rx >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status == rx ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test < rx ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl != rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata < rx ))" />
<template exp="G(true |-> ( rx != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( rx != reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_wdata ))" />
<template exp="G(true |-> ( rx < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= rx ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_status ))" />
<template exp="G(true |-> (  reg2hw_alert_test ==0 ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > rx ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( rx <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_intr_test ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> (  reg2hw_alert_test ==1 ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= rx ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> (  reg2hw_ovrd > 0 ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= rx ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( rx >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_ovrd ))" />
<template exp="G(true |-> (  reg2hw_alert_test < 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_wdata <= rx ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata != rx ))" />
<template exp="G(true |-> ( reg2hw_status != rx ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_status > 0 ))" />
<template exp="G(true |-> ( rx < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_test ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  rx ==0 ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != rx ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= rx ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_wdata ))" />
<template exp="G(true |-> ( rx > reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_ovrd < 0 ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= rx ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_rdata ))" />
<template exp="G(true |-> (  reg2hw_timeout_ctrl ==1 ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != rx ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata < rx ))" />
<template exp="G(true |-> ( reg2hw_status < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status < rx ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl ##1 reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd < rx ))" />
<template exp="G(true |-> ( rx == reg2hw_intr_enable ))" />
<template exp="G(true |-> (  reg2hw_rdata > 0 ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_rdata ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status >= rx ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_wdata ))" />
<template exp="G(true |-> (  reg2hw_intr_test > 0 ))" />
<template exp="G(true |-> ( rx < reg2hw_wdata ))" />
<template exp="G(true |-> (  reg2hw_alert_test > 0 ))" />
<template exp="G(true |-> (  reg2hw_ctrl < 0 ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > rx ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl <= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl != reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl > reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( rx > reg2hw_rdata ))" />
<template exp="G(true |-> ( rx >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_alert_test >= reg2hw_intr_test ))" />
<template exp="G(true |-> (  rx < 0 ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx < reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( rx < reg2hw_ovrd ))" />
<template exp="G(true |-> ( rx != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state > rx ))" />
<template exp="G(true |-> ( reg2hw_status >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_rdata > rx ))" />
<template exp="G(true |-> ( reg2hw_ctrl < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl == reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_state < rx ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx >= reg2hw_ctrl ))" />
<template exp="G(true |-> (  reg2hw_status ==1 ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl < reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_state >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_status != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test <= reg2hw_status ))" />
<template exp="G(true |-> ( rx > reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_wdata >= reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_state < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_rdata != reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_intr_state ))" />
<template exp="G(true |-> ( rx > reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state > reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status > reg2hw_wdata ))" />
<template exp="G(true |-> ( rx == reg2hw_wdata ))" />
<template exp="G(true |-> ( rx <= reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state == reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> (  reg2hw_ovrd ==1 ))" />
<template exp="G(true |-> ( reg2hw_intr_enable != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_timeout_ctrl <= reg2hw_alert_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test != reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl <= rx ))" />
<template exp="G(true |-> (  reg2hw_ctrl > 0 ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_rdata < reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_rdata == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_wdata != reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable < reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_wdata == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_intr_enable >= reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> (  reg2hw_intr_test < 0 ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata ##1 reg2hw_ctrl ))" />
<template exp="G(true |-> ( reg2hw_alert_test < reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_status ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ctrl != reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_fifo_ctrl >= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_enable ##1 reg2hw_ovrd ))" />
<template exp="G(true |-> ( reg2hw_wdata < reg2hw_intr_state ))" />
<template exp="G(true |-> (  reg2hw_fifo_ctrl < 0 ))" />
<template exp="G(true |-> ( reg2hw_rdata <= reg2hw_wdata ))" />
<template exp="G(true |-> ( reg2hw_ovrd ##1 reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_ovrd < reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_alert_test != reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test < reg2hw_rdata ))" />
<template exp="G(true |-> ( reg2hw_ctrl >= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_test >= reg2hw_intr_state ))" />
<template exp="G(true |-> ( reg2hw_alert_test ##1 reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_intr_enable == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_test > reg2hw_status ))" />
<template exp="G(true |-> ( reg2hw_alert_test == reg2hw_intr_test ))" />
<template exp="G(true |-> ( reg2hw_ovrd <= reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status <= reg2hw_intr_enable ))" />
<template exp="G(true |-> ( reg2hw_ovrd > reg2hw_fifo_ctrl ))" />
<template exp="G(true |-> ( reg2hw_status == reg2hw_timeout_ctrl ))" />
<template exp="G(true |-> ( reg2hw_intr_state != reg2hw_rdata ))" />
<template exp="G(true |-> ( rx == reg2hw_rdata ))" />
</context>
</harm>