// Seed: 4185828426
module module_0 #(
    parameter id_1 = 32'd54
);
  logic _id_1;
  wire [id_1 : id_1] id_2, id_3;
  logic id_4 = -1 * id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd88,
    parameter id_5  = 32'd79
) (
    output tri1 id_0,
    output wand id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri  _id_5,
    output wor  id_6,
    input  wand id_7
);
  wire id_9, id_10, _id_11[1 : id_5];
  module_0 modCall_1 ();
  wire [-1 : id_11] id_12;
endmodule
