#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 31 19:53:00 2021
# Process ID: 14552
# Current directory: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeIP_V2018_0_0_synth_1
# Command line: vivado.exe -log system_BPDecodeIP_V2018_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_BPDecodeIP_V2018_0_0.tcl
# Log file: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeIP_V2018_0_0_synth_1/system_BPDecodeIP_V2018_0_0.vds
# Journal file: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeIP_V2018_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_BPDecodeIP_V2018_0_0.tcl -notrace
Command: synth_design -top system_BPDecodeIP_V2018_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 445.453 ; gain = 94.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_BPDecodeIP_V2018_0_0' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeIP_V2018_0_0/synth/system_BPDecodeIP_V2018_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BPDecodeIP_V2018_v1_0' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BPDecodeIP_V2018_v1_0_S00_AXI' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bp_8_4' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:23]
	Parameter BIT bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY_LEFT bound to: 2'b01 
	Parameter BUSY_RIGHT bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bp_2_cell' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_2_cell.v:23]
	Parameter BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/adder.v:23]
	Parameter BIT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'g' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/g.v:23]
	Parameter BIT_N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'g' (2#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/g.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bp_2_cell' (3#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_2_cell.v:23]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[7][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[6][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[5][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[4][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[3][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[2][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[1][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[0][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[4][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:218]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[2][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:218]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[1][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:218]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[0][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:218]
INFO: [Synth 8-6155] done synthesizing module 'bp_8_4' (4#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BPDecodeIP_V2018_v1_0_S00_AXI' (5#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BPDecodeIP_V2018_v1_0' (6#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_BPDecodeIP_V2018_0_0' (7#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeIP_V2018_0_0/synth/system_BPDecodeIP_V2018_0_0.v:57]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BPDecodeIP_V2018_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.219 ; gain = 153.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.219 ; gain = 153.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 504.219 ; gain = 153.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 862.184 ; gain = 2.309
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 862.184 ; gain = 511.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 862.184 ; gain = 511.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 862.184 ; gain = 511.012
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inform_R_reg[6][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-4471] merging register 'inform_R_reg[5][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-4471] merging register 'inform_R_reg[3][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-4471] merging register 'inform_R_reg[2][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-4471] merging register 'inform_R_reg[1][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-4471] merging register 'inform_R_reg[0][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[6][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[5][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[3][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[2][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[1][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[0][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/bp_8_4.v:210]
INFO: [Synth 8-802] inferred FSM for state register 'bp_state_reg' in module 'bp_8_4'
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_L" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "right_over_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               BUSY_LEFT |                               01 |                               01
              BUSY_RIGHT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bp_state_reg' using encoding 'sequential' in module 'bp_8_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 862.184 ; gain = 511.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 60    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 118   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 96    
	   4 Input      8 Bit        Muxes := 48    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module bp_2_cell 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module bp_8_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 48    
	   2 Input      8 Bit        Muxes := 48    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
Module BPDecodeIP_V2018_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'f3/Original_code2_reg[7:0]' into 'f1/Original_code2_reg[7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/g.v:46]
WARNING: [Synth 8-6014] Unused sequential element f3/Original_code2_reg was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/a9d6/hdl/g.v:46]
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_BPDecodeIP_V2018_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[6].fun/rin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[6].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[0].fun/lin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[0].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[0].fun/rin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[0].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/lin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/rin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/rin1_delay_1_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][1]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][2]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][3]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][4]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][5]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][6]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[7][0][7]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][7]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][6]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][5]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][4]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][3]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][2]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][1]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_R_reg[4][0][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out /\inform_R_reg[4][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out /\inform_R_reg[4][0][7] )
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[6].fun/f2/Original_code2_reg[0]' (FDE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[6].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (en_busy_reg) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][6]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][5]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][4]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][3]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][2]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][1]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[3][0][0]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][6]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][5]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][4]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][3]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][2]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][1]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[5][0][0]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][6]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][5]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][4]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][3]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][2]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][1]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[6][0][0]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][6]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][5]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][4]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][3]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][2]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][1]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_L_reg[7][0][0]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_R_reg[4][0][0]) is unused and will be removed from module bp_8_4.
WARNING: [Synth 8-3332] Sequential element (inform_R_reg[4][0][7]) is unused and will be removed from module bp_8_4.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_BPDecodeIP_V2018_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 862.184 ; gain = 511.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 864.285 ; gain = 513.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 866.246 ; gain = 515.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    36|
|2     |LUT1   |     1|
|3     |LUT2   |    80|
|4     |LUT3   |   171|
|5     |LUT4   |   431|
|6     |LUT5   |   213|
|7     |LUT6   |   413|
|8     |FDCE   |     2|
|9     |FDRE   |  1147|
|10    |FDSE   |    85|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |  2579|
|2     |  inst                                 |BPDecodeIP_V2018_v1_0         |  2579|
|3     |    BPDecodeIP_V2018_v1_0_S00_AXI_inst |BPDecodeIP_V2018_v1_0_S00_AXI |  2579|
|4     |      bp_8_4out                        |bp_8_4                        |  2101|
|5     |        \bp_2[0].fun                   |bp_2_cell                     |   426|
|6     |          add1                         |adder_19                      |    46|
|7     |          add2                         |adder_20                      |    26|
|8     |          add3                         |adder_21                      |    26|
|9     |          f1                           |g_22                          |    92|
|10    |          f2                           |g_23                          |   130|
|11    |          f3                           |g_24                          |    30|
|12    |        \bp_2[2].fun                   |bp_2_cell_0                   |   426|
|13    |          add1                         |adder_13                      |    46|
|14    |          add2                         |adder_14                      |    26|
|15    |          add3                         |adder_15                      |    26|
|16    |          f1                           |g_16                          |    92|
|17    |          f2                           |g_17                          |   130|
|18    |          f3                           |g_18                          |    30|
|19    |        \bp_2[4].fun                   |bp_2_cell_1                   |   426|
|20    |          add1                         |adder_7                       |    46|
|21    |          add2                         |adder_8                       |    26|
|22    |          add3                         |adder_9                       |    26|
|23    |          f1                           |g_10                          |    92|
|24    |          f2                           |g_11                          |   130|
|25    |          f3                           |g_12                          |    30|
|26    |        \bp_2[6].fun                   |bp_2_cell_2                   |   426|
|27    |          add1                         |adder                         |    46|
|28    |          add2                         |adder_3                       |    26|
|29    |          add3                         |adder_4                       |    26|
|30    |          f1                           |g                             |   100|
|31    |          f2                           |g_5                           |   120|
|32    |          f3                           |g_6                           |    30|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 896.586 ; gain = 187.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 896.586 ; gain = 545.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 896.586 ; gain = 556.930
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeIP_V2018_0_0_synth_1/system_BPDecodeIP_V2018_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeIP_V2018_0_0/system_BPDecodeIP_V2018_0_0.xci
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeIP_V2018_0_0_synth_1/system_BPDecodeIP_V2018_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_BPDecodeIP_V2018_0_0_utilization_synth.rpt -pb system_BPDecodeIP_V2018_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 896.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 31 19:53:47 2021...
