Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep  1 21:16:51 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopSPI_timing_summary_routed.rpt -pb TopSPI_timing_summary_routed.pb -rpx TopSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSPI
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (18)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: mas\.clk (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: slv\.clkOut (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mas\\.clk
                            (input port)
  Destination:            mas\\.clkOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 3.785ns (44.704%)  route 4.681ns (55.296%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  mas\\.clk (IN)
                         net (fo=0)                   0.000     0.000    mas\\.clk
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  n_1_43_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.009     2.986    master/n_1_43_BUFG_inst_n_2
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.124     3.110 r  master/mas\\.clkOut_INST_0_i_1/O
                         net (fo=1, routed)           2.673     5.782    master_n_11
    M20                  OBUF (Prop_obuf_I_O)         2.684     8.466 r  mas\\.clkOut_INST_0/O
                         net (fo=0)                   0.000     8.466    mas\\.clkOut
    M20                                                               r  mas\\.clkOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplexer\\.muxData[1][0]
                            (input port)
  Destination:            multiplexer\\.dataOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 3.946ns (47.634%)  route 4.337ns (52.366%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  multiplexer\\.muxData[1][0] (IN)
                         net (fo=0)                   0.000     0.000    multiplexer\\.muxData[1][0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  multiplexer\\.dataOut[0]_INST_0_i_6/O
                         net (fo=1, routed)           1.629     2.609    mux/multiplexer\\.dataOut[0]_INST_0_i_1_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.733 r  mux/multiplexer\\.dataOut[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     3.166    mux/multiplexer\\.dataOut[0]_INST_0_i_2_n_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  mux/multiplexer\\.dataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.276     5.566    multiplexer\\.dataOut_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         2.717     8.283 r  multiplexer\\.dataOut[0]_INST_0/O
                         net (fo=0)                   0.000     8.283    multiplexer\\.dataOut[0]
    V15                                                               r  multiplexer\\.dataOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplexer\\.muxData[1][3]
                            (input port)
  Destination:            multiplexer\\.dataOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 3.938ns (48.089%)  route 4.251ns (51.911%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  multiplexer\\.muxData[1][3] (IN)
                         net (fo=0)                   0.000     0.000    multiplexer\\.muxData[1][3]
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  multiplexer\\.dataOut[3]_INST_0_i_10/O
                         net (fo=1, routed)           1.553     2.510    mux/multiplexer\\.dataOut[3]_INST_0_i_1_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.634 r  mux/multiplexer\\.dataOut[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     2.897    mux/multiplexer\\.dataOut[3]_INST_0_i_2_n_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.021 r  mux/multiplexer\\.dataOut[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.435     5.457    multiplexer\\.dataOut_OBUF[3]
    Y14                  OBUF (Prop_obuf_I_O)         2.733     8.190 r  multiplexer\\.dataOut[3]_INST_0/O
                         net (fo=0)                   0.000     8.190    multiplexer\\.dataOut[3]
    Y14                                                               r  multiplexer\\.dataOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplexer\\.selIn[1]
                            (input port)
  Destination:            multiplexer\\.dataOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 3.901ns (48.215%)  route 4.190ns (51.785%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  multiplexer\\.selIn[1] (IN)
                         net (fo=0)                   0.000     0.000    multiplexer\\.selIn[1]
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  multiplexer\\.dataOut[3]_INST_0_i_6/O
                         net (fo=8, routed)           1.475     2.452    mux/multiplexer\\.dataOut[0]_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124     2.576 r  mux/multiplexer\\.dataOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.573     3.149    mux/multiplexer\\.dataOut[2]_INST_0_i_2_n_2
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.273 r  mux/multiplexer\\.dataOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.142     5.414    multiplexer\\.dataOut_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.676     8.090 r  multiplexer\\.dataOut[2]_INST_0/O
                         net (fo=0)                   0.000     8.090    multiplexer\\.dataOut[2]
    T16                                                               r  multiplexer\\.dataOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplexer\\.selIn[1]
                            (input port)
  Destination:            multiplexer\\.dataOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 3.898ns (48.345%)  route 4.164ns (51.655%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  multiplexer\\.selIn[1] (IN)
                         net (fo=0)                   0.000     0.000    multiplexer\\.selIn[1]
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  multiplexer\\.dataOut[3]_INST_0_i_6/O
                         net (fo=8, routed)           1.485     2.462    mux/multiplexer\\.dataOut[0]_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I2_O)        0.124     2.586 r  mux/multiplexer\\.dataOut[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.403     2.989    mux/multiplexer\\.dataOut[1]_INST_0_i_2_n_2
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.113 r  mux/multiplexer\\.dataOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.276     5.389    multiplexer\\.dataOut_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         2.673     8.062 r  multiplexer\\.dataOut[1]_INST_0/O
                         net (fo=0)                   0.000     8.062    multiplexer\\.dataOut[1]
    U17                                                               r  multiplexer\\.dataOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/sel_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mas\\.sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 3.165ns (51.417%)  route 2.990ns (48.583%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE                         0.000     0.000 r  master/sel_reg[2]/C
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  master/sel_reg[2]/Q
                         net (fo=3, routed)           2.990     3.446    mas\\.sel_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.709     6.155 r  mas\\.sel[2]_INST_0/O
                         net (fo=0)                   0.000     6.155    mas\\.sel[2]
    U14                                                               r  mas\\.sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/sel_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mas\\.sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.161ns (52.538%)  route 2.856ns (47.462%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE                         0.000     0.000 r  master/sel_reg[1]/C
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  master/sel_reg[1]/Q
                         net (fo=3, routed)           2.856     3.312    mas\\.sel_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.705     6.017 r  mas\\.sel[1]_INST_0/O
                         net (fo=0)                   0.000     6.017    mas\\.sel[1]
    U15                                                               r  mas\\.sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/sel_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mas\\.sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 3.134ns (52.343%)  route 2.853ns (47.657%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE                         0.000     0.000 r  master/sel_reg[0]/C
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  master/sel_reg[0]/Q
                         net (fo=3, routed)           2.853     3.309    mas\\.sel_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         2.678     5.987 r  mas\\.sel[0]_INST_0/O
                         net (fo=0)                   0.000     5.987    mas\\.sel[0]
    U18                                                               r  mas\\.sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/MOSI_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mas\\.MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 3.207ns (54.532%)  route 2.674ns (45.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  master/MOSI_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/MOSI_reg/Q
                         net (fo=1, routed)           2.674     3.192    master_n_2
    M17                  OBUF (Prop_obuf_I_O)         2.689     5.880 r  mas\\.MOSI_INST_0/O
                         net (fo=0)                   0.000     5.880    mas\\.MOSI
    M17                                                               r  mas\\.MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/sel_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mas\\.sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.166ns (54.542%)  route 2.639ns (45.458%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE                         0.000     0.000 r  master/sel_reg[3]/C
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  master/sel_reg[3]/Q
                         net (fo=2, routed)           2.639     3.095    mas\\.sel_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.710     5.806 r  mas\\.sel[3]_INST_0/O
                         net (fo=0)                   0.000     5.806    mas\\.sel[3]
    W15                                                               r  mas\\.sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave3/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.685%)  route 0.146ns (53.315%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[3]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  slave3/data_reg[3]/Q
                         net (fo=3, routed)           0.146     0.274    slave3/slv\\.muxData[2]_OBUF[3]
    SLICE_X42Y43         FDRE                                         r  slave3/MISO_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.209ns (74.061%)  route 0.073ns (25.939%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  slave1/state_reg/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  slave1/state_reg/Q
                         net (fo=9, routed)           0.073     0.237    slave1/state_reg_n_2
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.282 r  slave1/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.282    slave1/data[1]_i_1_n_2
    SLICE_X43Y35         FDRE                                         r  slave1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  master/data_reg[0]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/data_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    master/Q[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  master/data[1]_i_1/O
                         net (fo=2, routed)           0.000     0.291    master/data[1]_i_1_n_2
    SLICE_X43Y54         FDRE                                         r  master/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave1/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave1/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.909%)  route 0.177ns (58.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  slave1/data_reg[3]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  slave1/data_reg[3]/Q
                         net (fo=3, routed)           0.177     0.305    slave1/slv\\.muxData[0]_OBUF[3]
    SLICE_X43Y37         FDRE                                         r  slave1/MISO_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  slave3/count_reg[1]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  slave3/count_reg[1]/Q
                         net (fo=3, routed)           0.082     0.210    slave3/count_reg_n_2_[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.099     0.309 r  slave3/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    slave3/count[2]_i_1_n_2
    SLICE_X43Y38         FDRE                                         r  slave3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/MOSI_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.930%)  route 0.152ns (48.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE                         0.000     0.000 r  master/state_reg/C
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/state_reg/Q
                         net (fo=12, routed)          0.152     0.316    master/state_reg_n_2
    SLICE_X42Y56         FDRE                                         r  master/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.113%)  route 0.180ns (54.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  slave2/data_reg[3]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  slave2/data_reg[3]/Q
                         net (fo=3, routed)           0.180     0.328    slave2/slv\\.muxData[1]_OBUF[3]
    SLICE_X43Y39         FDRE                                         r  slave2/MISO_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE                         0.000     0.000 r  master/count_reg[1]/C
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  master/count_reg[1]/Q
                         net (fo=3, routed)           0.086     0.234    master/count[1]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.098     0.332 r  master/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    master/count[2]_i_1_n_2
    SLICE_X42Y57         FDRE                                         r  master/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  slave1/count_reg[1]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  slave1/count_reg[1]/Q
                         net (fo=3, routed)           0.086     0.234    slave1/count_reg_n_2_[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.098     0.332 r  slave1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    slave1/count[2]_i_1_n_2
    SLICE_X42Y35         FDRE                                         r  slave1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  slave2/count_reg[1]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  slave2/count_reg[1]/Q
                         net (fo=3, routed)           0.086     0.234    slave2/count_reg_n_2_[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.098     0.332 r  slave2/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    slave2/count[2]_i_1_n_2
    SLICE_X42Y37         FDRE                                         r  slave2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





