#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov  8 16:45:48 2022
# Process ID: 1860
# Current directory: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1
# Command line: vivado.exe -log RISC_V_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_top.tcl
# Log file: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1/RISC_V_top.vds
# Journal file: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISC_V_top.tcl -notrace
Command: synth_design -top RISC_V_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19028 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.945 ; gain = 208.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_top' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.txt' is read successfully [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'IM' (1#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-6090] variable 'ram_rf' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RF' (2#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/ALU.v:18]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_top' (4#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:1]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 578.930 ; gain = 281.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 578.930 ; gain = 281.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 578.930 ; gain = 281.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "RAM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 578.930 ; gain = 281.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RISC_V_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port rst
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[31][0]' (FDE) to 'dut2/ram_rf_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[30][0]' (FDE) to 'dut2/ram_rf_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[29][0]' (FDE) to 'dut2/ram_rf_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[28][0]' (FDE) to 'dut2/ram_rf_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[27][0]' (FDE) to 'dut2/ram_rf_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[26][0]' (FDE) to 'dut2/ram_rf_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[25][0]' (FDE) to 'dut2/ram_rf_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[24][0]' (FDE) to 'dut2/ram_rf_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[23][0]' (FDE) to 'dut2/ram_rf_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[22][0]' (FDE) to 'dut2/ram_rf_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[21][0]' (FDE) to 'dut2/ram_rf_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[20][0]' (FDE) to 'dut2/ram_rf_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[19][0]' (FDE) to 'dut2/ram_rf_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[18][0]' (FDE) to 'dut2/ram_rf_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[17][0]' (FDE) to 'dut2/ram_rf_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[16][0]' (FDE) to 'dut2/ram_rf_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[15][0]' (FDE) to 'dut2/ram_rf_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[14][0]' (FDE) to 'dut2/ram_rf_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[13][0]' (FDE) to 'dut2/ram_rf_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[12][0]' (FDE) to 'dut2/ram_rf_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[11][0]' (FDE) to 'dut2/ram_rf_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[10][0]' (FDE) to 'dut2/ram_rf_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[9][0]' (FDE) to 'dut2/ram_rf_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][0] )
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[31][1]' (FDE) to 'dut2/ram_rf_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[30][1]' (FDE) to 'dut2/ram_rf_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[29][1]' (FDE) to 'dut2/ram_rf_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[28][1]' (FDE) to 'dut2/ram_rf_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[27][1]' (FDE) to 'dut2/ram_rf_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[26][1]' (FDE) to 'dut2/ram_rf_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[25][1]' (FDE) to 'dut2/ram_rf_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[24][1]' (FDE) to 'dut2/ram_rf_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[23][1]' (FDE) to 'dut2/ram_rf_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[22][1]' (FDE) to 'dut2/ram_rf_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[21][1]' (FDE) to 'dut2/ram_rf_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[20][1]' (FDE) to 'dut2/ram_rf_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[19][1]' (FDE) to 'dut2/ram_rf_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[18][1]' (FDE) to 'dut2/ram_rf_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[17][1]' (FDE) to 'dut2/ram_rf_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[16][1]' (FDE) to 'dut2/ram_rf_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[15][1]' (FDE) to 'dut2/ram_rf_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[14][1]' (FDE) to 'dut2/ram_rf_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[13][1]' (FDE) to 'dut2/ram_rf_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[12][1]' (FDE) to 'dut2/ram_rf_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[11][1]' (FDE) to 'dut2/ram_rf_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[10][1]' (FDE) to 'dut2/ram_rf_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[9][1]' (FDE) to 'dut2/ram_rf_reg[8][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][1] )
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[31][2]' (FDE) to 'dut2/ram_rf_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[30][2]' (FDE) to 'dut2/ram_rf_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[29][2]' (FDE) to 'dut2/ram_rf_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[28][2]' (FDE) to 'dut2/ram_rf_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[27][2]' (FDE) to 'dut2/ram_rf_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[26][2]' (FDE) to 'dut2/ram_rf_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[25][2]' (FDE) to 'dut2/ram_rf_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[24][2]' (FDE) to 'dut2/ram_rf_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[23][2]' (FDE) to 'dut2/ram_rf_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[22][2]' (FDE) to 'dut2/ram_rf_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[21][2]' (FDE) to 'dut2/ram_rf_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[20][2]' (FDE) to 'dut2/ram_rf_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[19][2]' (FDE) to 'dut2/ram_rf_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[18][2]' (FDE) to 'dut2/ram_rf_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[17][2]' (FDE) to 'dut2/ram_rf_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[16][2]' (FDE) to 'dut2/ram_rf_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[15][2]' (FDE) to 'dut2/ram_rf_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[14][2]' (FDE) to 'dut2/ram_rf_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[13][2]' (FDE) to 'dut2/ram_rf_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[12][2]' (FDE) to 'dut2/ram_rf_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[11][2]' (FDE) to 'dut2/ram_rf_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[10][2]' (FDE) to 'dut2/ram_rf_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[9][2]' (FDE) to 'dut2/ram_rf_reg[8][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][2] )
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[31][3]' (FDE) to 'dut2/ram_rf_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[30][3]' (FDE) to 'dut2/ram_rf_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[29][3]' (FDE) to 'dut2/ram_rf_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[28][3]' (FDE) to 'dut2/ram_rf_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[27][3]' (FDE) to 'dut2/ram_rf_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[26][3]' (FDE) to 'dut2/ram_rf_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[25][3]' (FDE) to 'dut2/ram_rf_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[24][3]' (FDE) to 'dut2/ram_rf_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[23][3]' (FDE) to 'dut2/ram_rf_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[22][3]' (FDE) to 'dut2/ram_rf_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[21][3]' (FDE) to 'dut2/ram_rf_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[20][3]' (FDE) to 'dut2/ram_rf_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[19][3]' (FDE) to 'dut2/ram_rf_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[18][3]' (FDE) to 'dut2/ram_rf_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[17][3]' (FDE) to 'dut2/ram_rf_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[16][3]' (FDE) to 'dut2/ram_rf_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[15][3]' (FDE) to 'dut2/ram_rf_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[14][3]' (FDE) to 'dut2/ram_rf_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[13][3]' (FDE) to 'dut2/ram_rf_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[12][3]' (FDE) to 'dut2/ram_rf_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[11][3]' (FDE) to 'dut2/ram_rf_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[10][3]' (FDE) to 'dut2/ram_rf_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[9][3]' (FDE) to 'dut2/ram_rf_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[31][4]' (FDE) to 'dut2/ram_rf_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[30][4]' (FDE) to 'dut2/ram_rf_reg[28][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[29][4]' (FDE) to 'dut2/ram_rf_reg[28][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[28][4]' (FDE) to 'dut2/ram_rf_reg[26][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[27][4]' (FDE) to 'dut2/ram_rf_reg[26][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[26][4]' (FDE) to 'dut2/ram_rf_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[25][4]' (FDE) to 'dut2/ram_rf_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'dut2/ram_rf_reg[24][4]' (FDE) to 'dut2/ram_rf_reg[22][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[8][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 748.234 ; gain = 450.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 754.352 ; gain = 456.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut2/ram_rf_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 754.555 ; gain = 456.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |    49|
|5     |LUT3   |     7|
|6     |LUT4   |    32|
|7     |LUT5   |    59|
|8     |LUT6   |    32|
|9     |FDRE   |   163|
|10    |IBUF   |     1|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   393|
|2     |  dut2   |RF     |   328|
|3     |  dut3   |ALU    |    25|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.355 ; gain = 457.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 767.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.117 ; gain = 559.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1/RISC_V_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_V_top_utilization_synth.rpt -pb RISC_V_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 16:46:20 2022...
