#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ca9738a140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ca9738b260 .scope module, "tb_clock" "tb_clock" 3 16;
 .timescale -9 -10;
v000001ca9738a2d0_0 .net "clk", 0 0, v000001ca97388550_0;  1 drivers
v000001ca9738b580_0 .var "enable", 0 0;
S_000001ca9738b3f0 .scope module, "uut" "clock" 3 21, 4 17 0, S_000001ca9738b260;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ENABLE";
    .port_info 1 /OUTPUT 1 "CLOCK";
P_000001ca9738baf0 .param/real "clock_period" 0 4 25, Cr<m5000000000000000gfc5>; value=10.0000
v000001ca97388550_0 .var "CLOCK", 0 0;
v000001ca973a3140_0 .net "ENABLE", 0 0, v000001ca9738b580_0;  1 drivers
v000001ca9738ae70_0 .var "counter", 31 0;
E_000001ca9738c530 .event posedge, v000001ca973a3140_0;
    .scope S_000001ca9738b3f0;
T_0 ;
    %wait E_000001ca9738c530;
    %load/vec4 v000001ca9738ae70_0;
    %cvt/rv;
    %pushi/real 1073741824, 4068; load=4.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001ca97388550_0;
    %inv;
    %assign/vec4 v000001ca97388550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca9738ae70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca9738ae70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca9738ae70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ca9738b3f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca97388550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca9738ae70_0, 0;
    %end;
    .thread T_1;
    .scope S_000001ca9738b260;
T_2 ;
    %vpi_call/w 3 28 "$dumpfile", "tb_clock.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ca9738b3f0 {0 0 0};
    %vpi_call/w 3 30 "$monitor", "time=%0t \011 enable=%b", $realtime, v000001ca9738b580_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001ca9738b260;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca9738b580_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca9738b580_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca9738b580_0, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_clock.sv";
    "./../clock/clock.sv";
