ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x8 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x16d0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xec8
load:0x403cb700,len:0x3160
entry 0x403c8950
[0;32mI (27) boot: ESP-IDF v5.4.2 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jul 31 2025 11:44:49[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (33) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (38) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (42) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (45) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (49) boot: Enabling RNG early entropy source...[0m
[0;32mI (54) boot: Partition Table:[0m
[0;32mI (56) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (63) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (69) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (76) boot:  2 factory          factory app      00 00 00010000 00160000[0m
[0;32mI (82) boot: End of partition table[0m
[0;32mI (85) esp_image: segment 0: paddr=00010020 vaddr=3c050020 size=3bd60h (245088) map[0m
[0;32mI (129) esp_image: segment 1: paddr=0004bd88 vaddr=3fca2f00 size=033cch ( 13260) load[0m
[0;32mI (132) esp_image: segment 2: paddr=0004f15c vaddr=40374000 size=00ebch (  3772) load[0m
[0;32mI (134) esp_image: segment 3: paddr=00050020 vaddr=42000020 size=4a060h (303200) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0009a088 vaddr=40374ebc size=1dfach (122796) load[0m
[0;32mI (209) esp_image: segment 5: paddr=000b803c vaddr=600fe000 size=0001ch (    28) load[0m
[0;32mI (221) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (221) boot: Disabling RNG early entropy source...[0m
[0;32mI (231) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (231) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (231) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (236) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (241) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (246) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (251) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (257) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (263) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (269) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (275) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (280) MSPI Timing: PSRAM timing tuning index: 5[0m
[0;32mI (285) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (290) esp_psram: Speed: 80MHz[0m
[0;32mI (308) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (330) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (330) cpu_start: Multicore app[0m
[0;32mI (595) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (604) cpu_start: Pro cpu start user code[0m
[0;32mI (604) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (604) app_init: Application information:[0m
[0;32mI (607) app_init: Project name:     display_lvgl_demos[0m
[0;32mI (613) app_init: App version:      1[0m
[0;32mI (617) app_init: Compile time:     Jul 31 2025 11:49:02[0m
[0;32mI (623) app_init: ELF file SHA256:  2eafa6781...[0m
[0;32mI (628) app_init: ESP-IDF:          v5.4.2[0m
[0;32mI (633) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (638) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (643) efuse_init: Chip rev:         v0.2[0m
[0;32mI (648) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (655) heap_init: At 3FCA6E98 len 00042878 (266 KiB): RAM[0m
[0;32mI (661) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (667) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (673) heap_init: At 600FE01C len 00001FCC (7 KiB): RTCRAM[0m
[0;32mI (680) esp_psram: Adding pool of 7616K of PSRAM memory to heap allocator[0m
[0;32mI (687) esp_psram: Adding pool of 16K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (699) spi_flash: detected chip: gd[0m
[0;32mI (703) spi_flash: flash io: qio[0m
[0;33mW (707) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (720) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (728) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (735) main_task: Started on CPU0[0m
[0;32mI (739) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (748) main_task: Calling app_main()[0m
[0;32mI (752) gpio: GPIO[4]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (761) gpio: GPIO[8]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (770) gpio: GPIO[16]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (780) app_main: Encoder initialized[0m
[0;32mI (784) LVGL: Starting LVGL task[0m
[0;32mI (788) bsp_sub_board: Initialize I80 panel (NEW LCD)[0m
[0;32mI (794) bsp_sub_board: st7701_reg_init[0m
[0;32mI (798) gpio: GPIO[15]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (807) gpio: GPIO[7]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (817) gpio: GPIO[6]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (826) st7701: st7701 register init[0m
[0;32mI (1031) bsp_sub_board: Initialize Intel 8080 bus[0m
[0;32mI (1031) gpio: GPIO[10]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1034) bsp_sub_board: GPIO_LCD4_PIN_NUM_RD=1 always...[0m
[0;32mI (1040) bsp_sub_board: Install SSD1963 panel driver[0m
[0;32mI (1046) ssd1963: LCD panel create success[0m
[0;33mW (1336) ssd1963: The 36h command has been used and will be overwritten by external initialization sequence[0m
[0;33mW (1336) ssd1963: The F0h command has been used and will be overwritten by external initialization sequence[0m
[0;32mI (1361) LVGL PORT: Register io panel event callback for LVGL flush ready notification[0m
[0;33mW (1435) S3-LCD-BOARD: This board doesn't support to change brightness of LCD[0m
[0;32mI (1435) app_main: ++Display LVGL demo[0m
[0;32mI (1436) Main_Menu_main: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –≥–ª–∞–≤–Ω–æ–≥–æ –º–µ–Ω—é[0m
[0;32mI (1469) Main_Menu_main: –ì–ª–∞–≤–Ω–æ–µ –º–µ–Ω—é —É—Å–ø–µ—à–Ω–æ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–æ[0m
[0;32mI (1677) app_main: Encoder driver initialized[0m
[0;32mI (5019) app_main: Encoder (1): RIGHT rotation[0m
[0;32mI (6129) app_main: Encoder (2): RIGHT rotation[0m
[0;32mI (9249) app_main: Encoder (3): LEFT rotation[0m
[0;32mI (11009) app_main: Encoder (4): RIGHT rotation[0m
[0;32mI (11719) app_main: Encoder (5): RIGHT rotation[0m
[0;32mI (12459) app_main: Encoder (6): RIGHT rotation[0m
[0;32mI (13199) app_main: Encoder (7): RIGHT rotation[0m
[0;32mI (13199) ARC_MENU: –°–ø–∏—Å–æ–∫ —Å–¥–≤–∏–Ω—É—Ç –≤–Ω–∏–∑: –Ω–æ–≤—ã–π idx 3[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42045dac  PS      : 0x00060830  A0      : 0x82010b10  A1      : 0x3fcbe3e0  
A2      : 0x00000006  A3      : 0xffffffff  A4      : 0x0000002d  A5      : 0x000000ff  
A6      : 0x3fcb9580  A7      : 0x00000000  A8      : 0x00000000  A9      : 0x3fcb9580  
A10     : 0x0000ffbf  A11     : 0x00000040  A12     : 0x3fcb9580  A13     : 0x00000000  
A14     : 0x00000000  A15     : 0x00000800  SAR     : 0x00000015  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000004  LBEG    : 0x400570e8  LEND    : 0x400570f3  LCOUNT  : 0x00000000  


Backtrace: 0x42045da9:0x3fcbe3e0 0x42010b0d:0x3fcbe410 0x420114b5:0x3fcbe430 0x4200c7dd:0x3fcbe460 0x42045c35:0x3fcbe520 0x4200d6d0:0x3fcbe540 0x4200d758:0x3fcbe560 0x42012525:0x3fcbe5a0 0x4201254d:0x3fcbe5d0 0x42012d38:0x3fcbe600 0x420135fd:0x3fcbe630 0x4201bf4e:0x3fcbe6c0 0x4201c0b1:0x3fcbe6f0 0x42009eed:0x3fcbe710




ELF file SHA256: 2eafa6781

Rebooting...
ÔøΩÔøΩÔøΩESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x40375f38
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x16d0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xec8
load:0x403cb700,len:0x3160
entry 0x403c8950
I (31) boot: ESP-IDF v5.4.2 2nd stage bootloader
[0;32mI (31) boot: compile time Jul 31 2025 11:44:49[0m
[0;32mI (31) boot: Multicore bootloader[0m
[0;32mI (31) boot: chip revision: v0.2[0m
[0;32mI (34) boot: efuse block revision: v1.3[0m
[0;32mI (38) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (42) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (46) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (50) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (54) boot: Enabling RNG early entropy source...[0m
[0;32mI (58) boot: Partition Table:[0m
[0;32mI (61) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (73) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (80) boot:  2 factory          factory app      00 00 00010000 00160000[0m
[0;32mI (87) boot: End of partition table[0m
[0;32mI (90) esp_image: segment 0: paddr=00010020 vaddr=3c050020 size=3bd60h (245088) map[0m
[0;32mI (134) esp_image: segment 1: paddr=0004bd88 vaddr=3fca2f00 size=033cch ( 13260) load[0m
[0;32mI (136) esp_image: segment 2: paddr=0004f15c vaddr=40374000 size=00ebch (  3772) load[0m
[0;32mI (138) esp_image: segment 3: paddr=00050020 vaddr=42000020 size=4a060h (303200) map[0m
[0;32mI (190) esp_image: segment 4: paddr=0009a088 vaddr=40374ebc size=1dfach (122796) load[0m
[0;32mI (213) esp_image: segment 5: paddr=000b803c vaddr=600fe000 size=0001ch (    28) load[0m
[0;32mI (225) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (225) boot: Disabling RNG early entropy source...[0m
[0;32mI (235) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (235) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (235) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (240) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (245) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (251) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (256) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (262) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (267) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (273) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (279) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (285) MSPI Timing: PSRAM timing tuning index: 5[0m
[0;32mI (290) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (294) esp_psram: Speed: 80MHz[0m
[0;32mI (313) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (334) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (334) cpu_start: Multicore app[0m
[0;32mI (600) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (608) cpu_start: Pro cpu start user code[0m
[0;32mI (608) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (608) app_init: Application information:[0m
[0;32mI (611) app_init: Project name:     display_lvgl_demos[0m
[0;32mI (617) app_init: App version:      1[0m
[0;32mI (621) app_init: Compile time:     Jul 31 2025 11:49:02[0m
[0;32mI (627) app_init: ELF file SHA256:  2eafa6781...[0m
[0;32mI (633) app_init: ESP-IDF:          v5.4.2[0m
[0;32mI (638) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (642) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (647) efuse_init: Chip rev:         v0.2[0m
[0;32mI (652) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (659) heap_init: At 3FCA6E98 len 00042878 (266 KiB): RAM[0m
[0;32mI (665) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (672) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (678) heap_init: At 600FE01C len 00001FCC (7 KiB): RTCRAM[0m
[0;32mI (684) esp_psram: Adding pool of 7616K of PSRAM memory to heap allocator[0m
[0;32mI (691) esp_psram: Adding pool of 16K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (704) spi_flash: detected chip: gd[0m
[0;32mI (708) spi_flash: flash io: qio[0m
[0;33mW (712) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (725) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (732) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (740) main_task: Started on CPU0[0m
[0;32mI (744) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (753) main_task: Calling app_main()[0m
[0;32mI (757) gpio: GPIO[4]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (766) gpio: GPIO[8]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (775) gpio: GPIO[16]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (785) app_main: Encoder initialized[0m
[0;32mI (789) LVGL: Starting LVGL task[0m
[0;32mI (793) bsp_sub_board: Initialize I80 panel (NEW LCD)[0m
[0;32mI (799) bsp_sub_board: st7701_reg_init[0m
[0;32mI (803) gpio: GPIO[15]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (812) gpio: GPIO[7]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (822) gpio: GPIO[6]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (831) st7701: st7701 register init[0m
[0;32mI (1036) bsp_sub_board: Initialize Intel 8080 bus[0m
[0;32mI (1036) gpio: GPIO[10]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1039) bsp_sub_board: GPIO_LCD4_PIN_NUM_RD=1 always...[0m
[0;32mI (1045) bsp_sub_board: Install SSD1963 panel driver[0m
[0;32mI (1051) ssd1963: LCD panel create success[0m
[0;33mW (1341) ssd1963: The 36h command has been used and will be overwritten by external initialization sequence[0m
[0;33mW (1341) ssd1963: The F0h command has been used and will be overwritten by external initialization sequence[0m
[0;32mI (1366) LVGL PORT: Register io panel event callback for LVGL flush ready notification[0m
[0;33mW (1440) S3-LCD-BOARD: This board doesn't support to change brightness of LCD[0m
[0;32mI (1440) app_main: ++Display LVGL demo[0m
[0;32mI (1441) Main_Menu_main: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –≥–ª–∞–≤–Ω–æ–≥–æ –º–µ–Ω—é[0m
[0;32mI (1474) Main_Menu_main: –ì–ª–∞–≤–Ω–æ–µ –º–µ–Ω—é —É—Å–ø–µ—à–Ω–æ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–æ[0m
[0;32mI (1682) app_main: Encoder driver initialized[0m
