Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: multipleksowanie.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multipleksowanie.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multipleksowanie"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : multipleksowanie
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Connect_with_ISE/ISE_projets/stoper/stoper.vhd" into library work
Parsing entity <multipleksowanie>.
Parsing architecture <Behavioral> of entity <multipleksowanie>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <multipleksowanie> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/Connect_with_ISE/ISE_projets/stoper/stoper.vhd" Line 183: Assignment to en_4_tym ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multipleksowanie>.
    Related source file is "/home/ise/Connect_with_ISE/ISE_projets/stoper/stoper.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 3-bit register for signal <adr>.
    Found 19-bit register for signal <tym>.
    Found 1-bit register for signal <clk_out2>.
    Found 4-bit register for signal <wyjscie_tym>.
    Found 1-bit register for signal <en_1_tym>.
    Found 4-bit register for signal <wyjscie_2_tym>.
    Found 1-bit register for signal <en_2_tym>.
    Found 4-bit register for signal <wyjscie_3_tym>.
    Found 1-bit register for signal <en_3_tym>.
    Found 4-bit register for signal <wyjscie_4_tym>.
    Found 4-bit register for signal <wyjscie_5_tym>.
    Found 4-bit register for signal <wyjscie_6_tym>.
    Found 4-bit register for signal <wyjscie_7_tym>.
    Found 4-bit register for signal <wyjscie_8_tym>.
    Found 1-bit register for signal <run>.
    Found 1-bit register for signal <stop_p>.
    Found 15-bit register for signal <_v3>.
    Found 15-bit adder for signal <tym[14]_GND_6_o_add_0_OUT> created at line 86.
    Found 3-bit adder for signal <adr[2]_GND_6_o_add_4_OUT> created at line 97.
    Found 19-bit adder for signal <tym[18]_GND_6_o_add_6_OUT> created at line 105.
    Found 4-bit adder for signal <wyjscie_tym[3]_GND_6_o_add_11_OUT> created at line 117.
    Found 4-bit adder for signal <wyjscie_2_tym[3]_GND_6_o_add_18_OUT> created at line 139.
    Found 4-bit adder for signal <wyjscie_3_tym[3]_GND_6_o_add_26_OUT> created at line 164.
    Found 4-bit adder for signal <wyjscie_4_tym[3]_GND_6_o_add_34_OUT> created at line 188.
    Found 8x8-bit Read Only RAM for signal <dig>
    Found 16x7-bit Read Only RAM for signal <wyj_dek>
    Found 1-bit 8-to-1 multiplexer for signal <wej_dek<3>> created at line 250.
    Found 1-bit 8-to-1 multiplexer for signal <wej_dek<2>> created at line 250.
    Found 1-bit 8-to-1 multiplexer for signal <wej_dek<1>> created at line 250.
    Found 1-bit 8-to-1 multiplexer for signal <wej_dek<0>> created at line 250.
    Summary:
	inferred   2 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <multipleksowanie> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 15-bit adder                                          : 1
 19-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 4
# Registers                                            : 18
 1-bit register                                        : 7
 15-bit register                                       : 1
 19-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 8
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <multipleksowanie>.
The following registers are absorbed into counter <tym>: 1 register on signal <tym>.
The following registers are absorbed into counter <_i000011>: 1 register on signal <_i000011>.
The following registers are absorbed into counter <wyjscie_tym>: 1 register on signal <wyjscie_tym>.
The following registers are absorbed into counter <adr>: 1 register on signal <adr>.
The following registers are absorbed into counter <wyjscie_2_tym>: 1 register on signal <wyjscie_2_tym>.
The following registers are absorbed into counter <wyjscie_3_tym>: 1 register on signal <wyjscie_3_tym>.
The following registers are absorbed into counter <wyjscie_4_tym>: 1 register on signal <wyjscie_4_tym>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dig> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dig>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wyj_dek> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wej_dek>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wyj_dek>       |          |
    -----------------------------------------------------------------------
Unit <multipleksowanie> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 19-bit adder                                          : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <multipleksowanie> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multipleksowanie, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : multipleksowanie.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 309
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 64
#      LUT2                        : 42
#      LUT3                        : 16
#      LUT4                        : 16
#      LUT5                        : 1
#      LUT6                        : 21
#      MUXCY                       : 64
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 76
#      FD                          : 42
#      FD_1                        : 1
#      FDE                         : 16
#      FDE_1                       : 1
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 4
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  126800     0%  
 Number of Slice LUTs:                  171  out of  63400     0%  
    Number used as Logic:               171  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    181
   Number with an unused Flip Flop:     105  out of    181    58%  
   Number with an unused LUT:            10  out of    181     5%  
   Number of fully used LUT-FF pairs:    66  out of    181    36%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
clk_out2                           | NONE(wyjscie_tym_0)    | 19    |
clk_out                            | NONE(adr_0)            | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.352ns (Maximum Frequency: 298.338MHz)
   Minimum input arrival time before clock: 0.667ns
   Maximum output required time after clock: 2.469ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.352ns (frequency: 298.338MHz)
  Total number of paths / destination ports: 6034 / 39
-------------------------------------------------------------------------
Delay:               3.352ns (Levels of Logic = 19)
  Source:            tym_0 (FF)
  Destination:       tym_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: tym_0 to tym_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  tym_0 (tym_0)
     INV:I->O              1   0.113   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_lut<0>_INV_0 (Madd_tym[18]_GND_6_o_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<0> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<1> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<2> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<3> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<4> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<5> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<6> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<7> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<8> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<9> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<10> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<11> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<12> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_tym[18]_GND_6_o_add_6_OUT_cy<13> (Madd_tym[18]_GND_6_o_add_6_OUT_cy<13>)
     XORCY:CI->O           2   0.370   0.383  Madd_tym[18]_GND_6_o_add_6_OUT_xor<14> (tym[18]_GND_6_o_add_6_OUT<14>)
     LUT4:I2->O            1   0.097   0.511  PWR_6_o_tym[18]_equal_8_o<18>3_SW0 (N6)
     LUT6:I3->O           19   0.097   0.379  PWR_6_o_tym[18]_equal_8_o<18>4 (PWR_6_o_tym[18]_equal_8_o)
     LUT2:I1->O            1   0.097   0.000  tym_0_rstpot (tym_0_rstpot)
     FD:D                      0.008          tym_0
    ----------------------------------------
    Total                      3.352ns (1.795ns logic, 1.557ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out2'
  Clock period: 2.147ns (frequency: 465.788MHz)
  Total number of paths / destination ports: 170 / 47
-------------------------------------------------------------------------
Delay:               2.147ns (Levels of Logic = 2)
  Source:            wyjscie_4_tym_3 (FF)
  Destination:       wyjscie_4_tym_0 (FF)
  Source Clock:      clk_out2 rising
  Destination Clock: clk_out2 rising

  Data Path: wyjscie_4_tym_3 to wyjscie_4_tym_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.361   0.570  wyjscie_4_tym_3 (wyjscie_4_tym_3)
     LUT4:I0->O            1   0.097   0.379  Mcount_wyjscie_4_tym_val1_SW0 (N2)
     LUT6:I4->O            4   0.097   0.293  Mcount_wyjscie_4_tym_val1 (Mcount_wyjscie_4_tym_val)
     FDRE:R                    0.349          wyjscie_4_tym_0
    ----------------------------------------
    Total                      2.147ns (0.904ns logic, 1.243ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out'
  Clock period: 1.124ns (frequency: 889.759MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.124ns (Levels of Logic = 1)
  Source:            adr_0 (FF)
  Destination:       adr_0 (FF)
  Source Clock:      clk_out falling
  Destination Clock: clk_out falling

  Data Path: adr_0 to adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.361   0.363  adr_0 (adr_0)
     INV:I->O              1   0.113   0.279  Mcount_adr_xor<0>11_INV_0 (Result<0>3)
     FD:D                      0.008          adr_0
    ----------------------------------------
    Total                      1.124ns (0.482ns logic, 0.642ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 18
-------------------------------------------------------------------------
Offset:              0.667ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       stop_p (FF)
  Destination Clock: clk rising

  Data Path: start to stop_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  start_IBUF (start_IBUF)
     LUT4:I0->O            1   0.097   0.000  stop_p_rstpot (stop_p_rstpot)
     FD:D                      0.008          stop_p
    ----------------------------------------
    Total                      0.667ns (0.106ns logic, 0.561ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out'
  Total number of paths / destination ports: 164 / 15
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 4)
  Source:            adr_1 (FF)
  Destination:       wyj_dek<6> (PAD)
  Source Clock:      clk_out falling

  Data Path: adr_1 to wyj_dek<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.361   0.772  adr_1 (adr_1)
     LUT6:I0->O            1   0.097   0.000  Mmux_wej_dek<3>_3 (Mmux_wej_dek<3>_3)
     MUXF7:I1->O           7   0.279   0.584  Mmux_wej_dek<3>_2_f7 (wej_dek<3>)
     LUT4:I0->O            1   0.097   0.279  wyj_dek<4>1 (wyj_dek_4_OBUF)
     OBUF:I->O                 0.000          wyj_dek_4_OBUF (wyj_dek<4>)
    ----------------------------------------
    Total                      2.469ns (0.834ns logic, 1.635ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out2'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              2.284ns (Levels of Logic = 4)
  Source:            wyjscie_3_tym_0 (FF)
  Destination:       wyj_dek<2> (PAD)
  Source Clock:      clk_out2 rising

  Data Path: wyjscie_3_tym_0 to wyj_dek<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.361   0.589  wyjscie_3_tym_0 (wyjscie_3_tym_0)
     LUT6:I2->O            1   0.097   0.000  Mmux_wej_dek<0>_4 (Mmux_wej_dek<0>_4)
     MUXF7:I0->O           7   0.277   0.584  Mmux_wej_dek<0>_2_f7 (wej_dek<0>)
     LUT4:I0->O            1   0.097   0.279  Mram_wyj_dek21 (wyj_dek_2_OBUF)
     OBUF:I->O                 0.000          wyj_dek_2_OBUF (wyj_dek<2>)
    ----------------------------------------
    Total                      2.284ns (0.832ns logic, 1.452ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              2.254ns (Levels of Logic = 4)
  Source:            wyjscie_7_tym_2 (FF)
  Destination:       wyj_dek<6> (PAD)
  Source Clock:      clk rising

  Data Path: wyjscie_7_tym_2 to wyj_dek<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.556  wyjscie_7_tym_2 (wyjscie_7_tym_2)
     LUT6:I2->O            1   0.097   0.000  Mmux_wej_dek<2>_3 (Mmux_wej_dek<2>_3)
     MUXF7:I1->O           7   0.279   0.584  Mmux_wej_dek<2>_2_f7 (wej_dek<2>)
     LUT4:I0->O            1   0.097   0.279  wyj_dek<3>1 (wyj_dek_3_OBUF)
     OBUF:I->O                 0.000          wyj_dek_3_OBUF (wyj_dek<3>)
    ----------------------------------------
    Total                      2.254ns (0.834ns logic, 1.420ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.996|         |    3.352|         |
clk_out2       |    0.681|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out        |         |         |    1.124|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.928|         |         |         |
clk_out2       |    2.147|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 11.98 secs
 
--> 


Total memory usage is 507728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

