-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity quad_frame_remapper is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 128;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 128;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of quad_frame_remapper is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "quad_frame_remapper_quad_frame_remapper,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=3297241,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=3818,HLS_SYN_LUT=9241,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (34 downto 0) := "00000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (34 downto 0) := "00000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (34 downto 0) := "00000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (34 downto 0) := "00000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (34 downto 0) := "00000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (34 downto 0) := "00000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (34 downto 0) := "00001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (34 downto 0) := "00010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (34 downto 0) := "00100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (34 downto 0) := "01000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (34 downto 0) := "10000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv64_168 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000101101000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv23_1680 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001011010000000";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_21B : STD_LOGIC_VECTOR (10 downto 0) := "01000011011";
    constant ap_const_lv10_1E4 : STD_LOGIC_VECTOR (9 downto 0) := "0111100100";
    constant ap_const_lv10_36 : STD_LOGIC_VECTOR (9 downto 0) := "0000110110";
    constant ap_const_lv10_1E5 : STD_LOGIC_VECTOR (9 downto 0) := "0111100101";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv13_1DE4 : STD_LOGIC_VECTOR (12 downto 0) := "1110111100100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_21C : STD_LOGIC_VECTOR (10 downto 0) := "01000011100";
    constant ap_const_lv19_168 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000101101000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal src : STD_LOGIC_VECTOR (63 downto 0);
    signal dst : STD_LOGIC_VECTOR (63 downto 0);
    signal size_in_16bytes : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal gmem1_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal gmem1_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal or_ln102_reg_526 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_235_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal reg_244 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal dst_read_reg_487 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_read_reg_492 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln91_fu_266_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln91_reg_497 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_2_fu_278_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_2_reg_505 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln95_fu_292_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln95_reg_510 : STD_LOGIC_VECTOR (63 downto 0);
    signal is_bottom_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_bottom_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_y_fu_309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal local_y_reg_520 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln102_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_y_fu_391_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_y_reg_530 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal mul_ln123_fu_401_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln123_reg_535 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln1_reg_540 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal line_buf_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_in_ce0 : STD_LOGIC;
    signal line_buf_in_we0 : STD_LOGIC;
    signal line_buf_in_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal line_buf_in_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_in_ce1 : STD_LOGIC;
    signal line_buf_in_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_out_ce0 : STD_LOGIC;
    signal line_buf_out_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buf_out_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal line_buf_out_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_we0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce1 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce1 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_ce0 : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_ap_idle : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_ap_ready : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_ce0 : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARVALID : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RREADY : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem1_0_AWVALID : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_WVALID : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal gmem1_0_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem1_0_BREADY : STD_LOGIC;
    signal grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln91_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg : STD_LOGIC := '0';
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal sext_ln123_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln160_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln107_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state26 : BOOLEAN;
    signal phi_mul_fu_142 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal y_fu_146 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal zext_ln95_fu_288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln91_fu_284_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln98_fu_303_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln102_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_1_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_fu_335_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_338_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln117_fu_350_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln117_fu_346_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln117_2_fu_355_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln117_1_fu_359_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln117_fu_365_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal src_local_y_fu_371_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln117_1_fu_381_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln120_fu_385_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln123_fu_401_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln123_fu_401_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_407_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln123_1_fu_414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln123_fu_418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_block_state15_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal mul_ln123_fu_401_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component quad_frame_remapper_quad_frame_remapper_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        line_buf_out_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln123 : IN STD_LOGIC_VECTOR (59 downto 0);
        line_buf_in_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_in_ce0 : OUT STD_LOGIC;
        line_buf_in_we0 : OUT STD_LOGIC;
        line_buf_in_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        line_buf_out_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buf_in_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_in_ce0 : OUT STD_LOGIC;
        line_buf_in_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        line_buf_in_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_in_ce1 : OUT STD_LOGIC;
        line_buf_in_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        line_buf_out_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buf_in_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_in_ce0 : OUT STD_LOGIC;
        line_buf_in_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        line_buf_in_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_in_ce1 : OUT STD_LOGIC;
        line_buf_in_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        line_buf_out_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln160 : IN STD_LOGIC_VECTOR (59 downto 0);
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_quad_frame_remapper_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln107 : IN STD_LOGIC_VECTOR (59 downto 0);
        line_buf_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buf_out_ce0 : OUT STD_LOGIC;
        line_buf_out_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_mul_11ns_10ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (15 downto 0);
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component quad_frame_remapper_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        src : OUT STD_LOGIC_VECTOR (63 downto 0);
        dst : OUT STD_LOGIC_VECTOR (63 downto 0);
        size_in_16bytes : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component quad_frame_remapper_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component quad_frame_remapper_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    line_buf_in_U : component quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buf_in_address0,
        ce0 => line_buf_in_ce0,
        we0 => line_buf_in_we0,
        d0 => grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_d0,
        q0 => line_buf_in_q0,
        address1 => line_buf_in_address1,
        ce1 => line_buf_in_ce1,
        q1 => line_buf_in_q1);

    line_buf_out_U : component quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buf_out_address0,
        ce0 => line_buf_out_ce0,
        we0 => line_buf_out_we0,
        d0 => line_buf_out_d0,
        q0 => line_buf_out_q0);

    grp_quad_frame_remapper_Pipeline_1_fu_189 : component quad_frame_remapper_quad_frame_remapper_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_1_fu_189_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_1_fu_189_ap_ready,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_ce0,
        line_buf_out_we0 => grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_we0,
        line_buf_out_d0 => grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_d0);

    grp_quad_frame_remapper_Pipeline_3_fu_194 : component quad_frame_remapper_quad_frame_remapper_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_3_fu_194_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_3_fu_194_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_3_fu_194_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln123 => trunc_ln1_reg_540,
        line_buf_in_address0 => grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_address0,
        line_buf_in_ce0 => grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_ce0,
        line_buf_in_we0 => grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_we0,
        line_buf_in_d0 => grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_d0);

    grp_quad_frame_remapper_Pipeline_4_fu_202 : component quad_frame_remapper_quad_frame_remapper_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_4_fu_202_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_4_fu_202_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_4_fu_202_ap_ready,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_ce0,
        line_buf_out_we0 => grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_we0,
        line_buf_out_d0 => grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_d0);

    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 : component quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_ready,
        line_buf_in_address0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address0,
        line_buf_in_ce0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce0,
        line_buf_in_q0 => line_buf_in_q0,
        line_buf_in_address1 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address1,
        line_buf_in_ce1 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce1,
        line_buf_in_q1 => line_buf_in_q1,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_ce0,
        line_buf_out_we0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_we0,
        line_buf_out_d0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_d0);

    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 : component quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_ready,
        line_buf_in_address0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address0,
        line_buf_in_ce0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce0,
        line_buf_in_q0 => line_buf_in_q0,
        line_buf_in_address1 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address1,
        line_buf_in_ce1 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce1,
        line_buf_in_q1 => line_buf_in_q1,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_ce0,
        line_buf_out_we0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_we0,
        line_buf_out_d0 => grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_d0);

    grp_quad_frame_remapper_Pipeline_7_fu_219 : component quad_frame_remapper_quad_frame_remapper_Pipeline_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_7_fu_219_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_7_fu_219_ap_ready,
        m_axi_gmem1_0_AWVALID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => ap_const_logic_0,
        m_axi_gmem1_0_ARADDR => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => ap_const_logic_0,
        m_axi_gmem1_0_RREADY => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => ap_const_lv128_lc_1,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY => grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        sext_ln160 => reg_244,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_ce0,
        line_buf_out_q0 => line_buf_out_q0);

    grp_quad_frame_remapper_Pipeline_2_fu_227 : component quad_frame_remapper_quad_frame_remapper_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start,
        ap_done => grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done,
        ap_idle => grp_quad_frame_remapper_Pipeline_2_fu_227_ap_idle,
        ap_ready => grp_quad_frame_remapper_Pipeline_2_fu_227_ap_ready,
        m_axi_gmem1_0_AWVALID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => ap_const_logic_0,
        m_axi_gmem1_0_ARADDR => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => ap_const_logic_0,
        m_axi_gmem1_0_RREADY => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => ap_const_lv128_lc_1,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY => grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        sext_ln107 => reg_244,
        line_buf_out_address0 => grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_address0,
        line_buf_out_ce0 => grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_ce0,
        line_buf_out_q0 => line_buf_out_q0);

    control_s_axi_U : component quad_frame_remapper_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        src => src,
        dst => dst,
        size_in_16bytes => size_in_16bytes,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component quad_frame_remapper_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 4,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 11,
        CH0_USER_DW => 128,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 4,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => gmem0_0_ARADDR,
        I_CH0_ARLEN => gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => ap_const_lv128_lc_1,
        I_CH0_WSTRB => ap_const_lv16_0,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component quad_frame_remapper_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 32,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 2,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 128,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 2)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => gmem1_0_AWVALID,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => gmem1_0_AWADDR,
        I_CH0_AWLEN => gmem1_0_AWLEN,
        I_CH0_WVALID => gmem1_0_WVALID,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => gmem1_0_WDATA,
        I_CH0_WSTRB => gmem1_0_WSTRB,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => gmem1_0_BREADY);

    mul_11ns_10ns_19_1_1_U16 : component quad_frame_remapper_mul_11ns_10ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln123_fu_401_p0,
        din1 => mul_ln123_fu_401_p1,
        dout => mul_ln123_fu_401_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln91_fu_272_p2 = ap_const_lv1_0) and (or_ln102_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_1_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_2_fu_227_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_3_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_4_fu_202_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_7_fu_219_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_ready = ap_const_logic_1)) then 
                    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_mul_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_142 <= ap_const_lv23_0;
            elsif (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                phi_mul_fu_142 <= add_ln91_reg_497;
            end if; 
        end if;
    end process;

    y_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_146 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                y_fu_146 <= y_2_reg_505;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln91_reg_497 <= add_ln91_fu_266_p2;
                add_ln95_reg_510 <= add_ln95_fu_292_p2;
                is_bottom_reg_515 <= is_bottom_fu_297_p2;
                local_y_reg_520 <= local_y_fu_309_p3;
                or_ln102_reg_526 <= or_ln102_fu_329_p2;
                y_2_reg_505 <= y_2_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                dst_read_reg_487 <= dst;
                src_read_reg_492 <= src;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mul_ln123_reg_535 <= mul_ln123_fu_401_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state28))) then
                reg_244 <= add_ln95_reg_510(63 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                src_y_reg_530 <= src_y_fu_391_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln1_reg_540 <= add_ln123_fu_418_p2(63 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state2, or_ln102_fu_329_p2, grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done, grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done, grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done, gmem0_0_ARREADY, gmem1_0_AWREADY, gmem1_0_BVALID, icmp_ln91_fu_272_p2, ap_CS_fsm_state27, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state30, ap_block_state26, ap_block_state15_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln91_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln91_fu_272_p2 = ap_const_lv1_0) and (or_ln102_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if ((not(((gmem1_0_AWREADY = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((gmem1_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((gmem1_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln117_1_fu_359_p2 <= std_logic_vector(unsigned(zext_ln117_fu_346_p1) + unsigned(zext_ln117_2_fu_355_p1));
    add_ln117_fu_365_p2 <= std_logic_vector(unsigned(add_ln117_1_fu_359_p2) + unsigned(ap_const_lv13_1DE4));
    add_ln120_fu_385_p2 <= std_logic_vector(unsigned(zext_ln117_1_fu_381_p1) + unsigned(ap_const_lv11_21C));
    add_ln123_fu_418_p2 <= std_logic_vector(unsigned(zext_ln123_1_fu_414_p1) + unsigned(src_read_reg_492));
    add_ln91_fu_266_p2 <= std_logic_vector(unsigned(phi_mul_fu_142) + unsigned(ap_const_lv23_1680));
    add_ln95_fu_292_p2 <= std_logic_vector(unsigned(zext_ln95_fu_288_p1) + unsigned(dst_read_reg_487));
    add_ln98_fu_303_p2 <= std_logic_vector(unsigned(trunc_ln91_fu_284_p1) + unsigned(ap_const_lv10_1E4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state15_on_subcall_done)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done)
    begin
        if ((grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done, gmem1_0_AWREADY)
    begin
        if (((gmem1_0_AWREADY = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done)
    begin
        if ((grp_quad_frame_remapper_Pipeline_7_fu_219_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(ap_block_state26)
    begin
        if ((ap_const_boolean_1 = ap_block_state26)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done)
    begin
        if ((grp_quad_frame_remapper_Pipeline_1_fu_189_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(gmem1_0_AWREADY)
    begin
        if ((gmem1_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done)
    begin
        if ((grp_quad_frame_remapper_Pipeline_2_fu_227_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(gmem1_0_BVALID)
    begin
        if ((gmem1_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(gmem0_0_ARREADY)
    begin
        if ((gmem0_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state15_on_subcall_done_assign_proc : process(grp_quad_frame_remapper_Pipeline_3_fu_194_ap_done, grp_quad_frame_remapper_Pipeline_4_fu_202_ap_done)
    begin
                ap_block_state15_on_subcall_done <= ((grp_quad_frame_remapper_Pipeline_4_fu_202_ap_done = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_3_fu_194_ap_done = ap_const_logic_0));
    end process;


    ap_block_state26_assign_proc : process(or_ln102_reg_526, gmem1_0_BVALID)
    begin
                ap_block_state26 <= ((gmem1_0_BVALID = ap_const_logic_0) and (or_ln102_reg_526 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln91_fu_272_p2)
    begin
        if (((icmp_ln91_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln91_fu_272_p2)
    begin
        if (((icmp_ln91_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    gmem0_0_ARADDR_assign_proc : process(ap_CS_fsm_state6, grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARADDR, gmem0_0_ARREADY, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln123_fu_433_p1)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem0_0_ARADDR <= sext_ln123_fu_433_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_ARADDR <= grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARADDR;
        else 
            gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARLEN_assign_proc : process(ap_CS_fsm_state6, grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLEN, gmem0_0_ARREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem0_0_ARLEN <= ap_const_lv64_168(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_ARLEN <= grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARLEN;
        else 
            gmem0_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARVALID_assign_proc : process(ap_CS_fsm_state6, grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARVALID, gmem0_0_ARREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            gmem0_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_ARVALID <= grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_ARVALID;
        else 
            gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_RREADY_assign_proc : process(grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_RREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_RREADY <= grp_quad_frame_remapper_Pipeline_3_fu_194_m_axi_gmem0_0_RREADY;
        else 
            gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_0_AWADDR_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done, grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWADDR, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWADDR, gmem1_0_AWREADY, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30, sext_ln160_fu_443_p1, sext_ln107_fu_462_p1)
    begin
        if (((gmem1_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem1_0_AWADDR <= sext_ln107_fu_462_p1;
        elsif ((not(((gmem1_0_AWREADY = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem1_0_AWADDR <= sext_ln160_fu_443_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_AWADDR <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_AWADDR <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWADDR;
        else 
            gmem1_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_AWLEN_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done, grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLEN, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLEN, gmem1_0_AWREADY, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if ((((gmem1_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem1_0_AWREADY = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            gmem1_0_AWLEN <= ap_const_lv64_168(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_AWLEN <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_AWLEN <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWLEN;
        else 
            gmem1_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_AWVALID_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done, grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWVALID, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWVALID, gmem1_0_AWREADY, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if ((((gmem1_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((gmem1_0_AWREADY = ap_const_logic_0) or (grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            gmem1_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_AWVALID <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_AWVALID <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_AWVALID;
        else 
            gmem1_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_BREADY_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state26, or_ln102_reg_526, grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_BREADY, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_BREADY, gmem1_0_BVALID, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_block_state26)
    begin
        if ((((ap_const_boolean_0 = ap_block_state26) and (ap_const_logic_1 = ap_CS_fsm_state26) and (or_ln102_reg_526 = ap_const_lv1_0)) or ((gmem1_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)))) then 
            gmem1_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_BREADY <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_BREADY <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_BREADY;
        else 
            gmem1_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_WDATA_assign_proc : process(grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WDATA, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WDATA, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_WDATA <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_WDATA <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WDATA;
        else 
            gmem1_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_WSTRB_assign_proc : process(grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WSTRB, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WSTRB, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_WSTRB <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_WSTRB <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WSTRB;
        else 
            gmem1_0_WSTRB <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_WVALID_assign_proc : process(grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WVALID, grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WVALID, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem1_0_WVALID <= grp_quad_frame_remapper_Pipeline_2_fu_227_m_axi_gmem1_0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem1_0_WVALID <= grp_quad_frame_remapper_Pipeline_7_fu_219_m_axi_gmem1_0_WVALID;
        else 
            gmem1_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AW_assign_proc : process(m_axi_gmem1_AWREADY, ap_CS_fsm_state28, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem1_blk_n_AW <= m_axi_gmem1_AWREADY;
        else 
            gmem1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_B_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state35, ap_CS_fsm_state26, or_ln102_reg_526)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or ((ap_const_logic_1 = ap_CS_fsm_state26) and (or_ln102_reg_526 = ap_const_lv1_0)))) then 
            gmem1_blk_n_B <= m_axi_gmem1_BVALID;
        else 
            gmem1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_235_p4 <= add_ln95_reg_510(63 downto 4);
    grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start <= grp_quad_frame_remapper_Pipeline_1_fu_189_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start <= grp_quad_frame_remapper_Pipeline_2_fu_227_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start <= grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start <= grp_quad_frame_remapper_Pipeline_4_fu_202_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start <= grp_quad_frame_remapper_Pipeline_7_fu_219_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg;
    grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg;
    icmp_ln102_1_fu_323_p2 <= "1" when (unsigned(local_y_fu_309_p3) > unsigned(ap_const_lv10_1E5)) else "0";
    icmp_ln102_fu_317_p2 <= "1" when (unsigned(local_y_fu_309_p3) < unsigned(ap_const_lv10_36)) else "0";
    icmp_ln91_fu_272_p2 <= "1" when (y_fu_146 = ap_const_lv11_438) else "0";
    is_bottom_fu_297_p2 <= "1" when (unsigned(y_fu_146) > unsigned(ap_const_lv11_21B)) else "0";

    line_buf_in_address0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_address0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_in_address0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_in_address0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_in_address0 <= grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_address0;
        else 
            line_buf_in_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_in_address1_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address1, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_in_address1 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_in_address1 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_address1;
        else 
            line_buf_in_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_in_ce0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_ce0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce0, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_in_ce0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_in_ce0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_in_ce0 <= grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_ce0;
        else 
            line_buf_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_in_ce1_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce1, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_in_ce1 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_in_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_in_ce1 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_in_ce1;
        else 
            line_buf_in_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_in_we0_assign_proc : process(grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_in_we0 <= grp_quad_frame_remapper_Pipeline_3_fu_194_line_buf_in_we0;
        else 
            line_buf_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_out_address0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_address0, grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_address0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_address0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_address0, grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_address0, grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_address0, ap_CS_fsm_state27, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            line_buf_out_address0 <= grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_address0;
        else 
            line_buf_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_out_ce0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_ce0, grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_ce0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_ce0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_ce0, grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_ce0, grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_ce0, ap_CS_fsm_state27, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_2_fu_227_line_buf_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_7_fu_219_line_buf_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            line_buf_out_ce0 <= grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_ce0;
        else 
            line_buf_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_out_d0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_d0, grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_d0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_d0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_d0, ap_CS_fsm_state27, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_out_d0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_out_d0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_out_d0 <= grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            line_buf_out_d0 <= grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_d0;
        else 
            line_buf_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    line_buf_out_we0_assign_proc : process(ap_CS_fsm_state19, grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_we0, grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_we0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_we0, grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_we0, ap_CS_fsm_state27, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buf_out_we0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_line_buf_out_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buf_out_we0 <= grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_line_buf_out_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buf_out_we0 <= grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            line_buf_out_we0 <= grp_quad_frame_remapper_Pipeline_1_fu_189_line_buf_out_we0;
        else 
            line_buf_out_we0 <= ap_const_lv16_0;
        end if; 
    end process;

    local_y_fu_309_p3 <= 
        add_ln98_fu_303_p2 when (is_bottom_fu_297_p2(0) = '1') else 
        trunc_ln91_fu_284_p1;
    mul_ln123_fu_401_p0 <= mul_ln123_fu_401_p00(11 - 1 downto 0);
    mul_ln123_fu_401_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_y_reg_530),19));
    mul_ln123_fu_401_p1 <= ap_const_lv19_168(10 - 1 downto 0);
    or_ln102_fu_329_p2 <= (icmp_ln102_fu_317_p2 or icmp_ln102_1_fu_323_p2);
        sext_ln107_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_235_p4),64));

        sext_ln123_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_540),64));

        sext_ln160_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_244),64));

    shl_ln117_fu_350_p2 <= std_logic_vector(shift_left(unsigned(local_y_reg_520),to_integer(unsigned('0' & ap_const_lv10_1(10-1 downto 0)))));
    shl_ln_fu_407_p3 <= (mul_ln123_reg_535 & ap_const_lv4_0);
    src_local_y_fu_371_p4 <= add_ln117_fu_365_p2(12 downto 3);
    src_y_fu_391_p3 <= 
        add_ln120_fu_385_p2 when (is_bottom_reg_515(0) = '1') else 
        zext_ln117_1_fu_381_p1;
    tmp_fu_338_p3 <= (trunc_ln117_fu_335_p1 & ap_const_lv3_0);
    trunc_ln117_fu_335_p1 <= local_y_reg_520(9 - 1 downto 0);
    trunc_ln91_fu_284_p1 <= y_fu_146(10 - 1 downto 0);
    y_2_fu_278_p2 <= std_logic_vector(unsigned(y_fu_146) + unsigned(ap_const_lv11_1));
    zext_ln117_1_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_local_y_fu_371_p4),11));
    zext_ln117_2_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_fu_350_p2),13));
    zext_ln117_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_338_p3),13));
    zext_ln123_1_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_407_p3),64));
    zext_ln95_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_fu_142),64));
end behav;
