<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <export preferredWidth="236" />
   <name preferredWidth="242" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="217" />
   <clocksource preferredWidth="217" />
   <frequency preferredWidth="214" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Library/Interface Protocols/Serial,Library,Project" />
 <window width="960" height="1040" x="960" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
