ISim log file
Running: C:\Users\HO_win7\Documents\FPGA\subject2\tb_fourbitAdder_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/HO_win7/Documents/FPGA/subject2/tb_fourbitAdder_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/HO_win7/Documents/FPGA/subject2/tb_fourbitAdder.v" Line 30.  For instance tb_fourbitAdder/uut/, width 1 of formal port ci is not equal to width 4 of actual variable ci. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
