[%General]
%3Csource%3E=C:/NoSync/MiSTer/My Repos/RCAStudioII_Mister/rtl/cosmac.vhdl
%3Cfilename%3E=C:/NoSync/MiSTer/My Repos/RCAStudioII_Mister/rtl//cosmac.v
%3Cclass%3E=100
%3Cbasename%3E=cosmac
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, clk_enable, clear, dma_in_req, dma_out_req, int_req, wait_req, ef, data_in, data_out, address, mem_read, mem_write, io_port, q_out, sc
adder_opb\category=117
adder_opb\port=0
adder_opb\alias=adder_opb
adder_opb\type\Subtype\mark1=cosmac::word_t
adder_opb\type\Subtype\mark2=cosmac::word_t
adder_opb_sel\category=117
adder_opb_sel\port=0
adder_opb_sel\alias=adder_opb_sel
adder_opb_sel\type\Subtype\mark1=ieee::std_logic_vector
adder_opb_sel\type\Subtype\mark2=ieee::std_logic_vector
adder_opb_sel\type\Subtype\constraint\0\Range\dir=false
adder_opb_sel\type\Subtype\constraint\0\Range\left\Constant\value=1
adder_opb_sel\type\Subtype\constraint\0\Range\left\Constant\units=
adder_opb_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adder_opb_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
adder_opb_sel\type\Subtype\constraint\0\Range\right\Constant\units=
adder_opb_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adder_opb_sel_0\category=106
adder_opb_sel_0\port=0
adder_opb_sel_0\alias=adder_opb_sel_0
adder_opb_sel_0\type\Subtype\mark1=ieee::std_logic_vector
adder_opb_sel_0\type\Subtype\mark2=ieee::std_logic_vector
adder_opb_sel_0\type\Subtype\constraint\0\Range\dir=false
adder_opb_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=1
adder_opb_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
adder_opb_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adder_opb_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
adder_opb_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
adder_opb_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adder_opb_sel_0\init\Constant\value=00
adder_opb_sel_0\init\Constant\units=
adder_opb_sel_0\init\Constant\typeClass=0
adder_opb_sel_1\category=106
adder_opb_sel_1\port=0
adder_opb_sel_1\alias=adder_opb_sel_1
adder_opb_sel_1\type\Subtype\mark1=ieee::std_logic_vector
adder_opb_sel_1\type\Subtype\mark2=ieee::std_logic_vector
adder_opb_sel_1\type\Subtype\constraint\0\Range\dir=false
adder_opb_sel_1\type\Subtype\constraint\0\Range\left\Constant\value=1
adder_opb_sel_1\type\Subtype\constraint\0\Range\left\Constant\units=
adder_opb_sel_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adder_opb_sel_1\type\Subtype\constraint\0\Range\right\Constant\value=0
adder_opb_sel_1\type\Subtype\constraint\0\Range\right\Constant\units=
adder_opb_sel_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adder_opb_sel_1\init\Constant\value=01
adder_opb_sel_1\init\Constant\units=
adder_opb_sel_1\init\Constant\typeClass=0
adder_opb_sel_m1\category=106
adder_opb_sel_m1\port=0
adder_opb_sel_m1\alias=adder_opb_sel_m1
adder_opb_sel_m1\type\Subtype\mark1=ieee::std_logic_vector
adder_opb_sel_m1\type\Subtype\mark2=ieee::std_logic_vector
adder_opb_sel_m1\type\Subtype\constraint\0\Range\dir=false
adder_opb_sel_m1\type\Subtype\constraint\0\Range\left\Constant\value=1
adder_opb_sel_m1\type\Subtype\constraint\0\Range\left\Constant\units=
adder_opb_sel_m1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adder_opb_sel_m1\type\Subtype\constraint\0\Range\right\Constant\value=0
adder_opb_sel_m1\type\Subtype\constraint\0\Range\right\Constant\units=
adder_opb_sel_m1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adder_opb_sel_m1\init\Constant\value=11
adder_opb_sel_m1\init\Constant\units=
adder_opb_sel_m1\init\Constant\typeClass=0
adder_opb_sel_m2\category=106
adder_opb_sel_m2\port=0
adder_opb_sel_m2\alias=adder_opb_sel_m2
adder_opb_sel_m2\type\Subtype\mark1=ieee::std_logic_vector
adder_opb_sel_m2\type\Subtype\mark2=ieee::std_logic_vector
adder_opb_sel_m2\type\Subtype\constraint\0\Range\dir=false
adder_opb_sel_m2\type\Subtype\constraint\0\Range\left\Constant\value=1
adder_opb_sel_m2\type\Subtype\constraint\0\Range\left\Constant\units=
adder_opb_sel_m2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adder_opb_sel_m2\type\Subtype\constraint\0\Range\right\Constant\value=0
adder_opb_sel_m2\type\Subtype\constraint\0\Range\right\Constant\units=
adder_opb_sel_m2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
adder_opb_sel_m2\init\Constant\value=10
adder_opb_sel_m2\init\Constant\units=
adder_opb_sel_m2\init\Constant\typeClass=0
adder_result\category=117
adder_result\port=0
adder_result\alias=adder_result
adder_result\type\Subtype\mark1=cosmac::word_t
adder_result\type\Subtype\mark2=cosmac::word_t
address\category=117
address\port=2
address\alias=address
address\type\Subtype\mark1=ieee::std_logic_vector
address\type\Subtype\mark2=ieee::std_logic_vector
address\type\Subtype\constraint\0\Range\dir=false
address\type\Subtype\constraint\0\Range\left\Constant\value=15
address\type\Subtype\constraint\0\Range\left\Constant\units=
address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
address\type\Subtype\constraint\0\Range\right\Constant\value=0
address\type\Subtype\constraint\0\Range\right\Constant\units=
address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_carry_in\category=117
alu_carry_in\port=0
alu_carry_in\alias=alu_carry_in
alu_carry_in\type\Subtype\mark1=ieee::unsigned
alu_carry_in\type\Subtype\mark2=ieee::unsigned
alu_carry_in\type\Subtype\constraint\0\Range\dir=false
alu_carry_in\type\Subtype\constraint\0\Range\left\Constant\value=0
alu_carry_in\type\Subtype\constraint\0\Range\left\Constant\units=
alu_carry_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_carry_in\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_carry_in\type\Subtype\constraint\0\Range\right\Constant\units=
alu_carry_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_op_d\category=117
alu_op_d\port=0
alu_op_d\alias=alu_op_d
alu_op_d\type\Subtype\mark1=ieee::unsigned
alu_op_d\type\Subtype\mark2=ieee::unsigned
alu_op_d\type\Subtype\constraint\0\Range\dir=false
alu_op_d\type\Subtype\constraint\0\Range\left\Constant\value=8
alu_op_d\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op_d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op_d\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op_d\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op_d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_op_data_in\category=117
alu_op_data_in\port=0
alu_op_data_in\alias=alu_op_data_in
alu_op_data_in\type\Subtype\mark1=ieee::unsigned
alu_op_data_in\type\Subtype\mark2=ieee::unsigned
alu_op_data_in\type\Subtype\constraint\0\Range\dir=false
alu_op_data_in\type\Subtype\constraint\0\Range\left\Constant\value=8
alu_op_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
alu_out\category=117
alu_out\port=0
alu_out\alias=alu_out
alu_out\type\Subtype\mark1=cosmac::byte_t
alu_out\type\Subtype\mark2=cosmac::byte_t
alu_sum\category=117
alu_sum\port=0
alu_sum\alias=alu_sum
alu_sum\type\Subtype\mark1=ieee::unsigned
alu_sum\type\Subtype\mark2=ieee::unsigned
alu_sum\type\Subtype\constraint\0\Range\dir=false
alu_sum\type\Subtype\constraint\0\Range\left\Constant\value=8
alu_sum\type\Subtype\constraint\0\Range\left\Constant\units=
alu_sum\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_sum\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_sum\type\Subtype\constraint\0\Range\right\Constant\units=
alu_sum\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
byte_register_file_t\category=119
byte_register_file_t\port=0
byte_register_file_t\alias=byte_register_file_t
byte_register_file_t\type\Type\entry=cosmac::byte_register_file_t
byte_register_file_t\type\Type\tclass=301
byte_register_file_t\type\Type\name=
byte_register_file_t\type\Type\subtype\Subtype\mark1=cosmac::byte_t
byte_register_file_t\type\Type\subtype\Subtype\mark2=cosmac::byte_t
byte_register_file_t\type\Type\constraint\0\Range\dir=true
byte_register_file_t\type\Type\constraint\0\Range\left\Constant\value=0
byte_register_file_t\type\Type\constraint\0\Range\left\Constant\units=
byte_register_file_t\type\Type\constraint\0\Range\left\Constant\typeClass=304
byte_register_file_t\type\Type\constraint\0\Range\right\Constant\value=15
byte_register_file_t\type\Type\constraint\0\Range\right\Constant\units=
byte_register_file_t\type\Type\constraint\0\Range\right\Constant\typeClass=304
byte_t\category=118
byte_t\port=0
byte_t\alias=byte_t
byte_t\type\Subtype\mark1=ieee::std_logic_vector
byte_t\type\Subtype\mark2=ieee::std_logic_vector
byte_t\type\Subtype\constraint\0\Range\dir=false
byte_t\type\Subtype\constraint\0\Range\left\Constant\value=7
byte_t\type\Subtype\constraint\0\Range\left\Constant\units=
byte_t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
byte_t\type\Subtype\constraint\0\Range\right\Constant\value=0
byte_t\type\Subtype\constraint\0\Range\right\Constant\units=
byte_t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clear\category=117
clear\port=1
clear\alias=clear
clear\type\Subtype\mark1=ieee::std_logic
clear\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clk_enable\category=117
clk_enable\port=1
clk_enable\alias=clk_enable
clk_enable\type\Subtype\mark1=ieee::std_logic
clk_enable\type\Subtype\mark2=ieee::std_logic
clk_enable\init\Constant\value=1
clk_enable\init\Constant\units=
clk_enable\init\Constant\typeClass=0
cond_branch\category=117
cond_branch\port=0
cond_branch\alias=cond_branch
cond_branch\type\Subtype\mark1=ieee::std_logic
cond_branch\type\Subtype\mark2=ieee::std_logic
cond_branch_p\category=113
cond_branch_p\port=0
cond_branch_p\alias=cond_branch_p
cond_no_skip\category=117
cond_no_skip\port=0
cond_no_skip\alias=cond_no_skip
cond_no_skip\type\Subtype\mark1=ieee::std_logic
cond_no_skip\type\Subtype\mark2=ieee::std_logic
cond_no_skip_p\category=113
cond_no_skip_p\port=0
cond_no_skip_p\alias=cond_no_skip_p
control_p\category=113
control_p\port=0
control_p\alias=control_p
cosmac\category=100
cosmac\port=0
cosmac\alias=cosmac
d\category=117
d\port=0
d\alias=d
d\type\Subtype\mark1=cosmac::byte_t
d\type\Subtype\mark2=cosmac::byte_t
d_p\category=113
d_p\port=0
d_p\alias=d_p
d_sel\category=117
d_sel\port=0
d_sel\alias=d_sel
d_sel\type\Subtype\mark1=ieee::std_logic_vector
d_sel\type\Subtype\mark2=ieee::std_logic_vector
d_sel\type\Subtype\constraint\0\Range\dir=false
d_sel\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_0\category=106
d_sel_0\port=0
d_sel_0\alias=d_sel_0
d_sel_0\type\Subtype\mark1=ieee::std_logic_vector
d_sel_0\type\Subtype\mark2=ieee::std_logic_vector
d_sel_0\type\Subtype\constraint\0\Range\dir=false
d_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_0\init\Constant\value=101
d_sel_0\init\Constant\units=
d_sel_0\init\Constant\typeClass=0
d_sel_alu\category=106
d_sel_alu\port=0
d_sel_alu\alias=d_sel_alu
d_sel_alu\type\Subtype\mark1=ieee::std_logic_vector
d_sel_alu\type\Subtype\mark2=ieee::std_logic_vector
d_sel_alu\type\Subtype\constraint\0\Range\dir=false
d_sel_alu\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_alu\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_alu\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_alu\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_alu\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_alu\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_alu\init\Constant\value=010
d_sel_alu\init\Constant\units=
d_sel_alu\init\Constant\typeClass=0
d_sel_data_in\category=106
d_sel_data_in\port=0
d_sel_data_in\alias=d_sel_data_in
d_sel_data_in\type\Subtype\mark1=ieee::std_logic_vector
d_sel_data_in\type\Subtype\mark2=ieee::std_logic_vector
d_sel_data_in\type\Subtype\constraint\0\Range\dir=false
d_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_data_in\init\Constant\value=001
d_sel_data_in\init\Constant\units=
d_sel_data_in\init\Constant\typeClass=0
d_sel_hold\category=106
d_sel_hold\port=0
d_sel_hold\alias=d_sel_hold
d_sel_hold\type\Subtype\mark1=ieee::std_logic_vector
d_sel_hold\type\Subtype\mark2=ieee::std_logic_vector
d_sel_hold\type\Subtype\constraint\0\Range\dir=false
d_sel_hold\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_hold\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_hold\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_hold\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_hold\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_hold\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_hold\init\Constant\value=000
d_sel_hold\init\Constant\units=
d_sel_hold\init\Constant\typeClass=0
d_sel_r\category=106
d_sel_r\port=0
d_sel_r\alias=d_sel_r
d_sel_r\type\Subtype\mark1=ieee::std_logic_vector
d_sel_r\type\Subtype\mark2=ieee::std_logic_vector
d_sel_r\type\Subtype\constraint\0\Range\dir=false
d_sel_r\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_r\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_r\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_r\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_r\init\Constant\value=100
d_sel_r\init\Constant\units=
d_sel_r\init\Constant\typeClass=0
d_sel_shifter\category=106
d_sel_shifter\port=0
d_sel_shifter\alias=d_sel_shifter
d_sel_shifter\type\Subtype\mark1=ieee::std_logic_vector
d_sel_shifter\type\Subtype\mark2=ieee::std_logic_vector
d_sel_shifter\type\Subtype\constraint\0\Range\dir=false
d_sel_shifter\type\Subtype\constraint\0\Range\left\Constant\value=2
d_sel_shifter\type\Subtype\constraint\0\Range\left\Constant\units=
d_sel_shifter\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_sel_shifter\type\Subtype\constraint\0\Range\right\Constant\value=0
d_sel_shifter\type\Subtype\constraint\0\Range\right\Constant\units=
d_sel_shifter\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_sel_shifter\init\Constant\value=011
d_sel_shifter\init\Constant\units=
d_sel_shifter\init\Constant\typeClass=0
d_zero\category=117
d_zero\port=0
d_zero\alias=d_zero
d_zero\type\Subtype\mark1=ieee::std_logic
d_zero\type\Subtype\mark2=ieee::std_logic
data_in\category=117
data_in\port=1
data_in\alias=data_in
data_in\type\Subtype\mark1=ieee::std_logic_vector
data_in\type\Subtype\mark2=ieee::std_logic_vector
data_in\type\Subtype\constraint\0\Range\dir=false
data_in\type\Subtype\constraint\0\Range\left\Constant\value=7
data_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out\category=117
data_out\port=2
data_out\alias=data_out
data_out\type\Subtype\mark1=ieee::std_logic_vector
data_out\type\Subtype\mark2=ieee::std_logic_vector
data_out\type\Subtype\constraint\0\Range\dir=false
data_out\type\Subtype\constraint\0\Range\left\Constant\value=7
data_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out_sel\category=117
data_out_sel\port=0
data_out_sel\alias=data_out_sel
data_out_sel\type\Subtype\mark1=ieee::std_logic_vector
data_out_sel\type\Subtype\mark2=ieee::std_logic_vector
data_out_sel\type\Subtype\constraint\0\Range\dir=false
data_out_sel\type\Subtype\constraint\0\Range\left\Constant\value=1
data_out_sel\type\Subtype\constraint\0\Range\left\Constant\units=
data_out_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_out_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
data_out_sel\type\Subtype\constraint\0\Range\right\Constant\units=
data_out_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out_sel_d\category=106
data_out_sel_d\port=0
data_out_sel_d\alias=data_out_sel_d
data_out_sel_d\type\Subtype\mark1=ieee::std_logic_vector
data_out_sel_d\type\Subtype\mark2=ieee::std_logic_vector
data_out_sel_d\type\Subtype\constraint\0\Range\dir=false
data_out_sel_d\type\Subtype\constraint\0\Range\left\Constant\value=1
data_out_sel_d\type\Subtype\constraint\0\Range\left\Constant\units=
data_out_sel_d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_out_sel_d\type\Subtype\constraint\0\Range\right\Constant\value=0
data_out_sel_d\type\Subtype\constraint\0\Range\right\Constant\units=
data_out_sel_d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out_sel_d\init\Constant\value=00
data_out_sel_d\init\Constant\units=
data_out_sel_d\init\Constant\typeClass=0
data_out_sel_t\category=106
data_out_sel_t\port=0
data_out_sel_t\alias=data_out_sel_t
data_out_sel_t\type\Subtype\mark1=ieee::std_logic_vector
data_out_sel_t\type\Subtype\mark2=ieee::std_logic_vector
data_out_sel_t\type\Subtype\constraint\0\Range\dir=false
data_out_sel_t\type\Subtype\constraint\0\Range\left\Constant\value=1
data_out_sel_t\type\Subtype\constraint\0\Range\left\Constant\units=
data_out_sel_t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_out_sel_t\type\Subtype\constraint\0\Range\right\Constant\value=0
data_out_sel_t\type\Subtype\constraint\0\Range\right\Constant\units=
data_out_sel_t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out_sel_t\init\Constant\value=10
data_out_sel_t\init\Constant\units=
data_out_sel_t\init\Constant\typeClass=0
data_out_sel_xp\category=106
data_out_sel_xp\port=0
data_out_sel_xp\alias=data_out_sel_xp
data_out_sel_xp\type\Subtype\mark1=ieee::std_logic_vector
data_out_sel_xp\type\Subtype\mark2=ieee::std_logic_vector
data_out_sel_xp\type\Subtype\constraint\0\Range\dir=false
data_out_sel_xp\type\Subtype\constraint\0\Range\left\Constant\value=1
data_out_sel_xp\type\Subtype\constraint\0\Range\left\Constant\units=
data_out_sel_xp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_out_sel_xp\type\Subtype\constraint\0\Range\right\Constant\value=0
data_out_sel_xp\type\Subtype\constraint\0\Range\right\Constant\units=
data_out_sel_xp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_out_sel_xp\init\Constant\value=01
data_out_sel_xp\init\Constant\units=
data_out_sel_xp\init\Constant\typeClass=0
df\category=117
df\port=0
df\alias=df
df\type\Subtype\mark1=ieee::std_logic
df\type\Subtype\mark2=ieee::std_logic
df_p\category=113
df_p\port=0
df_p\alias=df_p
df_sel\category=117
df_sel\port=0
df_sel\alias=df_sel
df_sel\type\Subtype\mark1=ieee::std_logic_vector
df_sel\type\Subtype\mark2=ieee::std_logic_vector
df_sel\type\Subtype\constraint\0\Range\dir=false
df_sel\type\Subtype\constraint\0\Range\left\Constant\value=1
df_sel\type\Subtype\constraint\0\Range\left\Constant\units=
df_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
df_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
df_sel\type\Subtype\constraint\0\Range\right\Constant\units=
df_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
df_sel_carry\category=106
df_sel_carry\port=0
df_sel_carry\alias=df_sel_carry
df_sel_carry\type\Subtype\mark1=ieee::std_logic_vector
df_sel_carry\type\Subtype\mark2=ieee::std_logic_vector
df_sel_carry\type\Subtype\constraint\0\Range\dir=false
df_sel_carry\type\Subtype\constraint\0\Range\left\Constant\value=1
df_sel_carry\type\Subtype\constraint\0\Range\left\Constant\units=
df_sel_carry\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
df_sel_carry\type\Subtype\constraint\0\Range\right\Constant\value=0
df_sel_carry\type\Subtype\constraint\0\Range\right\Constant\units=
df_sel_carry\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
df_sel_carry\init\Constant\value=01
df_sel_carry\init\Constant\units=
df_sel_carry\init\Constant\typeClass=0
df_sel_d0\category=106
df_sel_d0\port=0
df_sel_d0\alias=df_sel_d0
df_sel_d0\type\Subtype\mark1=ieee::std_logic_vector
df_sel_d0\type\Subtype\mark2=ieee::std_logic_vector
df_sel_d0\type\Subtype\constraint\0\Range\dir=false
df_sel_d0\type\Subtype\constraint\0\Range\left\Constant\value=1
df_sel_d0\type\Subtype\constraint\0\Range\left\Constant\units=
df_sel_d0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
df_sel_d0\type\Subtype\constraint\0\Range\right\Constant\value=0
df_sel_d0\type\Subtype\constraint\0\Range\right\Constant\units=
df_sel_d0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
df_sel_d0\init\Constant\value=10
df_sel_d0\init\Constant\units=
df_sel_d0\init\Constant\typeClass=0
df_sel_d7\category=106
df_sel_d7\port=0
df_sel_d7\alias=df_sel_d7
df_sel_d7\type\Subtype\mark1=ieee::std_logic_vector
df_sel_d7\type\Subtype\mark2=ieee::std_logic_vector
df_sel_d7\type\Subtype\constraint\0\Range\dir=false
df_sel_d7\type\Subtype\constraint\0\Range\left\Constant\value=1
df_sel_d7\type\Subtype\constraint\0\Range\left\Constant\units=
df_sel_d7\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
df_sel_d7\type\Subtype\constraint\0\Range\right\Constant\value=0
df_sel_d7\type\Subtype\constraint\0\Range\right\Constant\units=
df_sel_d7\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
df_sel_d7\init\Constant\value=11
df_sel_d7\init\Constant\units=
df_sel_d7\init\Constant\typeClass=0
df_sel_hold\category=106
df_sel_hold\port=0
df_sel_hold\alias=df_sel_hold
df_sel_hold\type\Subtype\mark1=ieee::std_logic_vector
df_sel_hold\type\Subtype\mark2=ieee::std_logic_vector
df_sel_hold\type\Subtype\constraint\0\Range\dir=false
df_sel_hold\type\Subtype\constraint\0\Range\left\Constant\value=1
df_sel_hold\type\Subtype\constraint\0\Range\left\Constant\units=
df_sel_hold\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
df_sel_hold\type\Subtype\constraint\0\Range\right\Constant\value=0
df_sel_hold\type\Subtype\constraint\0\Range\right\Constant\units=
df_sel_hold\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
df_sel_hold\init\Constant\value=00
df_sel_hold\init\Constant\units=
df_sel_hold\init\Constant\typeClass=0
dma_in_req\category=117
dma_in_req\port=1
dma_in_req\alias=dma_in_req
dma_in_req\type\Subtype\mark1=ieee::std_logic
dma_in_req\type\Subtype\mark2=ieee::std_logic
dma_out_req\category=117
dma_out_req\port=1
dma_out_req\alias=dma_out_req
dma_out_req\type\Subtype\mark1=ieee::std_logic
dma_out_req\type\Subtype\mark2=ieee::std_logic
ef\category=117
ef\port=1
ef\alias=ef
ef\type\Subtype\mark1=ieee::std_logic_vector
ef\type\Subtype\mark2=ieee::std_logic_vector
ef\type\Subtype\constraint\0\Range\dir=false
ef\type\Subtype\constraint\0\Range\left\Constant\value=4
ef\type\Subtype\constraint\0\Range\left\Constant\units=
ef\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ef\type\Subtype\constraint\0\Range\right\Constant\value=1
ef\type\Subtype\constraint\0\Range\right\Constant\units=
ef\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i\category=103
i\port=0
i\alias=`i
i\type\Subtype\mark1=cosmac::nibble_t
i\type\Subtype\mark2=cosmac::nibble_t
i\init\Signal\entry=cosmac::ir
i\init\Signal\constraint\Range\dir=false
i\init\Signal\constraint\Range\left\Constant\value=7
i\init\Signal\constraint\Range\left\Constant\units=
i\init\Signal\constraint\Range\left\Constant\typeClass=304
i\init\Signal\constraint\Range\right\Constant\value=4
i\init\Signal\constraint\Range\right\Constant\units=
i\init\Signal\constraint\Range\right\Constant\typeClass=304
ie\category=117
ie\port=0
ie\alias=ie
ie\type\Subtype\mark1=ieee::std_logic
ie\type\Subtype\mark2=ieee::std_logic
ie_p\category=113
ie_p\port=0
ie_p\alias=ie_p
ie_sel\category=117
ie_sel\port=0
ie_sel\alias=ie_sel
ie_sel\type\Subtype\mark1=ieee::std_logic_vector
ie_sel\type\Subtype\mark2=ieee::std_logic_vector
ie_sel\type\Subtype\constraint\0\Range\dir=false
ie_sel\type\Subtype\constraint\0\Range\left\Constant\value=1
ie_sel\type\Subtype\constraint\0\Range\left\Constant\units=
ie_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ie_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
ie_sel\type\Subtype\constraint\0\Range\right\Constant\units=
ie_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ie_sel_0\category=106
ie_sel_0\port=0
ie_sel_0\alias=ie_sel_0
ie_sel_0\type\Subtype\mark1=ieee::std_logic_vector
ie_sel_0\type\Subtype\mark2=ieee::std_logic_vector
ie_sel_0\type\Subtype\constraint\0\Range\dir=false
ie_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=1
ie_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
ie_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ie_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
ie_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
ie_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ie_sel_0\init\Constant\value=10
ie_sel_0\init\Constant\units=
ie_sel_0\init\Constant\typeClass=0
ie_sel_1\category=106
ie_sel_1\port=0
ie_sel_1\alias=ie_sel_1
ie_sel_1\type\Subtype\mark1=ieee::std_logic_vector
ie_sel_1\type\Subtype\mark2=ieee::std_logic_vector
ie_sel_1\type\Subtype\constraint\0\Range\dir=false
ie_sel_1\type\Subtype\constraint\0\Range\left\Constant\value=1
ie_sel_1\type\Subtype\constraint\0\Range\left\Constant\units=
ie_sel_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ie_sel_1\type\Subtype\constraint\0\Range\right\Constant\value=0
ie_sel_1\type\Subtype\constraint\0\Range\right\Constant\units=
ie_sel_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ie_sel_1\init\Constant\value=11
ie_sel_1\init\Constant\units=
ie_sel_1\init\Constant\typeClass=0
ie_sel_hold\category=106
ie_sel_hold\port=0
ie_sel_hold\alias=ie_sel_hold
ie_sel_hold\type\Subtype\mark1=ieee::std_logic_vector
ie_sel_hold\type\Subtype\mark2=ieee::std_logic_vector
ie_sel_hold\type\Subtype\constraint\0\Range\dir=false
ie_sel_hold\type\Subtype\constraint\0\Range\left\Constant\value=1
ie_sel_hold\type\Subtype\constraint\0\Range\left\Constant\units=
ie_sel_hold\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ie_sel_hold\type\Subtype\constraint\0\Range\right\Constant\value=0
ie_sel_hold\type\Subtype\constraint\0\Range\right\Constant\units=
ie_sel_hold\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ie_sel_hold\init\Constant\value=00
ie_sel_hold\init\Constant\units=
ie_sel_hold\init\Constant\typeClass=0
ie_sel_not_ir0\category=106
ie_sel_not_ir0\port=0
ie_sel_not_ir0\alias=ie_sel_not_ir0
ie_sel_not_ir0\type\Subtype\mark1=ieee::std_logic_vector
ie_sel_not_ir0\type\Subtype\mark2=ieee::std_logic_vector
ie_sel_not_ir0\type\Subtype\constraint\0\Range\dir=false
ie_sel_not_ir0\type\Subtype\constraint\0\Range\left\Constant\value=1
ie_sel_not_ir0\type\Subtype\constraint\0\Range\left\Constant\units=
ie_sel_not_ir0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ie_sel_not_ir0\type\Subtype\constraint\0\Range\right\Constant\value=0
ie_sel_not_ir0\type\Subtype\constraint\0\Range\right\Constant\units=
ie_sel_not_ir0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ie_sel_not_ir0\init\Constant\value=01
ie_sel_not_ir0\init\Constant\units=
ie_sel_not_ir0\init\Constant\typeClass=0
inst_adc\category=106
inst_adc\port=0
inst_adc\alias=inst_adc
inst_adc\type\Subtype\mark1=cosmac::byte_t
inst_adc\type\Subtype\mark2=cosmac::byte_t
inst_adc\init\Constant\value=74
inst_adc\init\Constant\units=
inst_adc\init\Constant\typeClass=0
inst_adci\category=106
inst_adci\port=0
inst_adci\alias=inst_adci
inst_adci\type\Subtype\mark1=cosmac::byte_t
inst_adci\type\Subtype\mark2=cosmac::byte_t
inst_adci\init\Constant\value=7c
inst_adci\init\Constant\units=
inst_adci\init\Constant\typeClass=0
inst_add\category=106
inst_add\port=0
inst_add\alias=inst_add
inst_add\type\Subtype\mark1=cosmac::byte_t
inst_add\type\Subtype\mark2=cosmac::byte_t
inst_add\init\Constant\value=f4
inst_add\init\Constant\units=
inst_add\init\Constant\typeClass=0
inst_adi\category=106
inst_adi\port=0
inst_adi\alias=inst_adi
inst_adi\type\Subtype\mark1=cosmac::byte_t
inst_adi\type\Subtype\mark2=cosmac::byte_t
inst_adi\init\Constant\value=fc
inst_adi\init\Constant\units=
inst_adi\init\Constant\typeClass=0
inst_and\category=106
inst_and\port=0
inst_and\alias=inst_and
inst_and\type\Subtype\mark1=cosmac::byte_t
inst_and\type\Subtype\mark2=cosmac::byte_t
inst_and\init\Constant\value=f2
inst_and\init\Constant\units=
inst_and\init\Constant\typeClass=0
inst_ani\category=106
inst_ani\port=0
inst_ani\alias=inst_ani
inst_ani\type\Subtype\mark1=cosmac::byte_t
inst_ani\type\Subtype\mark2=cosmac::byte_t
inst_ani\init\Constant\value=fa
inst_ani\init\Constant\units=
inst_ani\init\Constant\typeClass=0
inst_dec\category=106
inst_dec\port=0
inst_dec\alias=inst_dec
inst_dec\type\Subtype\mark1=cosmac::byte_t
inst_dec\type\Subtype\mark2=cosmac::byte_t
inst_dec\init\Binop\op=402
inst_dec\init\Binop\left\Constant\value=2
inst_dec\init\Binop\left\Constant\units=
inst_dec\init\Binop\left\Constant\typeClass=0
inst_dec\init\Binop\right\Constant\value=XXXX
inst_dec\init\Binop\right\Constant\units=
inst_dec\init\Binop\right\Constant\typeClass=0
inst_dis\category=106
inst_dis\port=0
inst_dis\alias=inst_dis
inst_dis\type\Subtype\mark1=cosmac::byte_t
inst_dis\type\Subtype\mark2=cosmac::byte_t
inst_dis\init\Constant\value=71
inst_dis\init\Constant\units=
inst_dis\init\Constant\typeClass=0
inst_extend\category=106
inst_extend\port=0
inst_extend\alias=inst_extend
inst_extend\type\Subtype\mark1=cosmac::byte_t
inst_extend\type\Subtype\mark2=cosmac::byte_t
inst_extend\init\Constant\value=68
inst_extend\init\Constant\units=
inst_extend\init\Constant\typeClass=0
inst_ghi\category=106
inst_ghi\port=0
inst_ghi\alias=inst_ghi
inst_ghi\type\Subtype\mark1=cosmac::byte_t
inst_ghi\type\Subtype\mark2=cosmac::byte_t
inst_ghi\init\Binop\op=402
inst_ghi\init\Binop\left\Constant\value=9
inst_ghi\init\Binop\left\Constant\units=
inst_ghi\init\Binop\left\Constant\typeClass=0
inst_ghi\init\Binop\right\Constant\value=XXXX
inst_ghi\init\Binop\right\Constant\units=
inst_ghi\init\Binop\right\Constant\typeClass=0
inst_glo\category=106
inst_glo\port=0
inst_glo\alias=inst_glo
inst_glo\type\Subtype\mark1=cosmac::byte_t
inst_glo\type\Subtype\mark2=cosmac::byte_t
inst_glo\init\Binop\op=402
inst_glo\init\Binop\left\Constant\value=8
inst_glo\init\Binop\left\Constant\units=
inst_glo\init\Binop\left\Constant\typeClass=0
inst_glo\init\Binop\right\Constant\value=XXXX
inst_glo\init\Binop\right\Constant\units=
inst_glo\init\Binop\right\Constant\typeClass=0
inst_idl\category=106
inst_idl\port=0
inst_idl\alias=inst_idl
inst_idl\type\Subtype\mark1=cosmac::byte_t
inst_idl\type\Subtype\mark2=cosmac::byte_t
inst_idl\init\Constant\value=00
inst_idl\init\Constant\units=
inst_idl\init\Constant\typeClass=0
inst_inc\category=106
inst_inc\port=0
inst_inc\alias=inst_inc
inst_inc\type\Subtype\mark1=cosmac::byte_t
inst_inc\type\Subtype\mark2=cosmac::byte_t
inst_inc\init\Binop\op=402
inst_inc\init\Binop\left\Constant\value=1
inst_inc\init\Binop\left\Constant\units=
inst_inc\init\Binop\left\Constant\typeClass=0
inst_inc\init\Binop\right\Constant\value=XXXX
inst_inc\init\Binop\right\Constant\units=
inst_inc\init\Binop\right\Constant\typeClass=0
inst_inp\category=106
inst_inp\port=0
inst_inp\alias=inst_inp
inst_inp\type\Subtype\mark1=cosmac::byte_t
inst_inp\type\Subtype\mark2=cosmac::byte_t
inst_inp\init\Binop\op=402
inst_inp\init\Binop\left\Constant\value=6
inst_inp\init\Binop\left\Constant\units=
inst_inp\init\Binop\left\Constant\typeClass=0
inst_inp\init\Binop\right\Constant\value=1XXX
inst_inp\init\Binop\right\Constant\units=
inst_inp\init\Binop\right\Constant\typeClass=0
inst_irx\category=106
inst_irx\port=0
inst_irx\alias=inst_irx
inst_irx\type\Subtype\mark1=cosmac::byte_t
inst_irx\type\Subtype\mark2=cosmac::byte_t
inst_irx\init\Constant\value=60
inst_irx\init\Constant\units=
inst_irx\init\Constant\typeClass=0
inst_lda\category=106
inst_lda\port=0
inst_lda\alias=inst_lda
inst_lda\type\Subtype\mark1=cosmac::byte_t
inst_lda\type\Subtype\mark2=cosmac::byte_t
inst_lda\init\Binop\op=402
inst_lda\init\Binop\left\Constant\value=4
inst_lda\init\Binop\left\Constant\units=
inst_lda\init\Binop\left\Constant\typeClass=0
inst_lda\init\Binop\right\Constant\value=XXXX
inst_lda\init\Binop\right\Constant\units=
inst_lda\init\Binop\right\Constant\typeClass=0
inst_ldi\category=106
inst_ldi\port=0
inst_ldi\alias=inst_ldi
inst_ldi\type\Subtype\mark1=cosmac::byte_t
inst_ldi\type\Subtype\mark2=cosmac::byte_t
inst_ldi\init\Constant\value=f8
inst_ldi\init\Constant\units=
inst_ldi\init\Constant\typeClass=0
inst_ldn\category=106
inst_ldn\port=0
inst_ldn\alias=inst_ldn
inst_ldn\type\Subtype\mark1=cosmac::byte_t
inst_ldn\type\Subtype\mark2=cosmac::byte_t
inst_ldn\init\Binop\op=402
inst_ldn\init\Binop\left\Constant\value=0
inst_ldn\init\Binop\left\Constant\units=
inst_ldn\init\Binop\left\Constant\typeClass=0
inst_ldn\init\Binop\right\Constant\value=XXXX
inst_ldn\init\Binop\right\Constant\units=
inst_ldn\init\Binop\right\Constant\typeClass=0
inst_ldx\category=106
inst_ldx\port=0
inst_ldx\alias=inst_ldx
inst_ldx\type\Subtype\mark1=cosmac::byte_t
inst_ldx\type\Subtype\mark2=cosmac::byte_t
inst_ldx\init\Constant\value=f0
inst_ldx\init\Constant\units=
inst_ldx\init\Constant\typeClass=0
inst_ldxa\category=106
inst_ldxa\port=0
inst_ldxa\alias=inst_ldxa
inst_ldxa\type\Subtype\mark1=cosmac::byte_t
inst_ldxa\type\Subtype\mark2=cosmac::byte_t
inst_ldxa\init\Constant\value=72
inst_ldxa\init\Constant\units=
inst_ldxa\init\Constant\typeClass=0
inst_long_branch_skip\category=106
inst_long_branch_skip\port=0
inst_long_branch_skip\alias=inst_long_branch_skip
inst_long_branch_skip\type\Subtype\mark1=cosmac::byte_t
inst_long_branch_skip\type\Subtype\mark2=cosmac::byte_t
inst_long_branch_skip\init\Binop\op=402
inst_long_branch_skip\init\Binop\left\Constant\value=c
inst_long_branch_skip\init\Binop\left\Constant\units=
inst_long_branch_skip\init\Binop\left\Constant\typeClass=0
inst_long_branch_skip\init\Binop\right\Constant\value=XXXX
inst_long_branch_skip\init\Binop\right\Constant\units=
inst_long_branch_skip\init\Binop\right\Constant\typeClass=0
inst_mark\category=106
inst_mark\port=0
inst_mark\alias=inst_mark
inst_mark\type\Subtype\mark1=cosmac::byte_t
inst_mark\type\Subtype\mark2=cosmac::byte_t
inst_mark\init\Constant\value=79
inst_mark\init\Constant\units=
inst_mark\init\Constant\typeClass=0
inst_or\category=106
inst_or\port=0
inst_or\alias=inst_or
inst_or\type\Subtype\mark1=cosmac::byte_t
inst_or\type\Subtype\mark2=cosmac::byte_t
inst_or\init\Constant\value=f1
inst_or\init\Constant\units=
inst_or\init\Constant\typeClass=0
inst_ori\category=106
inst_ori\port=0
inst_ori\alias=inst_ori
inst_ori\type\Subtype\mark1=cosmac::byte_t
inst_ori\type\Subtype\mark2=cosmac::byte_t
inst_ori\init\Constant\value=f9
inst_ori\init\Constant\units=
inst_ori\init\Constant\typeClass=0
inst_out\category=106
inst_out\port=0
inst_out\alias=inst_out
inst_out\type\Subtype\mark1=cosmac::byte_t
inst_out\type\Subtype\mark2=cosmac::byte_t
inst_out\init\Binop\op=402
inst_out\init\Binop\left\Constant\value=6
inst_out\init\Binop\left\Constant\units=
inst_out\init\Binop\left\Constant\typeClass=0
inst_out\init\Binop\right\Constant\value=0XXX
inst_out\init\Binop\right\Constant\units=
inst_out\init\Binop\right\Constant\typeClass=0
inst_phi\category=106
inst_phi\port=0
inst_phi\alias=inst_phi
inst_phi\type\Subtype\mark1=cosmac::byte_t
inst_phi\type\Subtype\mark2=cosmac::byte_t
inst_phi\init\Binop\op=402
inst_phi\init\Binop\left\Constant\value=b
inst_phi\init\Binop\left\Constant\units=
inst_phi\init\Binop\left\Constant\typeClass=0
inst_phi\init\Binop\right\Constant\value=XXXX
inst_phi\init\Binop\right\Constant\units=
inst_phi\init\Binop\right\Constant\typeClass=0
inst_plo\category=106
inst_plo\port=0
inst_plo\alias=inst_plo
inst_plo\type\Subtype\mark1=cosmac::byte_t
inst_plo\type\Subtype\mark2=cosmac::byte_t
inst_plo\init\Binop\op=402
inst_plo\init\Binop\left\Constant\value=a
inst_plo\init\Binop\left\Constant\units=
inst_plo\init\Binop\left\Constant\typeClass=0
inst_plo\init\Binop\right\Constant\value=XXXX
inst_plo\init\Binop\right\Constant\units=
inst_plo\init\Binop\right\Constant\typeClass=0
inst_req\category=106
inst_req\port=0
inst_req\alias=inst_req
inst_req\type\Subtype\mark1=cosmac::byte_t
inst_req\type\Subtype\mark2=cosmac::byte_t
inst_req\init\Constant\value=7a
inst_req\init\Constant\units=
inst_req\init\Constant\typeClass=0
inst_ret\category=106
inst_ret\port=0
inst_ret\alias=inst_ret
inst_ret\type\Subtype\mark1=cosmac::byte_t
inst_ret\type\Subtype\mark2=cosmac::byte_t
inst_ret\init\Constant\value=70
inst_ret\init\Constant\units=
inst_ret\init\Constant\typeClass=0
inst_sav\category=106
inst_sav\port=0
inst_sav\alias=inst_sav
inst_sav\type\Subtype\mark1=cosmac::byte_t
inst_sav\type\Subtype\mark2=cosmac::byte_t
inst_sav\init\Constant\value=78
inst_sav\init\Constant\units=
inst_sav\init\Constant\typeClass=0
inst_sdb\category=106
inst_sdb\port=0
inst_sdb\alias=inst_sdb
inst_sdb\type\Subtype\mark1=cosmac::byte_t
inst_sdb\type\Subtype\mark2=cosmac::byte_t
inst_sdb\init\Constant\value=75
inst_sdb\init\Constant\units=
inst_sdb\init\Constant\typeClass=0
inst_sdbi\category=106
inst_sdbi\port=0
inst_sdbi\alias=inst_sdbi
inst_sdbi\type\Subtype\mark1=cosmac::byte_t
inst_sdbi\type\Subtype\mark2=cosmac::byte_t
inst_sdbi\init\Constant\value=7d
inst_sdbi\init\Constant\units=
inst_sdbi\init\Constant\typeClass=0
inst_sdi\category=106
inst_sdi\port=0
inst_sdi\alias=inst_sdi
inst_sdi\type\Subtype\mark1=cosmac::byte_t
inst_sdi\type\Subtype\mark2=cosmac::byte_t
inst_sdi\init\Constant\value=fd
inst_sdi\init\Constant\units=
inst_sdi\init\Constant\typeClass=0
inst_sep\category=106
inst_sep\port=0
inst_sep\alias=inst_sep
inst_sep\type\Subtype\mark1=cosmac::byte_t
inst_sep\type\Subtype\mark2=cosmac::byte_t
inst_sep\init\Binop\op=402
inst_sep\init\Binop\left\Constant\value=d
inst_sep\init\Binop\left\Constant\units=
inst_sep\init\Binop\left\Constant\typeClass=0
inst_sep\init\Binop\right\Constant\value=XXXX
inst_sep\init\Binop\right\Constant\units=
inst_sep\init\Binop\right\Constant\typeClass=0
inst_seq\category=106
inst_seq\port=0
inst_seq\alias=inst_seq
inst_seq\type\Subtype\mark1=cosmac::byte_t
inst_seq\type\Subtype\mark2=cosmac::byte_t
inst_seq\init\Constant\value=7b
inst_seq\init\Constant\units=
inst_seq\init\Constant\typeClass=0
inst_sex\category=106
inst_sex\port=0
inst_sex\alias=inst_sex
inst_sex\type\Subtype\mark1=cosmac::byte_t
inst_sex\type\Subtype\mark2=cosmac::byte_t
inst_sex\init\Binop\op=402
inst_sex\init\Binop\left\Constant\value=e
inst_sex\init\Binop\left\Constant\units=
inst_sex\init\Binop\left\Constant\typeClass=0
inst_sex\init\Binop\right\Constant\value=XXXX
inst_sex\init\Binop\right\Constant\units=
inst_sex\init\Binop\right\Constant\typeClass=0
inst_shl\category=106
inst_shl\port=0
inst_shl\alias=inst_shl
inst_shl\type\Subtype\mark1=cosmac::byte_t
inst_shl\type\Subtype\mark2=cosmac::byte_t
inst_shl\init\Constant\value=fe
inst_shl\init\Constant\units=
inst_shl\init\Constant\typeClass=0
inst_shlc\category=106
inst_shlc\port=0
inst_shlc\alias=inst_shlc
inst_shlc\type\Subtype\mark1=cosmac::byte_t
inst_shlc\type\Subtype\mark2=cosmac::byte_t
inst_shlc\init\Constant\value=7e
inst_shlc\init\Constant\units=
inst_shlc\init\Constant\typeClass=0
inst_short_branch\category=106
inst_short_branch\port=0
inst_short_branch\alias=inst_short_branch
inst_short_branch\type\Subtype\mark1=cosmac::byte_t
inst_short_branch\type\Subtype\mark2=cosmac::byte_t
inst_short_branch\init\Binop\op=402
inst_short_branch\init\Binop\left\Constant\value=3
inst_short_branch\init\Binop\left\Constant\units=
inst_short_branch\init\Binop\left\Constant\typeClass=0
inst_short_branch\init\Binop\right\Constant\value=XXXX
inst_short_branch\init\Binop\right\Constant\units=
inst_short_branch\init\Binop\right\Constant\typeClass=0
inst_shr\category=106
inst_shr\port=0
inst_shr\alias=inst_shr
inst_shr\type\Subtype\mark1=cosmac::byte_t
inst_shr\type\Subtype\mark2=cosmac::byte_t
inst_shr\init\Constant\value=f6
inst_shr\init\Constant\units=
inst_shr\init\Constant\typeClass=0
inst_shrc\category=106
inst_shrc\port=0
inst_shrc\alias=inst_shrc
inst_shrc\type\Subtype\mark1=cosmac::byte_t
inst_shrc\type\Subtype\mark2=cosmac::byte_t
inst_shrc\init\Constant\value=76
inst_shrc\init\Constant\units=
inst_shrc\init\Constant\typeClass=0
inst_sm\category=106
inst_sm\port=0
inst_sm\alias=inst_sm
inst_sm\type\Subtype\mark1=cosmac::byte_t
inst_sm\type\Subtype\mark2=cosmac::byte_t
inst_sm\init\Constant\value=f7
inst_sm\init\Constant\units=
inst_sm\init\Constant\typeClass=0
inst_smb\category=106
inst_smb\port=0
inst_smb\alias=inst_smb
inst_smb\type\Subtype\mark1=cosmac::byte_t
inst_smb\type\Subtype\mark2=cosmac::byte_t
inst_smb\init\Constant\value=77
inst_smb\init\Constant\units=
inst_smb\init\Constant\typeClass=0
inst_smbi\category=106
inst_smbi\port=0
inst_smbi\alias=inst_smbi
inst_smbi\type\Subtype\mark1=cosmac::byte_t
inst_smbi\type\Subtype\mark2=cosmac::byte_t
inst_smbi\init\Constant\value=7f
inst_smbi\init\Constant\units=
inst_smbi\init\Constant\typeClass=0
inst_smi\category=106
inst_smi\port=0
inst_smi\alias=inst_smi
inst_smi\type\Subtype\mark1=cosmac::byte_t
inst_smi\type\Subtype\mark2=cosmac::byte_t
inst_smi\init\Constant\value=ff
inst_smi\init\Constant\units=
inst_smi\init\Constant\typeClass=0
inst_str\category=106
inst_str\port=0
inst_str\alias=inst_str
inst_str\type\Subtype\mark1=cosmac::byte_t
inst_str\type\Subtype\mark2=cosmac::byte_t
inst_str\init\Binop\op=402
inst_str\init\Binop\left\Constant\value=5
inst_str\init\Binop\left\Constant\units=
inst_str\init\Binop\left\Constant\typeClass=0
inst_str\init\Binop\right\Constant\value=XXXX
inst_str\init\Binop\right\Constant\units=
inst_str\init\Binop\right\Constant\typeClass=0
inst_stxd\category=106
inst_stxd\port=0
inst_stxd\alias=inst_stxd
inst_stxd\type\Subtype\mark1=cosmac::byte_t
inst_stxd\type\Subtype\mark2=cosmac::byte_t
inst_stxd\init\Constant\value=73
inst_stxd\init\Constant\units=
inst_stxd\init\Constant\typeClass=0
inst_sub\category=106
inst_sub\port=0
inst_sub\alias=inst_sub
inst_sub\type\Subtype\mark1=cosmac::byte_t
inst_sub\type\Subtype\mark2=cosmac::byte_t
inst_sub\init\Constant\value=f5
inst_sub\init\Constant\units=
inst_sub\init\Constant\typeClass=0
inst_xor\category=106
inst_xor\port=0
inst_xor\alias=inst_xor
inst_xor\type\Subtype\mark1=cosmac::byte_t
inst_xor\type\Subtype\mark2=cosmac::byte_t
inst_xor\init\Constant\value=f3
inst_xor\init\Constant\units=
inst_xor\init\Constant\typeClass=0
inst_xri\category=106
inst_xri\port=0
inst_xri\alias=inst_xri
inst_xri\type\Subtype\mark1=cosmac::byte_t
inst_xri\type\Subtype\mark2=cosmac::byte_t
inst_xri\init\Constant\value=fb
inst_xri\init\Constant\units=
inst_xri\init\Constant\typeClass=0
int_req\category=117
int_req\port=1
int_req\alias=int_req
int_req\type\Subtype\mark1=ieee::std_logic
int_req\type\Subtype\mark2=ieee::std_logic
io_port\category=117
io_port\port=2
io_port\alias=io_port
io_port\type\Subtype\mark1=ieee::std_logic_vector
io_port\type\Subtype\mark2=ieee::std_logic_vector
io_port\type\Subtype\constraint\0\Range\dir=false
io_port\type\Subtype\constraint\0\Range\left\Constant\value=2
io_port\type\Subtype\constraint\0\Range\left\Constant\units=
io_port\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
io_port\type\Subtype\constraint\0\Range\right\Constant\value=0
io_port\type\Subtype\constraint\0\Range\right\Constant\units=
io_port\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ir\category=117
ir\port=0
ir\alias=ir
ir\type\Subtype\mark1=cosmac::byte_t
ir\type\Subtype\mark2=cosmac::byte_t
ir_p\category=113
ir_p\port=0
ir_p\alias=ir_p
load_ir\category=117
load_ir\port=0
load_ir\alias=load_ir
load_ir\type\Subtype\mark1=ieee::std_logic
load_ir\type\Subtype\mark2=ieee::std_logic
load_t\category=117
load_t\port=0
load_t\alias=load_t
load_t\type\Subtype\mark1=ieee::std_logic
load_t\type\Subtype\mark2=ieee::std_logic
mem_read\category=117
mem_read\port=2
mem_read\alias=mem_read
mem_read\type\Subtype\mark1=ieee::std_logic
mem_read\type\Subtype\mark2=ieee::std_logic
mem_write\category=117
mem_write\port=2
mem_write\alias=mem_write
mem_write\type\Subtype\mark1=ieee::std_logic
mem_write\type\Subtype\mark2=ieee::std_logic
n\category=103
n\port=0
n\alias=`n
n\type\Subtype\mark1=cosmac::nibble_t
n\type\Subtype\mark2=cosmac::nibble_t
n\init\Signal\entry=cosmac::ir
n\init\Signal\constraint\Range\dir=false
n\init\Signal\constraint\Range\left\Constant\value=3
n\init\Signal\constraint\Range\left\Constant\units=
n\init\Signal\constraint\Range\left\Constant\typeClass=304
n\init\Signal\constraint\Range\right\Constant\value=0
n\init\Signal\constraint\Range\right\Constant\units=
n\init\Signal\constraint\Range\right\Constant\typeClass=304
next_state\category=117
next_state\port=0
next_state\alias=next_state
next_state\type\Subtype\mark1=ieee::std_logic_vector
next_state\type\Subtype\mark2=ieee::std_logic_vector
next_state\type\Subtype\constraint\0\Range\dir=false
next_state\type\Subtype\constraint\0\Range\left\Constant\value=3
next_state\type\Subtype\constraint\0\Range\left\Constant\units=
next_state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_state\type\Subtype\constraint\0\Range\right\Constant\value=0
next_state\type\Subtype\constraint\0\Range\right\Constant\units=
next_state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
nibble_t\category=118
nibble_t\port=0
nibble_t\alias=nibble_t
nibble_t\type\Subtype\mark1=ieee::std_logic_vector
nibble_t\type\Subtype\mark2=ieee::std_logic_vector
nibble_t\type\Subtype\constraint\0\Range\dir=false
nibble_t\type\Subtype\constraint\0\Range\left\Constant\value=3
nibble_t\type\Subtype\constraint\0\Range\left\Constant\units=
nibble_t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
nibble_t\type\Subtype\constraint\0\Range\right\Constant\value=0
nibble_t\type\Subtype\constraint\0\Range\right\Constant\units=
nibble_t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
p\category=117
p\port=0
p\alias=p
p\type\Subtype\mark1=cosmac::nibble_t
p\type\Subtype\mark2=cosmac::nibble_t
prev_data_in\category=117
prev_data_in\port=0
prev_data_in\alias=prev_data_in
prev_data_in\type\Subtype\mark1=cosmac::byte_t
prev_data_in\type\Subtype\mark2=cosmac::byte_t
prev_data_in_p\category=113
prev_data_in_p\port=0
prev_data_in_p\alias=prev_data_in_p
q\category=117
q\port=0
q\alias=q
q\type\Subtype\mark1=ieee::std_logic
q\type\Subtype\mark2=ieee::std_logic
q_out\category=117
q_out\port=2
q_out\alias=q_out
q_out\type\Subtype\mark1=ieee::std_logic
q_out\type\Subtype\mark2=ieee::std_logic
q_p\category=113
q_p\port=0
q_p\alias=q_p
q_sel\category=117
q_sel\port=0
q_sel\alias=q_sel
q_sel\type\Subtype\mark1=ieee::std_logic_vector
q_sel\type\Subtype\mark2=ieee::std_logic_vector
q_sel\type\Subtype\constraint\0\Range\dir=false
q_sel\type\Subtype\constraint\0\Range\left\Constant\value=1
q_sel\type\Subtype\constraint\0\Range\left\Constant\units=
q_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
q_sel\type\Subtype\constraint\0\Range\right\Constant\units=
q_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_sel_0\category=106
q_sel_0\port=0
q_sel_0\alias=q_sel_0
q_sel_0\type\Subtype\mark1=ieee::std_logic_vector
q_sel_0\type\Subtype\mark2=ieee::std_logic_vector
q_sel_0\type\Subtype\constraint\0\Range\dir=false
q_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=1
q_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
q_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
q_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
q_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_sel_0\init\Constant\value=10
q_sel_0\init\Constant\units=
q_sel_0\init\Constant\typeClass=0
q_sel_1\category=106
q_sel_1\port=0
q_sel_1\alias=q_sel_1
q_sel_1\type\Subtype\mark1=ieee::std_logic_vector
q_sel_1\type\Subtype\mark2=ieee::std_logic_vector
q_sel_1\type\Subtype\constraint\0\Range\dir=false
q_sel_1\type\Subtype\constraint\0\Range\left\Constant\value=1
q_sel_1\type\Subtype\constraint\0\Range\left\Constant\units=
q_sel_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_sel_1\type\Subtype\constraint\0\Range\right\Constant\value=0
q_sel_1\type\Subtype\constraint\0\Range\right\Constant\units=
q_sel_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_sel_1\init\Constant\value=11
q_sel_1\init\Constant\units=
q_sel_1\init\Constant\typeClass=0
q_sel_hold\category=106
q_sel_hold\port=0
q_sel_hold\alias=q_sel_hold
q_sel_hold\type\Subtype\mark1=ieee::std_logic_vector
q_sel_hold\type\Subtype\mark2=ieee::std_logic_vector
q_sel_hold\type\Subtype\constraint\0\Range\dir=false
q_sel_hold\type\Subtype\constraint\0\Range\left\Constant\value=1
q_sel_hold\type\Subtype\constraint\0\Range\left\Constant\units=
q_sel_hold\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_sel_hold\type\Subtype\constraint\0\Range\right\Constant\value=0
q_sel_hold\type\Subtype\constraint\0\Range\right\Constant\units=
q_sel_hold\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_sel_hold\init\Constant\value=00
q_sel_hold\init\Constant\units=
q_sel_hold\init\Constant\typeClass=0
q_sel_ir0\category=106
q_sel_ir0\port=0
q_sel_ir0\alias=q_sel_ir0
q_sel_ir0\type\Subtype\mark1=ieee::std_logic_vector
q_sel_ir0\type\Subtype\mark2=ieee::std_logic_vector
q_sel_ir0\type\Subtype\constraint\0\Range\dir=false
q_sel_ir0\type\Subtype\constraint\0\Range\left\Constant\value=1
q_sel_ir0\type\Subtype\constraint\0\Range\left\Constant\units=
q_sel_ir0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_sel_ir0\type\Subtype\constraint\0\Range\right\Constant\value=0
q_sel_ir0\type\Subtype\constraint\0\Range\right\Constant\units=
q_sel_ir0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_sel_ir0\init\Constant\value=01
q_sel_ir0\init\Constant\units=
q_sel_ir0\init\Constant\typeClass=0
r_addr\category=117
r_addr\port=0
r_addr\alias=r_addr
r_addr\type\Subtype\mark1=cosmac::nibble_t
r_addr\type\Subtype\mark2=cosmac::nibble_t
r_addr_sel\category=117
r_addr_sel\port=0
r_addr_sel\alias=r_addr_sel
r_addr_sel\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel\type\Subtype\constraint\0\Range\dir=false
r_addr_sel\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_0\category=106
r_addr_sel_0\port=0
r_addr_sel_0\alias=r_addr_sel_0
r_addr_sel_0\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel_0\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel_0\type\Subtype\constraint\0\Range\dir=false
r_addr_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_0\init\Constant\value=100
r_addr_sel_0\init\Constant\units=
r_addr_sel_0\init\Constant\typeClass=0
r_addr_sel_2\category=106
r_addr_sel_2\port=0
r_addr_sel_2\alias=r_addr_sel_2
r_addr_sel_2\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel_2\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel_2\type\Subtype\constraint\0\Range\dir=false
r_addr_sel_2\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel_2\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel_2\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel_2\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_2\init\Constant\value=010
r_addr_sel_2\init\Constant\units=
r_addr_sel_2\init\Constant\typeClass=0
r_addr_sel_n\category=106
r_addr_sel_n\port=0
r_addr_sel_n\alias=r_addr_sel_n
r_addr_sel_n\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel_n\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel_n\type\Subtype\constraint\0\Range\dir=false
r_addr_sel_n\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel_n\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel_n\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel_n\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_n\init\Constant\value=001
r_addr_sel_n\init\Constant\units=
r_addr_sel_n\init\Constant\typeClass=0
r_addr_sel_p\category=106
r_addr_sel_p\port=0
r_addr_sel_p\alias=r_addr_sel_p
r_addr_sel_p\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel_p\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel_p\type\Subtype\constraint\0\Range\dir=false
r_addr_sel_p\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel_p\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel_p\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel_p\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_p\init\Constant\value=000
r_addr_sel_p\init\Constant\units=
r_addr_sel_p\init\Constant\typeClass=0
r_addr_sel_x\category=106
r_addr_sel_x\port=0
r_addr_sel_x\alias=r_addr_sel_x
r_addr_sel_x\type\Subtype\mark1=ieee::std_logic_vector
r_addr_sel_x\type\Subtype\mark2=ieee::std_logic_vector
r_addr_sel_x\type\Subtype\constraint\0\Range\dir=false
r_addr_sel_x\type\Subtype\constraint\0\Range\left\Constant\value=2
r_addr_sel_x\type\Subtype\constraint\0\Range\left\Constant\units=
r_addr_sel_x\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_addr_sel_x\type\Subtype\constraint\0\Range\right\Constant\value=0
r_addr_sel_x\type\Subtype\constraint\0\Range\right\Constant\units=
r_addr_sel_x\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_addr_sel_x\init\Constant\value=011
r_addr_sel_x\init\Constant\units=
r_addr_sel_x\init\Constant\typeClass=0
r_high\category=117
r_high\port=0
r_high\alias=r_high
r_high\type\Subtype\mark1=cosmac::byte_register_file_t
r_high\type\Subtype\mark2=cosmac::byte_register_file_t
r_low\category=117
r_low\port=0
r_low\alias=r_low
r_low\type\Subtype\mark1=cosmac::byte_register_file_t
r_low\type\Subtype\mark2=cosmac::byte_register_file_t
r_p\category=113
r_p\port=0
r_p\alias=r_p
r_read_data\category=117
r_read_data\port=0
r_read_data\alias=r_read_data
r_read_data\type\Subtype\mark1=cosmac::word_t
r_read_data\type\Subtype\mark2=cosmac::word_t
r_read_data_byte\category=117
r_read_data_byte\port=0
r_read_data_byte\alias=r_read_data_byte
r_read_data_byte\type\Subtype\mark1=cosmac::byte_t
r_read_data_byte\type\Subtype\mark2=cosmac::byte_t
r_write_data\category=117
r_write_data\port=0
r_write_data\alias=r_write_data
r_write_data\type\Subtype\mark1=cosmac::word_t
r_write_data\type\Subtype\mark2=cosmac::word_t
r_write_data_sel\category=117
r_write_data_sel\port=0
r_write_data_sel\alias=r_write_data_sel
r_write_data_sel\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_0\category=106
r_write_data_sel_0\port=0
r_write_data_sel_0\alias=r_write_data_sel_0
r_write_data_sel_0\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel_0\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel_0\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel_0\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel_0\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel_0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel_0\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel_0\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel_0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_0\init\Constant\value=100
r_write_data_sel_0\init\Constant\units=
r_write_data_sel_0\init\Constant\typeClass=0
r_write_data_sel_adder\category=106
r_write_data_sel_adder\port=0
r_write_data_sel_adder\alias=r_write_data_sel_adder
r_write_data_sel_adder\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel_adder\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel_adder\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel_adder\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel_adder\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel_adder\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel_adder\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel_adder\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel_adder\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_adder\init\Constant\value=000
r_write_data_sel_adder\init\Constant\units=
r_write_data_sel_adder\init\Constant\typeClass=0
r_write_data_sel_branch\category=106
r_write_data_sel_branch\port=0
r_write_data_sel_branch\alias=r_write_data_sel_branch
r_write_data_sel_branch\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel_branch\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel_branch\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel_branch\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel_branch\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel_branch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel_branch\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel_branch\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel_branch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_branch\init\Constant\value=001
r_write_data_sel_branch\init\Constant\units=
r_write_data_sel_branch\init\Constant\typeClass=0
r_write_data_sel_d\category=106
r_write_data_sel_d\port=0
r_write_data_sel_d\alias=r_write_data_sel_d
r_write_data_sel_d\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel_d\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel_d\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel_d\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel_d\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel_d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel_d\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel_d\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel_d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_d\init\Constant\value=010
r_write_data_sel_d\init\Constant\units=
r_write_data_sel_d\init\Constant\typeClass=0
r_write_data_sel_data_in\category=106
r_write_data_sel_data_in\port=0
r_write_data_sel_data_in\alias=r_write_data_sel_data_in
r_write_data_sel_data_in\type\Subtype\mark1=ieee::std_logic_vector
r_write_data_sel_data_in\type\Subtype\mark2=ieee::std_logic_vector
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\dir=false
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\value=2
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
r_write_data_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_write_data_sel_data_in\init\Constant\value=011
r_write_data_sel_data_in\init\Constant\units=
r_write_data_sel_data_in\init\Constant\typeClass=0
r_write_high\category=117
r_write_high\port=0
r_write_high\alias=r_write_high
r_write_high\type\Subtype\mark1=ieee::std_logic
r_write_high\type\Subtype\mark2=ieee::std_logic
r_write_low\category=117
r_write_low\port=0
r_write_low\alias=r_write_low
r_write_low\type\Subtype\mark1=ieee::std_logic
r_write_low\type\Subtype\mark2=ieee::std_logic
rotate_in\category=117
rotate_in\port=0
rotate_in\alias=rotate_in
rotate_in\type\Subtype\mark1=ieee::std_logic
rotate_in\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
sc\category=117
sc\port=2
sc\alias=sc
sc\type\Subtype\mark1=ieee::std_logic_vector
sc\type\Subtype\mark2=ieee::std_logic_vector
sc\type\Subtype\constraint\0\Range\dir=false
sc\type\Subtype\constraint\0\Range\left\Constant\value=1
sc\type\Subtype\constraint\0\Range\left\Constant\units=
sc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sc\type\Subtype\constraint\0\Range\right\Constant\value=0
sc\type\Subtype\constraint\0\Range\right\Constant\units=
sc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sc_dma\category=106
sc_dma\port=0
sc_dma\alias=sc_dma
sc_dma\type\Subtype\mark1=ieee::std_logic_vector
sc_dma\type\Subtype\mark2=ieee::std_logic_vector
sc_dma\type\Subtype\constraint\0\Range\dir=false
sc_dma\type\Subtype\constraint\0\Range\left\Constant\value=1
sc_dma\type\Subtype\constraint\0\Range\left\Constant\units=
sc_dma\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sc_dma\type\Subtype\constraint\0\Range\right\Constant\value=0
sc_dma\type\Subtype\constraint\0\Range\right\Constant\units=
sc_dma\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sc_dma\init\Constant\value=10
sc_dma\init\Constant\units=
sc_dma\init\Constant\typeClass=0
sc_execute\category=106
sc_execute\port=0
sc_execute\alias=sc_execute
sc_execute\type\Subtype\mark1=ieee::std_logic_vector
sc_execute\type\Subtype\mark2=ieee::std_logic_vector
sc_execute\type\Subtype\constraint\0\Range\dir=false
sc_execute\type\Subtype\constraint\0\Range\left\Constant\value=1
sc_execute\type\Subtype\constraint\0\Range\left\Constant\units=
sc_execute\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sc_execute\type\Subtype\constraint\0\Range\right\Constant\value=0
sc_execute\type\Subtype\constraint\0\Range\right\Constant\units=
sc_execute\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sc_execute\init\Constant\value=01
sc_execute\init\Constant\units=
sc_execute\init\Constant\typeClass=0
sc_fetch\category=106
sc_fetch\port=0
sc_fetch\alias=sc_fetch
sc_fetch\type\Subtype\mark1=ieee::std_logic_vector
sc_fetch\type\Subtype\mark2=ieee::std_logic_vector
sc_fetch\type\Subtype\constraint\0\Range\dir=false
sc_fetch\type\Subtype\constraint\0\Range\left\Constant\value=1
sc_fetch\type\Subtype\constraint\0\Range\left\Constant\units=
sc_fetch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sc_fetch\type\Subtype\constraint\0\Range\right\Constant\value=0
sc_fetch\type\Subtype\constraint\0\Range\right\Constant\units=
sc_fetch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sc_fetch\init\Constant\value=00
sc_fetch\init\Constant\units=
sc_fetch\init\Constant\typeClass=0
sc_interrupt\category=106
sc_interrupt\port=0
sc_interrupt\alias=sc_interrupt
sc_interrupt\type\Subtype\mark1=ieee::std_logic_vector
sc_interrupt\type\Subtype\mark2=ieee::std_logic_vector
sc_interrupt\type\Subtype\constraint\0\Range\dir=false
sc_interrupt\type\Subtype\constraint\0\Range\left\Constant\value=1
sc_interrupt\type\Subtype\constraint\0\Range\left\Constant\units=
sc_interrupt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sc_interrupt\type\Subtype\constraint\0\Range\right\Constant\value=0
sc_interrupt\type\Subtype\constraint\0\Range\right\Constant\units=
sc_interrupt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sc_interrupt\init\Constant\value=11
sc_interrupt\init\Constant\units=
sc_interrupt\init\Constant\typeClass=0
shifter_out\category=117
shifter_out\port=0
shifter_out\alias=shifter_out
shifter_out\type\Subtype\mark1=cosmac::byte_t
shifter_out\type\Subtype\mark2=cosmac::byte_t
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=ieee::std_logic_vector
state\type\Subtype\mark2=ieee::std_logic_vector
state\type\Subtype\constraint\0\Range\dir=false
state\type\Subtype\constraint\0\Range\left\Constant\value=3
state\type\Subtype\constraint\0\Range\left\Constant\units=
state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state\type\Subtype\constraint\0\Range\right\Constant\value=0
state\type\Subtype\constraint\0\Range\right\Constant\units=
state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_clear\category=106
state_clear\port=0
state_clear\alias=state_clear
state_clear\type\Subtype\mark1=ieee::std_logic_vector
state_clear\type\Subtype\mark2=ieee::std_logic_vector
state_clear\type\Subtype\constraint\0\Range\dir=false
state_clear\type\Subtype\constraint\0\Range\left\Constant\value=3
state_clear\type\Subtype\constraint\0\Range\left\Constant\units=
state_clear\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_clear\type\Subtype\constraint\0\Range\right\Constant\value=0
state_clear\type\Subtype\constraint\0\Range\right\Constant\units=
state_clear\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_clear\init\Constant\value=0000
state_clear\init\Constant\units=
state_clear\init\Constant\typeClass=0
state_clear_2\category=106
state_clear_2\port=0
state_clear_2\alias=state_clear_2
state_clear_2\type\Subtype\mark1=ieee::std_logic_vector
state_clear_2\type\Subtype\mark2=ieee::std_logic_vector
state_clear_2\type\Subtype\constraint\0\Range\dir=false
state_clear_2\type\Subtype\constraint\0\Range\left\Constant\value=3
state_clear_2\type\Subtype\constraint\0\Range\left\Constant\units=
state_clear_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_clear_2\type\Subtype\constraint\0\Range\right\Constant\value=0
state_clear_2\type\Subtype\constraint\0\Range\right\Constant\units=
state_clear_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_clear_2\init\Constant\value=0001
state_clear_2\init\Constant\units=
state_clear_2\init\Constant\typeClass=0
state_dma_in\category=106
state_dma_in\port=0
state_dma_in\alias=state_dma_in
state_dma_in\type\Subtype\mark1=ieee::std_logic_vector
state_dma_in\type\Subtype\mark2=ieee::std_logic_vector
state_dma_in\type\Subtype\constraint\0\Range\dir=false
state_dma_in\type\Subtype\constraint\0\Range\left\Constant\value=3
state_dma_in\type\Subtype\constraint\0\Range\left\Constant\units=
state_dma_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_dma_in\type\Subtype\constraint\0\Range\right\Constant\value=0
state_dma_in\type\Subtype\constraint\0\Range\right\Constant\units=
state_dma_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_dma_in\init\Constant\value=0110
state_dma_in\init\Constant\units=
state_dma_in\init\Constant\typeClass=0
state_dma_out\category=106
state_dma_out\port=0
state_dma_out\alias=state_dma_out
state_dma_out\type\Subtype\mark1=ieee::std_logic_vector
state_dma_out\type\Subtype\mark2=ieee::std_logic_vector
state_dma_out\type\Subtype\constraint\0\Range\dir=false
state_dma_out\type\Subtype\constraint\0\Range\left\Constant\value=3
state_dma_out\type\Subtype\constraint\0\Range\left\Constant\units=
state_dma_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_dma_out\type\Subtype\constraint\0\Range\right\Constant\value=0
state_dma_out\type\Subtype\constraint\0\Range\right\Constant\units=
state_dma_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_dma_out\init\Constant\value=0111
state_dma_out\init\Constant\units=
state_dma_out\init\Constant\typeClass=0
state_execute\category=106
state_execute\port=0
state_execute\alias=state_execute
state_execute\type\Subtype\mark1=ieee::std_logic_vector
state_execute\type\Subtype\mark2=ieee::std_logic_vector
state_execute\type\Subtype\constraint\0\Range\dir=false
state_execute\type\Subtype\constraint\0\Range\left\Constant\value=3
state_execute\type\Subtype\constraint\0\Range\left\Constant\units=
state_execute\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_execute\type\Subtype\constraint\0\Range\right\Constant\value=0
state_execute\type\Subtype\constraint\0\Range\right\Constant\units=
state_execute\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_execute\init\Constant\value=0100
state_execute\init\Constant\units=
state_execute\init\Constant\typeClass=0
state_execute_2\category=106
state_execute_2\port=0
state_execute_2\alias=state_execute_2
state_execute_2\type\Subtype\mark1=ieee::std_logic_vector
state_execute_2\type\Subtype\mark2=ieee::std_logic_vector
state_execute_2\type\Subtype\constraint\0\Range\dir=false
state_execute_2\type\Subtype\constraint\0\Range\left\Constant\value=3
state_execute_2\type\Subtype\constraint\0\Range\left\Constant\units=
state_execute_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_execute_2\type\Subtype\constraint\0\Range\right\Constant\value=0
state_execute_2\type\Subtype\constraint\0\Range\right\Constant\units=
state_execute_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_execute_2\init\Constant\value=0101
state_execute_2\init\Constant\units=
state_execute_2\init\Constant\typeClass=0
state_fetch\category=106
state_fetch\port=0
state_fetch\alias=state_fetch
state_fetch\type\Subtype\mark1=ieee::std_logic_vector
state_fetch\type\Subtype\mark2=ieee::std_logic_vector
state_fetch\type\Subtype\constraint\0\Range\dir=false
state_fetch\type\Subtype\constraint\0\Range\left\Constant\value=3
state_fetch\type\Subtype\constraint\0\Range\left\Constant\units=
state_fetch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_fetch\type\Subtype\constraint\0\Range\right\Constant\value=0
state_fetch\type\Subtype\constraint\0\Range\right\Constant\units=
state_fetch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_fetch\init\Constant\value=0011
state_fetch\init\Constant\units=
state_fetch\init\Constant\typeClass=0
state_interrupt\category=106
state_interrupt\port=0
state_interrupt\alias=state_interrupt
state_interrupt\type\Subtype\mark1=ieee::std_logic_vector
state_interrupt\type\Subtype\mark2=ieee::std_logic_vector
state_interrupt\type\Subtype\constraint\0\Range\dir=false
state_interrupt\type\Subtype\constraint\0\Range\left\Constant\value=3
state_interrupt\type\Subtype\constraint\0\Range\left\Constant\units=
state_interrupt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_interrupt\type\Subtype\constraint\0\Range\right\Constant\value=0
state_interrupt\type\Subtype\constraint\0\Range\right\Constant\units=
state_interrupt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_interrupt\init\Constant\value=1000
state_interrupt\init\Constant\units=
state_interrupt\init\Constant\typeClass=0
state_load\category=106
state_load\port=0
state_load\alias=state_load
state_load\type\Subtype\mark1=ieee::std_logic_vector
state_load\type\Subtype\mark2=ieee::std_logic_vector
state_load\type\Subtype\constraint\0\Range\dir=false
state_load\type\Subtype\constraint\0\Range\left\Constant\value=3
state_load\type\Subtype\constraint\0\Range\left\Constant\units=
state_load\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
state_load\type\Subtype\constraint\0\Range\right\Constant\value=0
state_load\type\Subtype\constraint\0\Range\right\Constant\units=
state_load\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_load\init\Constant\value=0010
state_load\init\Constant\units=
state_load\init\Constant\typeClass=0
state_p\category=113
state_p\port=0
state_p\alias=state_p
t\category=117
t\port=0
t\alias=t
t\type\Subtype\mark1=cosmac::byte_t
t\type\Subtype\mark2=cosmac::byte_t
t_p\category=113
t_p\port=0
t_p\alias=t_p
wait_req\category=117
wait_req\port=1
wait_req\alias=wait_req
wait_req\type\Subtype\mark1=ieee::std_logic
wait_req\type\Subtype\mark2=ieee::std_logic
waiting\category=117
waiting\port=0
waiting\alias=waiting
waiting\type\Subtype\mark1=ieee::std_logic
waiting\type\Subtype\mark2=ieee::std_logic
word_t\category=118
word_t\port=0
word_t\alias=word_t
word_t\type\Subtype\mark1=ieee::std_logic_vector
word_t\type\Subtype\mark2=ieee::std_logic_vector
word_t\type\Subtype\constraint\0\Range\dir=false
word_t\type\Subtype\constraint\0\Range\left\Constant\value=15
word_t\type\Subtype\constraint\0\Range\left\Constant\units=
word_t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
word_t\type\Subtype\constraint\0\Range\right\Constant\value=0
word_t\type\Subtype\constraint\0\Range\right\Constant\units=
word_t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
x\category=117
x\port=0
x\alias=x
x\type\Subtype\mark1=cosmac::nibble_t
x\type\Subtype\mark2=cosmac::nibble_t
xp_p\category=113
xp_p\port=0
xp_p\alias=xp_p
xp_sel\category=117
xp_sel\port=0
xp_sel\alias=xp_sel
xp_sel\type\Subtype\mark1=ieee::std_logic_vector
xp_sel\type\Subtype\mark2=ieee::std_logic_vector
xp_sel\type\Subtype\constraint\0\Range\dir=false
xp_sel\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_clear\category=106
xp_sel_clear\port=0
xp_sel_clear\alias=xp_sel_clear
xp_sel_clear\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_clear\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_clear\type\Subtype\constraint\0\Range\dir=false
xp_sel_clear\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_clear\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_clear\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_clear\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_clear\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_clear\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_clear\init\Constant\value=001
xp_sel_clear\init\Constant\units=
xp_sel_clear\init\Constant\typeClass=0
xp_sel_data_in\category=106
xp_sel_data_in\port=0
xp_sel_data_in\alias=xp_sel_data_in
xp_sel_data_in\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_data_in\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_data_in\type\Subtype\constraint\0\Range\dir=false
xp_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_data_in\init\Constant\value=011
xp_sel_data_in\init\Constant\units=
xp_sel_data_in\init\Constant\typeClass=0
xp_sel_hold\category=106
xp_sel_hold\port=0
xp_sel_hold\alias=xp_sel_hold
xp_sel_hold\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_hold\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_hold\type\Subtype\constraint\0\Range\dir=false
xp_sel_hold\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_hold\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_hold\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_hold\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_hold\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_hold\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_hold\init\Constant\value=000
xp_sel_hold\init\Constant\units=
xp_sel_hold\init\Constant\typeClass=0
xp_sel_interrupt\category=106
xp_sel_interrupt\port=0
xp_sel_interrupt\alias=xp_sel_interrupt
xp_sel_interrupt\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_interrupt\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_interrupt\type\Subtype\constraint\0\Range\dir=false
xp_sel_interrupt\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_interrupt\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_interrupt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_interrupt\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_interrupt\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_interrupt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_interrupt\init\Constant\value=010
xp_sel_interrupt\init\Constant\units=
xp_sel_interrupt\init\Constant\typeClass=0
xp_sel_mark\category=106
xp_sel_mark\port=0
xp_sel_mark\alias=xp_sel_mark
xp_sel_mark\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_mark\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_mark\type\Subtype\constraint\0\Range\dir=false
xp_sel_mark\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_mark\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_mark\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_mark\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_mark\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_mark\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_mark\init\Constant\value=100
xp_sel_mark\init\Constant\units=
xp_sel_mark\init\Constant\typeClass=0
xp_sel_sep\category=106
xp_sel_sep\port=0
xp_sel_sep\alias=xp_sel_sep
xp_sel_sep\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_sep\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_sep\type\Subtype\constraint\0\Range\dir=false
xp_sel_sep\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_sep\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_sep\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_sep\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_sep\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_sep\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_sep\init\Constant\value=101
xp_sel_sep\init\Constant\units=
xp_sel_sep\init\Constant\typeClass=0
xp_sel_sex\category=106
xp_sel_sex\port=0
xp_sel_sex\alias=xp_sel_sex
xp_sel_sex\type\Subtype\mark1=ieee::std_logic_vector
xp_sel_sex\type\Subtype\mark2=ieee::std_logic_vector
xp_sel_sex\type\Subtype\constraint\0\Range\dir=false
xp_sel_sex\type\Subtype\constraint\0\Range\left\Constant\value=2
xp_sel_sex\type\Subtype\constraint\0\Range\left\Constant\units=
xp_sel_sex\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xp_sel_sex\type\Subtype\constraint\0\Range\right\Constant\value=0
xp_sel_sex\type\Subtype\constraint\0\Range\right\Constant\units=
xp_sel_sex\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xp_sel_sex\init\Constant\value=110
xp_sel_sex\init\Constant\units=
xp_sel_sex\init\Constant\typeClass=0
%3ChasCode%3E=true
