#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028793e0e560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028793e0e6f0 .scope module, "debouncer" "debouncer" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "dirty_in";
    .port_info 3 /OUTPUT 1 "clean_out";
P_0000028793e033b0 .param/l "CLK_PERIOD_NS" 0 3 6, +C4<00000000000000000000000000001010>;
P_0000028793e033e8 .param/l "COUNTER_MAX" 0 3 13, +C4<00000000000001111010000100100000>;
P_0000028793e03420 .param/l "COUNTER_SIZE" 0 3 14, +C4<00000000000000000000000000010011>;
P_0000028793e03458 .param/l "DEBOUNCE_TIME_MS" 0 3 7, +C4<00000000000000000000000000000101>;
L_0000028793e14c00 .functor BUFZ 1, v0000028793daec40_0, C4<0>, C4<0>, C4<0>;
v0000028793dc2e20_0 .net "clean_out", 0 0, L_0000028793e14c00;  1 drivers
o0000028793e30148 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793dc2c30_0 .net "clk_in", 0 0, o0000028793e30148;  0 drivers
v0000028793daeba0_0 .var "counter", 18 0;
v0000028793daec40_0 .var "current", 0 0;
o0000028793e301d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793daece0_0 .net "dirty_in", 0 0, o0000028793e301d8;  0 drivers
v0000028793daed80_0 .var "old_dirty_in", 0 0;
o0000028793e30238 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8a050_0 .net "rst_in", 0 0, o0000028793e30238;  0 drivers
E_0000028793e22d20 .event posedge, v0000028793dc2c30_0;
S_0000028793e034a0 .scope module, "dog_tb" "dog_tb" 4 4;
 .timescale -9 -12;
L_0000028793eb0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028793e8b320_0 .net *"_ivl_3", 1 0, L_0000028793eb0088;  1 drivers
v0000028793e8b460_0 .var "br", 0 0;
v0000028793e8b500_0 .var "clk", 0 0;
v0000028793e8a7e0_0 .net "dog_address", 13 0, L_0000028793e8d190;  1 drivers
v0000028793e8a880_0 .net "dog_busy", 0 0, v0000028793e8a470_0;  1 drivers
v0000028793e8ac40_0 .net/s "dog_out", 8 0, v0000028793e8ae20_0;  1 drivers
v0000028793e8af60_0 .net "dog_state", 1 0, v0000028793e8a740_0;  1 drivers
v0000028793e8ad80_0 .net "dog_wea", 0 0, v0000028793e8b1e0_0;  1 drivers
v0000028793e8b000_0 .var "img1_out", 7 0;
v0000028793e8a9c0_0 .var "img2_out", 7 0;
v0000028793e8b3c0_0 .var "sys_rst", 0 0;
L_0000028793e8d190 .concat [ 12 2 0 0], v0000028793e8a330_0, L_0000028793eb0088;
S_0000028793e8a0f0 .scope module, "builder" "dog" 4 16, 5 13 0, S_0000028793e034a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 12 "address";
    .port_info 7 /OUTPUT 9 "data_out";
    .port_info 8 /OUTPUT 1 "wea";
    .port_info 9 /OUTPUT 2 "state_num";
P_0000028793da8d90 .param/l "BRAM_LENGTH" 0 5 27, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
P_0000028793da8dc8 .param/l "DIMENSION" 0 5 13, +C4<00000000000000000000000000000100>;
enum0000028793da7f10 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v0000028793e8a330_0 .var "address", 11 0;
v0000028793e8a3d0_0 .net "bram_ready", 0 0, v0000028793e8b460_0;  1 drivers
v0000028793e8a470_0 .var "busy", 0 0;
v0000028793e8a510_0 .net "clk", 0 0, v0000028793e8b500_0;  1 drivers
v0000028793e8b0a0_0 .var "counter", 1 0;
v0000028793e8ae20_0 .var/s "data_out", 8 0;
v0000028793e8a920_0 .var/s "fuzz_sign", 8 0;
v0000028793e8ab00_0 .net "fuzzier_pix", 7 0, v0000028793e8a9c0_0;  1 drivers
v0000028793e8b140_0 .var "old_bram", 0 0;
v0000028793e8aec0_0 .net "rst_in", 0 0, v0000028793e8b3c0_0;  1 drivers
v0000028793e8aba0_0 .var/s "sharp_sign", 8 0;
v0000028793e8ace0_0 .net "sharper_pix", 7 0, v0000028793e8b000_0;  1 drivers
v0000028793e8b280_0 .var/2s "state", 31 0;
v0000028793e8a740_0 .var "state_num", 1 0;
v0000028793e8b1e0_0 .var "wea", 0 0;
v0000028793e8a600_0 .var "write", 0 0;
E_0000028793e239a0 .event posedge, v0000028793e8a510_0;
S_0000028793e03630 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 6 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_0000028793dae9a0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000028793dae9d8 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0000028793daea10 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000028793daea48 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000010010>;
v0000028793e8d2d0 .array "BRAM", 0 1023, 17 0;
o0000028793e30958 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000028793e8ba70_0 .net "addra", 9 0, o0000028793e30958;  0 drivers
o0000028793e30988 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000028793e8c5b0_0 .net "addrb", 9 0, o0000028793e30988;  0 drivers
o0000028793e309b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8cbf0_0 .net "clka", 0 0, o0000028793e309b8;  0 drivers
o0000028793e309e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8b930_0 .net "clkb", 0 0, o0000028793e309e8;  0 drivers
o0000028793e30a18 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028793e8d5f0_0 .net "dina", 17 0, o0000028793e30a18;  0 drivers
o0000028793e30a48 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028793e8cb50_0 .net "dinb", 17 0, o0000028793e30a48;  0 drivers
v0000028793e8bb10_0 .net "douta", 17 0, L_0000028793e15300;  1 drivers
v0000028793e8bbb0_0 .net "doutb", 17 0, L_0000028793e14c70;  1 drivers
o0000028793e30ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8d370_0 .net "ena", 0 0, o0000028793e30ad8;  0 drivers
o0000028793e30b08 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8b9d0_0 .net "enb", 0 0, o0000028793e30b08;  0 drivers
v0000028793e8d550_0 .var/i "idx", 31 0;
v0000028793e8d0f0_0 .var "ram_data_a", 17 0;
v0000028793e8c010_0 .var "ram_data_b", 17 0;
o0000028793e30bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8bcf0_0 .net "regcea", 0 0, o0000028793e30bc8;  0 drivers
o0000028793e30bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8ca10_0 .net "regceb", 0 0, o0000028793e30bf8;  0 drivers
o0000028793e30c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8d050_0 .net "rsta", 0 0, o0000028793e30c28;  0 drivers
o0000028793e30c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8c830_0 .net "rstb", 0 0, o0000028793e30c58;  0 drivers
o0000028793e30c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8c510_0 .net "wea", 0 0, o0000028793e30c88;  0 drivers
o0000028793e30cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028793e8cab0_0 .net "web", 0 0, o0000028793e30cb8;  0 drivers
S_0000028793e8b5c0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000028793e03630;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000028793e8b5c0
v0000028793e8aa60_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000028793e8aa60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000028793e8aa60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028793e8aa60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000028793e8b750 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000028793e03630;
 .timescale -9 -12;
v0000028793e8d690_0 .var/i "ram_index", 31 0;
S_0000028793e8d8f0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000028793e03630;
 .timescale -9 -12;
L_0000028793e15300 .functor BUFZ 18, v0000028793e8c330_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0000028793e14c70 .functor BUFZ 18, v0000028793e8bf70_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0000028793e8c330_0 .var "douta_reg", 17 0;
v0000028793e8bf70_0 .var "doutb_reg", 17 0;
E_0000028793e23920 .event posedge, v0000028793e8b930_0;
E_0000028793e22d60 .event posedge, v0000028793e8cbf0_0;
    .scope S_0000028793e0e6f0;
T_1 ;
    %wait E_0000028793e22d20;
    %load/vec4 v0000028793e8a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028793daeba0_0, 0;
    %load/vec4 v0000028793daece0_0;
    %assign/vec4 v0000028793daec40_0, 0;
    %load/vec4 v0000028793daece0_0;
    %assign/vec4 v0000028793daed80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028793daeba0_0;
    %pad/u 32;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000028793daed80_0;
    %assign/vec4 v0000028793daec40_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028793daeba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000028793daece0_0;
    %load/vec4 v0000028793daed80_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000028793daeba0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000028793daeba0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028793daeba0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0000028793daece0_0;
    %assign/vec4 v0000028793daed80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028793e8a0f0;
T_2 ;
    %wait E_0000028793e239a0;
    %load/vec4 v0000028793e8a3d0_0;
    %assign/vec4 v0000028793e8b140_0, 0;
    %load/vec4 v0000028793e8aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028793e8b280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028793e8a740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028793e8b0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028793e8a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8a470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8b1e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028793e8b280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000028793e8a3d0_0;
    %load/vec4 v0000028793e8b140_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028793e8a470_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028793e8b280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028793e8a740_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028793e8a330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028793e8b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8b1e0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000028793e8b0a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000028793e8b280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028793e8b0a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028793e8a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028793e8ace0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028793e8aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028793e8ab00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028793e8a920_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000028793e8b0a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000028793e8b0a0_0, 0;
T_2.9 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000028793e8a600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028793e8a600_0, 0;
    %load/vec4 v0000028793e8aba0_0;
    %load/vec4 v0000028793e8a920_0;
    %sub;
    %assign/vec4 v0000028793e8ae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028793e8b1e0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8b1e0_0, 0;
    %load/vec4 v0000028793e8a330_0;
    %pad/u 65;
    %cmpi/e 15, 0, 65;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028793e8a330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028793e8b280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028793e8a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028793e8a470_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000028793e8a330_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000028793e8a330_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028793e8b280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028793e8a740_0, 0;
T_2.13 ;
T_2.11 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028793e034a0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000028793e8b500_0;
    %nor/r;
    %store/vec4 v0000028793e8b500_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028793e034a0;
T_4 ;
    %vpi_call/w 4 60 "$dumpfile", "dog.vcd" {0 0 0};
    %vpi_call/w 4 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028793e034a0 {0 0 0};
    %vpi_call/w 4 62 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028793e8b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028793e8b460_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028793e8b000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028793e8a9c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028793e8b3c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028793e8b3c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028793e8b460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028793e8b460_0, 0, 1;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000028793e8b000_0, 0, 8;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0000028793e8a9c0_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000028793e8b000_0, 0, 8;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0000028793e8a9c0_0, 0, 8;
    %delay 1000000, 0;
    %vpi_call/w 4 85 "$display", "Sent!" {0 0 0};
    %vpi_call/w 4 86 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000028793e8b750;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028793e8d690_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028793e8d690_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0000028793e8d690_0;
    %store/vec4a v0000028793e8d2d0, 4, 0;
    %load/vec4 v0000028793e8d690_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028793e8d690_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028793e8d8f0;
T_6 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000028793e8c330_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000028793e8bf70_0, 0, 18;
    %end;
    .thread T_6, $init;
    .scope S_0000028793e8d8f0;
T_7 ;
    %wait E_0000028793e22d60;
    %load/vec4 v0000028793e8d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000028793e8c330_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028793e8bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028793e8d0f0_0;
    %assign/vec4 v0000028793e8c330_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028793e8d8f0;
T_8 ;
    %wait E_0000028793e23920;
    %load/vec4 v0000028793e8c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000028793e8bf70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028793e8ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000028793e8c010_0;
    %assign/vec4 v0000028793e8bf70_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028793e03630;
T_9 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000028793e8d0f0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0000028793e8c010_0, 0, 18;
    %end;
    .thread T_9, $init;
    .scope S_0000028793e03630;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028793e8d550_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000028793e8d550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000028793e8d2d0, v0000028793e8d550_0 > {0 0 0};
    %load/vec4 v0000028793e8d550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028793e8d550_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0000028793e03630;
T_11 ;
    %wait E_0000028793e22d60;
    %load/vec4 v0000028793e8d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000028793e8c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028793e8d5f0_0;
    %load/vec4 v0000028793e8ba70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028793e8d2d0, 0, 4;
T_11.2 ;
    %load/vec4 v0000028793e8ba70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028793e8d2d0, 4;
    %assign/vec4 v0000028793e8d0f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028793e03630;
T_12 ;
    %wait E_0000028793e23920;
    %load/vec4 v0000028793e8b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000028793e8cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000028793e8cb50_0;
    %load/vec4 v0000028793e8c5b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028793e8d2d0, 0, 4;
T_12.2 ;
    %load/vec4 v0000028793e8c5b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028793e8d2d0, 4;
    %assign/vec4 v0000028793e8c010_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "hdl\debouncer.sv";
    "sim\dog_tb.sv";
    "hdl\dog.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
