
AVRASM ver. 2.1.30  Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm Mon Apr 25 17:50:39 2011

Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1051): warning: Register r5 already defined by the .DEF directive
Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1052): warning: Register r4 already defined by the .DEF directive
Z:\Electronics\TiGER\adronics-tiger\prj\sample\List\sample.asm(1053): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G103:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G103:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2040003:
000033 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000034 0002      	.DW  0x02
000035 0260      	.DW  __base_y_G102
000036 0066      	.DW  _0x2040003*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 bdf1      	OUT  WDTCR,R31
000041 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000042 e08d      	LDI  R24,(14-2)+1
000043 e0a2      	LDI  R26,2
000044 27bb      	CLR  R27
                 __CLEAR_REG:
000045 93ed      	ST   X+,R30
000046 958a      	DEC  R24
000047 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000048 e080      	LDI  R24,LOW(0x800)
000049 e098      	LDI  R25,HIGH(0x800)
00004a e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
00004b 93ed      	ST   X+,R30
00004c 9701      	SBIW R24,1
00004d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004e e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000050 9185      	LPM  R24,Z+
000051 9195      	LPM  R25,Z+
000052 9700      	SBIW R24,0
000053 f061      	BREQ __GLOBAL_INI_END
000054 91a5      	LPM  R26,Z+
000055 91b5      	LPM  R27,Z+
000056 9005      	LPM  R0,Z+
000057 9015      	LPM  R1,Z+
000058 01bf      	MOVW R22,R30
000059 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005a 9005      	LPM  R0,Z+
00005b 920d      	ST   X+,R0
00005c 9701      	SBIW R24,1
00005d f7e1      	BRNE __GLOBAL_INI_LOOP
00005e 01fb      	MOVW R30,R22
00005f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000060 e5ef      	LDI  R30,LOW(0x85F)
000061 bfed      	OUT  SPL,R30
000062 e0e8      	LDI  R30,HIGH(0x85F)
000063 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000064 e6c0      	LDI  R28,LOW(0x260)
000065 e0d2      	LDI  R29,HIGH(0x260)
                 
000066 940c 0068 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TiGERv1.0
                 ;Version : 1.0
                 ;Date    : 22-04-2011
                 ;Author  : Adronics
                 ;Company : Adronics Embedded Solutions
                 ;Comments:
                 ;Sample CVAVR project file for TiGERv1.0
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// I2C Bus functions
                 ;#asm
                    .equ __i2c_port=0x15 ;PORTC
                    .equ __sda_bit=1
                    .equ __scl_bit=0
                 ; 0000 0022 #endasm
                 ;#include <i2c.h>
                 ;
                 ;// DS1621 Thermometer/Thermostat functions
                 ;#include <ds1621.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x1B ;PORTA
                 ; 0000 002E #endasm
                 ;#include <lcd.h>
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;#define ADC_VREF_TYPE 0x00
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0038 {
                 
                 	.CSEG
                 ; 0000 0039 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ; 0000 003A // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 003B delay_us(10);
                 ; 0000 003C // Start the AD conversion
                 ; 0000 003D ADCSRA|=0x40;
                 ; 0000 003E // Wait for the AD conversion to complete
                 ; 0000 003F while ((ADCSRA & 0x10)==0);
                 ; 0000 0040 ADCSRA|=0x10;
                 ; 0000 0041 return ADCW;
                 ; 0000 0042 }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0047 {
                 _main:
                 ; 0000 0048 // Declare your local variables here
                 ; 0000 0049 
                 ; 0000 004A // Input/Output Ports initialization
                 ; 0000 004B // Port A initialization
                 ; 0000 004C // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=Out Func1=Out Func0=Out
                 ; 0000 004D // State7=0 State6=0 State5=0 State4=0 State3=T State2=0 State1=0 State0=0
                 ; 0000 004E PORTA=0x00;
000068 e0e0      	LDI  R30,LOW(0)
000069 bbeb      	OUT  0x1B,R30
                 ; 0000 004F DDRA=0xF7;
00006a efe7      	LDI  R30,LOW(247)
00006b bbea      	OUT  0x1A,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port B initialization
                 ; 0000 0052 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0053 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0054 PORTB=0x00;
00006c e0e0      	LDI  R30,LOW(0)
00006d bbe8      	OUT  0x18,R30
                 ; 0000 0055 DDRB=0x00;
00006e bbe7      	OUT  0x17,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port C initialization
                 ; 0000 0058 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0059 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 005A PORTC=0x00;
00006f bbe5      	OUT  0x15,R30
                 ; 0000 005B DDRC=0xFF;
000070 efef      	LDI  R30,LOW(255)
000071 bbe4      	OUT  0x14,R30
                 ; 0000 005C 
                 ; 0000 005D // Port D initialization
                 ; 0000 005E // Func7=Out Func6=In Func5=In Func4=Out Func3=Out Func2=Out Func1=In Func0=In
                 ; 0000 005F // State7=1 State6=P State5=P State4=1 State3=1 State2=1 State1=T State0=T
                 ; 0000 0060 PORTD=0xFC;
000072 efec      	LDI  R30,LOW(252)
000073 bbe2      	OUT  0x12,R30
                 ; 0000 0061 DDRD=0x9C;
000074 e9ec      	LDI  R30,LOW(156)
000075 bbe1      	OUT  0x11,R30
                 ; 0000 0062 
                 ; 0000 0063 // Timer/Counter 0 initialization
                 ; 0000 0064 // Clock source: System Clock
                 ; 0000 0065 // Clock value: 15.625 kHz
                 ; 0000 0066 // Mode: Normal top=FFh
                 ; 0000 0067 // OC0 output: Disconnected
                 ; 0000 0068 TCCR0=0x05;
000076 e0e5      	LDI  R30,LOW(5)
000077 bfe3      	OUT  0x33,R30
                 ; 0000 0069 TCNT0=0x00;
000078 e0e0      	LDI  R30,LOW(0)
000079 bfe2      	OUT  0x32,R30
                 ; 0000 006A OCR0=0x00;
00007a bfec      	OUT  0x3C,R30
                 ; 0000 006B 
                 ; 0000 006C // Timer/Counter 1 initialization
                 ; 0000 006D // Clock source: System Clock
                 ; 0000 006E // Clock value: Timer1 Stopped
                 ; 0000 006F // Mode: Normal top=FFFFh
                 ; 0000 0070 // OC1A output: Discon.
                 ; 0000 0071 // OC1B output: Discon.
                 ; 0000 0072 // Noise Canceler: Off
                 ; 0000 0073 // Input Capture on Falling Edge
                 ; 0000 0074 // Timer1 Overflow Interrupt: Off
                 ; 0000 0075 // Input Capture Interrupt: Off
                 ; 0000 0076 // Compare A Match Interrupt: Off
                 ; 0000 0077 // Compare B Match Interrupt: Off
                 ; 0000 0078 TCCR1A=0x00;
00007b bdef      	OUT  0x2F,R30
                 ; 0000 0079 TCCR1B=0x00;
00007c bdee      	OUT  0x2E,R30
                 ; 0000 007A TCNT1H=0x00;
00007d bded      	OUT  0x2D,R30
                 ; 0000 007B TCNT1L=0x00;
00007e bdec      	OUT  0x2C,R30
                 ; 0000 007C ICR1H=0x00;
00007f bde7      	OUT  0x27,R30
                 ; 0000 007D ICR1L=0x00;
000080 bde6      	OUT  0x26,R30
                 ; 0000 007E OCR1AH=0x00;
000081 bdeb      	OUT  0x2B,R30
                 ; 0000 007F OCR1AL=0x00;
000082 bdea      	OUT  0x2A,R30
                 ; 0000 0080 OCR1BH=0x00;
000083 bde9      	OUT  0x29,R30
                 ; 0000 0081 OCR1BL=0x00;
000084 bde8      	OUT  0x28,R30
                 ; 0000 0082 
                 ; 0000 0083 // Timer/Counter 2 initialization
                 ; 0000 0084 // Clock source: System Clock
                 ; 0000 0085 // Clock value: 15.625 kHz
                 ; 0000 0086 // Mode: Normal top=FFh
                 ; 0000 0087 // OC2 output: Toggle on compare match
                 ; 0000 0088 ASSR=0x00;
000085 bde2      	OUT  0x22,R30
                 ; 0000 0089 TCCR2=0x17;
000086 e1e7      	LDI  R30,LOW(23)
000087 bde5      	OUT  0x25,R30
                 ; 0000 008A TCNT2=0x00;
000088 e0e0      	LDI  R30,LOW(0)
000089 bde4      	OUT  0x24,R30
                 ; 0000 008B OCR2=0x03;
00008a e0e3      	LDI  R30,LOW(3)
00008b bde3      	OUT  0x23,R30
                 ; 0000 008C 
                 ; 0000 008D // External Interrupt(s) initialization
                 ; 0000 008E // INT0: Off
                 ; 0000 008F // INT1: Off
                 ; 0000 0090 // INT2: Off
                 ; 0000 0091 MCUCR=0x00;
00008c e0e0      	LDI  R30,LOW(0)
00008d bfe5      	OUT  0x35,R30
                 ; 0000 0092 MCUCSR=0x00;
00008e bfe4      	OUT  0x34,R30
                 ; 0000 0093 
                 ; 0000 0094 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0095 TIMSK=0x00;
00008f bfe9      	OUT  0x39,R30
                 ; 0000 0096 
                 ; 0000 0097 // USART initialization
                 ; 0000 0098 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0099 // USART Receiver: On
                 ; 0000 009A // USART Transmitter: On
                 ; 0000 009B // USART Mode: Asynchronous
                 ; 0000 009C // USART Baud Rate: 9600
                 ; 0000 009D UCSRA=0x00;
000090 b9eb      	OUT  0xB,R30
                 ; 0000 009E UCSRB=0x18;
000091 e1e8      	LDI  R30,LOW(24)
000092 b9ea      	OUT  0xA,R30
                 ; 0000 009F UCSRC=0x86;
000093 e8e6      	LDI  R30,LOW(134)
000094 bde0      	OUT  0x20,R30
                 ; 0000 00A0 UBRRH=0x00;
000095 e0e0      	LDI  R30,LOW(0)
000096 bde0      	OUT  0x20,R30
                 ; 0000 00A1 UBRRL=0x67;
000097 e6e7      	LDI  R30,LOW(103)
000098 b9e9      	OUT  0x9,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // Analog Comparator initialization
                 ; 0000 00A4 // Analog Comparator: Off
                 ; 0000 00A5 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00A6 ACSR=0x80;
000099 e8e0      	LDI  R30,LOW(128)
00009a b9e8      	OUT  0x8,R30
                 ; 0000 00A7 SFIOR=0x00;
00009b e0e0      	LDI  R30,LOW(0)
00009c bfe0      	OUT  0x30,R30
                 ; 0000 00A8 
                 ; 0000 00A9 // ADC initialization
                 ; 0000 00AA // ADC Clock frequency: 1000.000 kHz
                 ; 0000 00AB // ADC Voltage Reference: AREF pin
                 ; 0000 00AC ADMUX=ADC_VREF_TYPE & 0xff;
00009d b9e7      	OUT  0x7,R30
                 ; 0000 00AD ADCSRA=0x84;
00009e e8e4      	LDI  R30,LOW(132)
00009f b9e6      	OUT  0x6,R30
                 ; 0000 00AE 
                 ; 0000 00AF // I2C Bus initialization
                 ; 0000 00B0 i2c_init();
0000a0 940e 01ec 	CALL _i2c_init
                 ; 0000 00B1 
                 ; 0000 00B2 // DS1621 Thermometer/Thermostat initialization
                 ; 0000 00B3 // tlow: 50°C
                 ; 0000 00B4 // thigh: 55°C
                 ; 0000 00B5 // Tout polarity: 0
                 ; 0000 00B6 ds1621_init(0,50,55,0);
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 93ea      	ST   -Y,R30
0000a4 e3e2      	LDI  R30,LOW(50)
0000a5 93ea      	ST   -Y,R30
0000a6 e3e7      	LDI  R30,LOW(55)
0000a7 93ea      	ST   -Y,R30
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 93ea      	ST   -Y,R30
0000aa d05a      	RCALL _ds1621_init
                 ; 0000 00B7 
                 ; 0000 00B8 // DS1307 Real Time Clock initialization
                 ; 0000 00B9 // Square wave output on pin SQW/OUT: Off
                 ; 0000 00BA // SQW/OUT pin state: 0
                 ; 0000 00BB rtc_init(0,0,0);
0000ab e0e0      	LDI  R30,LOW(0)
0000ac 93ea      	ST   -Y,R30
0000ad 93ea      	ST   -Y,R30
0000ae 93ea      	ST   -Y,R30
0000af d06f      	RCALL _rtc_init
                 ; 0000 00BC 
                 ; 0000 00BD // LCD module initialization
                 ; 0000 00BE lcd_init(16);
0000b0 e1e0      	LDI  R30,LOW(16)
0000b1 93ea      	ST   -Y,R30
0000b2 940e 01a2 	CALL _lcd_init
                 ; 0000 00BF 
                 ; 0000 00C0 while (1)
                 _0x6:
                 ; 0000 00C1       {
                 ; 0000 00C2       // Place your code here
                 ; 0000 00C3 
                 ; 0000 00C4       };
0000b4 cfff      	RJMP _0x6
                 ; 0000 00C5 }
                 _0x9:
0000b5 cfff      	RJMP _0x9
                 
                 	.CSEG
                 _ds1621_get_status:
0000b6 931a      	ST   -Y,R17
0000b7 930a      	ST   -Y,R16
0000b8 81ea      	LDD  R30,Y+2
0000b9 0fee      	LSL  R30
0000ba 69e0      	ORI  R30,LOW(0x90)
0000bb 2f1e      	MOV  R17,R30
0000bc 940e 01f1 	CALL _i2c_start
0000be 931a      	ST   -Y,R17
0000bf 940e 01d6 	CALL SUBOPT_0x0
0000c1 940e 01f1 	CALL _i2c_start
0000c3 5f1f      	SUBI R17,-LOW(1)
0000c4 931a      	ST   -Y,R17
0000c5 940e 0225 	CALL _i2c_write
0000c7 e0e0      	LDI  R30,LOW(0)
0000c8 93ea      	ST   -Y,R30
0000c9 940e 020a 	CALL _i2c_read
0000cb 2f0e      	MOV  R16,R30
0000cc 940e 0200 	CALL _i2c_stop
0000ce 2fe0      	MOV  R30,R16
0000cf 8119      	LDD  R17,Y+1
0000d0 8108      	LDD  R16,Y+0
0000d1 c069      	RJMP _0x20E0002
                 _ds1621_set_status:
0000d2 940e 01f1 	CALL _i2c_start
0000d4 81e9      	LDD  R30,Y+1
0000d5 0fee      	LSL  R30
0000d6 69e0      	ORI  R30,LOW(0x90)
0000d7 93ea      	ST   -Y,R30
0000d8 940e 01d6 	CALL SUBOPT_0x0
0000da 81e8      	LD   R30,Y
0000db 940e 01dc 	CALL SUBOPT_0x1
0000dd 9622      	ADIW R28,2
0000de 9508      	RET
                 _ds1621_set_temp:
0000df 940e 01f1 	CALL _i2c_start
0000e1 81ea      	LDD  R30,Y+2
0000e2 0fee      	LSL  R30
0000e3 69e0      	ORI  R30,LOW(0x90)
0000e4 93ea      	ST   -Y,R30
0000e5 940e 0225 	CALL _i2c_write
0000e7 81e9      	LDD  R30,Y+1
0000e8 93ea      	ST   -Y,R30
0000e9 940e 0225 	CALL _i2c_write
0000eb 81e8      	LD   R30,Y
0000ec 93ea      	ST   -Y,R30
0000ed 940e 0225 	CALL _i2c_write
0000ef e0e0      	LDI  R30,LOW(0)
0000f0 940e 01dc 	CALL SUBOPT_0x1
                 _0x2000003:
0000f2 81ea      	LDD  R30,Y+2
0000f3 93ea      	ST   -Y,R30
0000f4 dfc1      	RCALL _ds1621_get_status
0000f5 71e0      	ANDI R30,LOW(0x10)
0000f6 f7d9      	BRNE _0x2000003
0000f7 c043      	RJMP _0x20E0002
                 _ds1621_start:
0000f8 940e 01f1 	CALL _i2c_start
0000fa 81e8      	LD   R30,Y
0000fb 0fee      	LSL  R30
0000fc 69e0      	ORI  R30,LOW(0x90)
0000fd 93ea      	ST   -Y,R30
0000fe 940e 0225 	CALL _i2c_write
000100 eeee      	LDI  R30,LOW(238)
000101 940e 01dc 	CALL SUBOPT_0x1
000103 940c 01d4 	JMP  _0x20E0001
                 _ds1621_init:
000105 81eb      	LDD  R30,Y+3
000106 93ea      	ST   -Y,R30
000107 81e9      	LDD  R30,Y+1
000108 0fee      	LSL  R30
000109 5fe8      	SUBI R30,-LOW(8)
00010a 93ea      	ST   -Y,R30
00010b dfc6      	RCALL _ds1621_set_status
00010c 81eb      	LDD  R30,Y+3
00010d 93ea      	ST   -Y,R30
00010e eae2      	LDI  R30,LOW(162)
00010f 93ea      	ST   -Y,R30
000110 81ec      	LDD  R30,Y+4
000111 93ea      	ST   -Y,R30
000112 dfcc      	RCALL _ds1621_set_temp
000113 81eb      	LDD  R30,Y+3
000114 93ea      	ST   -Y,R30
000115 eae1      	LDI  R30,LOW(161)
000116 93ea      	ST   -Y,R30
000117 81eb      	LDD  R30,Y+3
000118 93ea      	ST   -Y,R30
000119 dfc5      	RCALL _ds1621_set_temp
00011a 81eb      	LDD  R30,Y+3
00011b 93ea      	ST   -Y,R30
00011c dfdb      	RCALL _ds1621_start
00011d 9624      	ADIW R28,4
00011e 9508      	RET
                 
                 	.CSEG
                 _rtc_init:
00011f 81ea      	LDD  R30,Y+2
000120 70e3      	ANDI R30,LOW(0x3)
000121 83ea      	STD  Y+2,R30
000122 81e9      	LDD  R30,Y+1
000123 30e0      	CPI  R30,0
000124 f019      	BREQ _0x2020003
000125 81ea      	LDD  R30,Y+2
000126 61e0      	ORI  R30,0x10
000127 83ea      	STD  Y+2,R30
                 _0x2020003:
000128 81e8      	LD   R30,Y
000129 30e0      	CPI  R30,0
00012a f019      	BREQ _0x2020004
00012b 81ea      	LDD  R30,Y+2
00012c 68e0      	ORI  R30,0x80
00012d 83ea      	STD  Y+2,R30
                 _0x2020004:
00012e 940e 01f1 	CALL _i2c_start
000130 ede0      	LDI  R30,LOW(208)
000131 93ea      	ST   -Y,R30
000132 940e 0225 	CALL _i2c_write
000134 e0e7      	LDI  R30,LOW(7)
000135 93ea      	ST   -Y,R30
000136 940e 0225 	CALL _i2c_write
000138 81ea      	LDD  R30,Y+2
000139 940e 01dc 	CALL SUBOPT_0x1
                 _0x20E0002:
00013b 9623      	ADIW R28,3
00013c 9508      	RET
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G102:
00013d e0ff          ldi   r31,15
                 __lcd_delay0:
00013e 95fa          dec   r31
00013f f7f1          brne  __lcd_delay0
000140 9508      	RET
                 __lcd_ready:
000141 b3aa          in    r26,__lcd_direction
000142 70af          andi  r26,0xf                 ;set as input
000143 bbaa          out   __lcd_direction,r26
000144 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000145 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000146 dff6      	RCALL __lcd_delay_G102
000147 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000148 dff4      	RCALL __lcd_delay_G102
000149 b3a9          in    r26,__lcd_pin
00014a 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00014b dff1      	RCALL __lcd_delay_G102
00014c 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
00014d dfef      	RCALL __lcd_delay_G102
00014e 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00014f fda7          sbrc  r26,__lcd_busy_flag
000150 cff5          rjmp  __lcd_busy
000151 9508      	RET
                 __lcd_write_nibble_G102:
000152 7fa0          andi  r26,0xf0
000153 2bab          or    r26,r27
000154 bbab          out   __lcd_port,r26          ;write
000155 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000156 940e 013d 	CALL __lcd_delay_G102
000158 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000159 940e 013d 	CALL __lcd_delay_G102
00015b 9508      	RET
                 __lcd_write_data:
00015c 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00015d b3aa          in    r26,__lcd_direction
00015e 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
00015f bbaa          out   __lcd_direction,r26
000160 b3bb          in    r27,__lcd_port
000161 70bf          andi  r27,0xf
000162 81a8          ld    r26,y
000163 dfee      	RCALL __lcd_write_nibble_G102
000164 81a8          ld    r26,y
000165 95a2          swap  r26
000166 dfeb      	RCALL __lcd_write_nibble_G102
000167 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000168 940c 01d4 	JMP  _0x20E0001
                 __lcd_read_nibble_G102:
00016a 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
00016b 940e 013d 	CALL __lcd_delay_G102
00016d b3e9          in    r30,__lcd_pin           ;read
00016e 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00016f 940e 013d 	CALL __lcd_delay_G102
000171 7fe0          andi  r30,0xf0
000172 9508      	RET
                 _lcd_read_byte0_G102:
000173 940e 013d 	CALL __lcd_delay_G102
000175 dff4      	RCALL __lcd_read_nibble_G102
000176 2fae          mov   r26,r30
000177 dff2      	RCALL __lcd_read_nibble_G102
000178 98d9          cbi   __lcd_port,__lcd_rd     ;RD=0
000179 95e2          swap  r30
00017a 2bea          or    r30,r26
00017b 9508      	RET
                 _lcd_clear:
00017c 940e 0141 	CALL __lcd_ready
00017e e0e2      	LDI  R30,LOW(2)
00017f 93ea      	ST   -Y,R30
000180 940e 015c 	CALL __lcd_write_data
000182 940e 0141 	CALL __lcd_ready
000184 e0ec      	LDI  R30,LOW(12)
000185 93ea      	ST   -Y,R30
000186 940e 015c 	CALL __lcd_write_data
000188 940e 0141 	CALL __lcd_ready
00018a e0e1      	LDI  R30,LOW(1)
00018b 93ea      	ST   -Y,R30
00018c 940e 015c 	CALL __lcd_write_data
00018e e0e0      	LDI  R30,LOW(0)
00018f 2e4e      	MOV  R4,R30
000190 2e5e      	MOV  R5,R30
000191 9508      	RET
                 __long_delay_G102:
000192 27aa          clr   r26
000193 27bb          clr   r27
                 __long_delay0:
000194 9711          sbiw  r26,1         ;2 cycles
000195 f7f1          brne  __long_delay0 ;2 cycles
000196 9508      	RET
                 __lcd_init_write_G102:
000197 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000198 b3aa          in    r26,__lcd_direction
000199 6fa7          ori   r26,0xf7                ;set as output
00019a bbaa          out   __lcd_direction,r26
00019b b3bb          in    r27,__lcd_port
00019c 70bf          andi  r27,0xf
00019d 81a8          ld    r26,y
00019e 940e 0152 	CALL __lcd_write_nibble_G102
0001a0 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001a1 c032      	RJMP _0x20E0001
                 _lcd_init:
0001a2 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0001a3 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
0001a4 8078      	LDD  R7,Y+0
0001a5 81e8      	LD   R30,Y
0001a6 58e0      	SUBI R30,-LOW(128)
                +
0001a7 93e0 0262+STS __base_y_G102 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G102,2
0001a9 81e8      	LD   R30,Y
0001aa 54e0      	SUBI R30,-LOW(192)
                +
0001ab 93e0 0263+STS __base_y_G102 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G102,3
0001ad 940e 01e1 	CALL SUBOPT_0x2
0001af 940e 01e1 	CALL SUBOPT_0x2
0001b1 940e 01e1 	CALL SUBOPT_0x2
0001b3 dfde      	RCALL __long_delay_G102
0001b4 e2e0      	LDI  R30,LOW(32)
0001b5 93ea      	ST   -Y,R30
0001b6 dfe0      	RCALL __lcd_init_write_G102
0001b7 dfda      	RCALL __long_delay_G102
0001b8 e2e8      	LDI  R30,LOW(40)
0001b9 940e 01e7 	CALL SUBOPT_0x3
0001bb e0e4      	LDI  R30,LOW(4)
0001bc 940e 01e7 	CALL SUBOPT_0x3
0001be e8e5      	LDI  R30,LOW(133)
0001bf 940e 01e7 	CALL SUBOPT_0x3
0001c1 b3aa          in    r26,__lcd_direction
0001c2 70af          andi  r26,0xf                 ;set as input
0001c3 bbaa          out   __lcd_direction,r26
0001c4 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001c5 940e 0173 	CALL _lcd_read_byte0_G102
0001c7 30e5      	CPI  R30,LOW(0x5)
0001c8 f011      	BREQ _0x204000B
0001c9 e0e0      	LDI  R30,LOW(0)
0001ca c009      	RJMP _0x20E0001
                 _0x204000B:
0001cb 940e 0141 	CALL __lcd_ready
0001cd e0e6      	LDI  R30,LOW(6)
0001ce 93ea      	ST   -Y,R30
0001cf 940e 015c 	CALL __lcd_write_data
0001d1 940e 017c 	CALL _lcd_clear
0001d3 e0e1      	LDI  R30,LOW(1)
                 _0x20E0001:
0001d4 9621      	ADIW R28,1
0001d5 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G102:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001d6 940e 0225 	CALL _i2c_write
0001d8 eaec      	LDI  R30,LOW(172)
0001d9 93ea      	ST   -Y,R30
0001da 940c 0225 	JMP  _i2c_write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x1:
0001dc 93ea      	ST   -Y,R30
0001dd 940e 0225 	CALL _i2c_write
0001df 940c 0200 	JMP  _i2c_stop
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x2:
0001e1 940e 0192 	CALL __long_delay_G102
0001e3 e3e0      	LDI  R30,LOW(48)
0001e4 93ea      	ST   -Y,R30
0001e5 940c 0197 	JMP  __lcd_init_write_G102
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
0001e7 93ea      	ST   -Y,R30
0001e8 940e 015c 	CALL __lcd_write_data
0001ea 940c 0192 	JMP  __long_delay_G102
                 
                 
                 	.CSEG
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 _i2c_init:
0001ec 98a8      	cbi  __i2c_port,__scl_bit
0001ed 98a9      	cbi  __i2c_port,__sda_bit
0001ee 9aa0      	sbi  __i2c_dir,__scl_bit
0001ef 98a1      	cbi  __i2c_dir,__sda_bit
0001f0 c015      	rjmp __i2c_delay2
                 _i2c_start:
0001f1 98a1      	cbi  __i2c_dir,__sda_bit
0001f2 98a0      	cbi  __i2c_dir,__scl_bit
0001f3 27ee      	clr  r30
0001f4 0000      	nop
0001f5 9b99      	sbis __i2c_pin,__sda_bit
0001f6 9508      	ret
0001f7 9b98      	sbis __i2c_pin,__scl_bit
0001f8 9508      	ret
0001f9 d004      	rcall __i2c_delay1
0001fa 9aa1      	sbi  __i2c_dir,__sda_bit
0001fb d002      	rcall __i2c_delay1
0001fc 9aa0      	sbi  __i2c_dir,__scl_bit
0001fd e0e1      	ldi  r30,1
                 __i2c_delay1:
0001fe e16b      	ldi  r22,27
0001ff c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000200 9aa1      	sbi  __i2c_dir,__sda_bit
000201 9aa0      	sbi  __i2c_dir,__scl_bit
000202 d003      	rcall __i2c_delay2
000203 98a0      	cbi  __i2c_dir,__scl_bit
000204 dff9      	rcall __i2c_delay1
000205 98a1      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000206 e365      	ldi  r22,53
                 __i2c_delay2l:
000207 956a      	dec  r22
000208 f7f1      	brne __i2c_delay2l
000209 9508      	ret
                 _i2c_read:
00020a e078      	ldi  r23,8
                 __i2c_read0:
00020b 98a0      	cbi  __i2c_dir,__scl_bit
00020c dff1      	rcall __i2c_delay1
                 __i2c_read3:
00020d 9b98      	sbis __i2c_pin,__scl_bit
00020e cffe      	rjmp __i2c_read3
00020f dfee      	rcall __i2c_delay1
000210 9488      	clc
000211 9999      	sbic __i2c_pin,__sda_bit
000212 9408      	sec
000213 9aa0      	sbi  __i2c_dir,__scl_bit
000214 dff1      	rcall __i2c_delay2
000215 1fee      	rol  r30
000216 957a      	dec  r23
000217 f799      	brne __i2c_read0
000218 9179      	ld   r23,y+
000219 2377      	tst  r23
00021a f411      	brne __i2c_read1
00021b 98a1      	cbi  __i2c_dir,__sda_bit
00021c c001      	rjmp __i2c_read2
                 __i2c_read1:
00021d 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
00021e dfdf      	rcall __i2c_delay1
00021f 98a0      	cbi  __i2c_dir,__scl_bit
000220 dfe5      	rcall __i2c_delay2
000221 9aa0      	sbi  __i2c_dir,__scl_bit
000222 dfdb      	rcall __i2c_delay1
000223 98a1      	cbi  __i2c_dir,__sda_bit
000224 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000225 91e9      	ld   r30,y+
000226 e078      	ldi  r23,8
                 __i2c_write0:
000227 0fee      	lsl  r30
000228 f410      	brcc __i2c_write1
000229 98a1      	cbi  __i2c_dir,__sda_bit
00022a c001      	rjmp __i2c_write2
                 __i2c_write1:
00022b 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00022c dfd9      	rcall __i2c_delay2
00022d 98a0      	cbi  __i2c_dir,__scl_bit
00022e dfcf      	rcall __i2c_delay1
                 __i2c_write3:
00022f 9b98      	sbis __i2c_pin,__scl_bit
000230 cffe      	rjmp __i2c_write3
000231 dfcc      	rcall __i2c_delay1
000232 9aa0      	sbi  __i2c_dir,__scl_bit
000233 957a      	dec  r23
000234 f791      	brne __i2c_write0
000235 98a1      	cbi  __i2c_dir,__sda_bit
000236 dfc7      	rcall __i2c_delay1
000237 98a0      	cbi  __i2c_dir,__scl_bit
000238 dfcd      	rcall __i2c_delay2
000239 e0e1      	ldi  r30,1
00023a 9999      	sbic __i2c_pin,__sda_bit
00023b 27ee      	clr  r30
00023c 9aa0      	sbi  __i2c_dir,__scl_bit
00023d 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   6 r18:   0 r19:   0 r20:   0 r21:   0 r22:   5 r23:   6 
r24:   7 r25:   2 r26:  28 r27:   8 r28:   5 r29:   1 r30: 196 r31:   7 
x  :   3 y  :  73 z  :   7 
Registers used: 20 out of 35 (57.1%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   8 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  10 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  49 
cbi   :  25 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   6 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   0 cpc   :   0 cpi   :   3 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   8 inc   :   0 jmp   :  28 ld    :  11 ldd   :  20 ldi   :  65 
lds   :   0 lpm   :   7 lsl   :   6 lsr   :   0 mov   :   6 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   2 
ori   :   8 out   :  50 pop   :   0 push  :   0 rcall :  33 ret   :  15 
reti  :   0 rjmp  :  15 rol   :   1 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  19 sbic  :   2 sbis  :   4 sbiw  :   4 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  42 std   :   3 sts   :   2 sub   :   0 subi  :   4 swap  :   2 
tst   :   1 wdr   :   0 
Instructions used: 41 out of 116 (35.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00047c   1120     28   1148   32768   3.5%
[.dseg] 0x000060 0x000264      0      4      4    2048   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 3 warnings
