<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

</twCmdLine><twDesign>Pico_Toplevel.ncd</twDesign><twDesignPath>Pico_Toplevel.ncd</twDesignPath><twPCF>Pico_Toplevel.pcf</twPCF><twPcfPath>Pico_Toplevel.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twItemLimit>30</twItemLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y5.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y7.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y6.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="17" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y1.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>2975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2725</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_0 (SLICE_X144Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.962</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_0</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y200.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">4.440</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_0</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_1 (SLICE_X144Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.962</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_1</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y200.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">4.440</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2 (SLICE_X144Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.962</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X130Y200.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">4.440</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_2</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd7 (SLICE_X141Y220.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd7</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X141Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y220.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y220.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X141Y220.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/fsm_FSM_FFd7</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14 (SLICE_X145Y242.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y242.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y242.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2&lt;15&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y242.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y242.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;16&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT61</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_14</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index_3 (SLICE_X142Y171.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index_3</twDest><twTotPathDel>0.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y171.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_FSM_FFd1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y171.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y171.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/fsm[6]_GND_45_o_select_102_OUT&lt;1&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index_3</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y5.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y7.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y6.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y3.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y2.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>9761</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.705</twTotPathDel><twClkSkew dest = "1.331" src = "1.461">0.130</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO2</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.500</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y0.RXCHBONDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.445</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.368</twTotPathDel><twClkSkew dest = "1.339" src = "1.461">0.122</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO4</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y0.RXCHBONDI4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y0.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>3.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.309</twTotPathDel><twClkSkew dest = "1.335" src = "1.461">0.126</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO1</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXCHBONDI1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.104</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.104</twRouteDel><twTotDel>3.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_3 (SLICE_X145Y196.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_3</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.794" src = "0.576">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y201.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y196.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y196.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.049</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_3</twBEL></twPathDel><twLogDel>0.051</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_0 (SLICE_X145Y196.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_0</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_0</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.794" src = "0.576">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_0</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y201.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y196.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y196.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_0</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_2 (SLICE_X145Y196.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_2</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.794" src = "0.576">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y201.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y196.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y196.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllreset_in_reg2_2</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y5.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>768</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI17), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_53</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.956</twTotPathDel><twClkSkew dest = "0.648" src = "0.618">-0.030</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_53</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X119Y152.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;55&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_53</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>1.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI28), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_28</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.931</twTotPathDel><twClkSkew dest = "0.136" src = "0.130">-0.006</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_28</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X122Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;31&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_28</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y31.DIBDI28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y31.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI20), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_20</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.956</twTotPathDel><twClkSkew dest = "0.636" src = "0.605">-0.031</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_20</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X119Y170.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;19&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_20</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIBDI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y34.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>1.126</twRouteDel><twTotDel>1.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA38), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_38</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.042</twTotPathDel><twClkSkew dest = "0.365" src = "0.332">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_38</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;39&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_38</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXRDATA38</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.444</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_TXRAM</twDelType><twDelInfo twEdge="twFalling">-0.502</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.402</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-957.1</twPctLog><twPctRoute>1057.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA37), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_37</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.043</twTotPathDel><twClkSkew dest = "0.365" src = "0.332">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_37</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y159.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;39&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_37</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXRDATA37</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.443</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;37&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_TXRAM</twDelType><twDelInfo twEdge="twFalling">-0.500</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.400</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-930.2</twPctLog><twPctRoute>1030.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMRXRDATA66), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_66</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.051</twTotPathDel><twClkSkew dest = "0.365" src = "0.327">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_66</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;67&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_66</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMRXRDATA66</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.431</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0133&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_RXRAM</twDelType><twDelInfo twEdge="twFalling">-0.480</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.380</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-745.1</twPctLog><twPctRoute>845.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="2.000" constraintValue="2.000" deviceLimit="2.000" freqLimit="500.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y31.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y31.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y31.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y31.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y30.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y30.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y30.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y34.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y34.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y34.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y34.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y33.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y33.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y33.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y33.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="0.591" period="2.000" constraintValue="2.000" deviceLimit="1.409" freqLimit="709.723" physResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" logResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" locationPin="BUFGCTRL_X0Y26.I0" clockNet="PicoFramework/ext_clk.pipe_clock_i/userclk1"/><twPinLimit anchorID="138" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;55&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_0/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;55&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_1/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="140" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;55&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_2/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="141" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;55&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_3/CK" locationPin="SLICE_X119Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="142" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_12/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="143" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_13/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="144" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_14/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="145" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;11&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_15/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="146" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;63&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_64/CK" locationPin="SLICE_X119Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="147" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;63&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_65/CK" locationPin="SLICE_X119Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="148" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;63&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_66/CK" locationPin="SLICE_X119Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="149" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;63&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_67/CK" locationPin="SLICE_X119Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>134711</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35779</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>11.304</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X80Y186.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.436</twSlack><twSrc BELType="FF">UserWrapper/UserModule/sys_rst</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew dest = "1.096" src = "1.460">0.364</twClkSkew><twDelConst>1.334</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/sys_rst</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y207.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y19.I0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y19.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_BUFG</twComp><twBEL>UserWrapper/UserModule/sys_rst_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y186.SR</twSite><twDelType>net</twDelType><twFanCnt>2255</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_BUFG</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y186.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>2.597</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X95Y167.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.433</twSlack><twSrc BELType="FF">UserWrapper/UserModule/sys_rst</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>3.090</twTotPathDel><twClkSkew dest = "1.098" src = "1.460">0.362</twClkSkew><twDelConst>1.334</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/sys_rst</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y207.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y19.I0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y19.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_BUFG</twComp><twBEL>UserWrapper/UserModule/sys_rst_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y167.SR</twSite><twDelType>net</twDelType><twFanCnt>2255</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_BUFG</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y167.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/eng1/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>UserWrapper/UserModule/eng1/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>2.596</twRouteDel><twTotDel>3.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X76Y185.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.016</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twTotPathDel>0.681</twTotPathDel><twClkSkew dest = "1.085" src = "1.439">0.354</twClkSkew><twDelConst>1.334</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X77Y185.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y185.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y185.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/EP_RX/Mshreg_stream_data_non_cpld_q4_27 (SLICE_X130Y199.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/EP_RX/rx_data_q_27</twSrc><twDest BELType="FF">PicoFramework/app/PIO_EP/EP_RX/Mshreg_stream_data_non_cpld_q4_27</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.791" src = "0.572">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/EP_RX/rx_data_q_27</twSrc><twDest BELType='FF'>PicoFramework/app/PIO_EP/EP_RX/Mshreg_stream_data_non_cpld_q4_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X126Y200.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_RX/rx_data_q&lt;27&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_RX/rx_data_q_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y199.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_RX/rx_data_q&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y199.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.095</twDelInfo><twComp>PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q4&lt;27&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/EP_RX/Mshreg_stream_data_non_cpld_q4_27</twBEL></twPathDel><twLogDel>0.023</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1 (RAMB36_X4Y37.DIADI16), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_16</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1</twDest><twTotPathDel>0.134</twTotPathDel><twClkSkew dest = "0.690" src = "0.557">-0.133</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_16</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X118Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>PicoFramework/m_axis_rx_tdata&lt;19&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_16</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y37.DIADI16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>PicoFramework/m_axis_rx_tdata&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y37.CLKBWRCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1</twComp><twBEL>PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-239.6</twPctLog><twPctRoute>339.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAMB36_X5Y38.DIADI29), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_93</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twDest><twTotPathDel>0.080</twTotPathDel><twClkSkew dest = "0.697" src = "0.618">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_93</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y194.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in&lt;91&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_93</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y38.DIADI29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in&lt;93&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y38.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twBEL></twPathDel><twLogDel>-0.301</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-376.2</twPctLog><twPctRoute>476.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="s_clk"/><twPinLimit anchorID="165" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y5.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="166" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y5.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" locationPin="RAMB18_X4Y86.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" locationPin="RAMB18_X5Y93.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" locationPin="RAMB18_X5Y93.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" locationPin="RAMB18_X5Y92.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" locationPin="RAMB18_X5Y92.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" locationPin="RAMB18_X4Y92.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" locationPin="RAMB18_X4Y92.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" locationPin="RAMB18_X4Y93.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" locationPin="RAMB18_X4Y93.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL" locationPin="RAMB36_X4Y42.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU" locationPin="RAMB36_X4Y42.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL" locationPin="RAMB36_X4Y42.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU" locationPin="RAMB36_X4Y42.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL" locationPin="RAMB36_X4Y41.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU" locationPin="RAMB36_X4Y41.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL" locationPin="RAMB36_X4Y41.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU" locationPin="RAMB36_X4Y41.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="184" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" locationPin="RAMB18_X5Y95.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="185" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" locationPin="RAMB18_X4Y87.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="186" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" locationPin="RAMB18_X5Y89.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" locationPin="RAMB18_X5Y89.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" locationPin="RAMB18_X4Y65.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK" locationPin="RAMB18_X5Y86.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="190" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK" locationPin="RAMB18_X5Y86.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="191" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" locationPin="RAMB18_X5Y87.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="192" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" locationPin="RAMB18_X5Y88.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="193" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" locationPin="RAMB18_X5Y88.WRCLK" clockNet="s_clk"/></twPinLimitRpt></twConst><twConst anchorID="194" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>1744</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>968</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.452</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X142Y203.B1), 11 paths
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>1.548</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.366</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y212.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.931</twRouteDel><twTotDel>2.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>1.624</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.287</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y207.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>1.641</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.271</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y209.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y209.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>2.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>1.664</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y212.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>1.949</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y206.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>2.099</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.812</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y206.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>2.190</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.721</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y206.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.434</twRouteDel><twTotDel>1.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>2.321</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.592</twTotPathDel><twClkSkew dest = "0.107" src = "0.129">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y210.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.305</twRouteDel><twTotDel>1.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>2.326</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.562</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y207.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>2.501</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.409</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y205.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>1.071</twRouteDel><twTotDel>1.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>2.617</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.295</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y209.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y209.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y206.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y206.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y203.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y203.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>1.015</twRouteDel><twTotDel>1.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X140Y159.A1), 11 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>1.556</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.352</twTotPathDel><twClkSkew dest = "0.105" src = "0.132">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>2.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>1.601</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.307</twTotPathDel><twClkSkew dest = "0.105" src = "0.132">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.840</twRouteDel><twTotDel>2.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>1.634</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.275</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y157.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>1.745</twRouteDel><twTotDel>2.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>1.645</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "0.105" src = "0.132">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.797</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>1.918</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.990</twTotPathDel><twClkSkew dest = "0.105" src = "0.132">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y153.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>1.611</twRouteDel><twTotDel>1.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>2.007</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.902</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y156.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>2.032</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.878</twTotPathDel><twClkSkew dest = "0.105" src = "0.130">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.560</twRouteDel><twTotDel>1.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>2.182</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.727</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.409</twRouteDel><twTotDel>1.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>2.306</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.603</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y154.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>1.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>2.483</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.426</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>2.569</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.340</twTotPathDel><twClkSkew dest = "0.105" src = "0.131">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y159.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X142Y205.B1), 15 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>1.633</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.281</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y212.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>1.709</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.202</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X140Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y207.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>1.726</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.186</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y209.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y209.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>2.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>1.749</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.165</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y212.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N262</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>2.034</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.877</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y206.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>2.184</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.727</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y206.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>1.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>2.246</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.668</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y211.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y207.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y207.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N260</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>1.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>2.275</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.636</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y206.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.349</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>2.284</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.627</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y206.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y207.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y207.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N260</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>1.180</twRouteDel><twTotDel>1.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>2.406</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.507</twTotPathDel><twClkSkew dest = "0.107" src = "0.129">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y210.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.220</twRouteDel><twTotDel>1.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>2.411</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.477</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y207.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y208.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y208.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>1.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>2.569</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.342</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y207.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.572</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.338</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>2.617</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.297</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y212.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>1.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>2.697</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.214</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y207.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y206.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y205.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y205.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>1.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1 (SLICE_X136Y197.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="269"><twSlack>0.025</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twSrc><twDest BELType="FF">PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1</twDest><twClkSkew dest = "0.795" src = "0.575">0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twSrc><twDest BELType='FF'>PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y197.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X136Y197.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">-0.098</twDelInfo><twComp>PicoFramework/ext_clk.pipe_clock_i/pclk_sel_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1</twBEL></twPathDel><twLogDel>0.020</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (SLICE_X140Y199.C6), 1 path
</twPathRptBanner><twRacePath anchorID="270"><twSlack>0.025</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twDest><twClkSkew dest = "0.795" src = "0.576">0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X138Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y201.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y199.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y199.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10-In1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3 (SLICE_X136Y197.DX), 1 path
</twPathRptBanner><twRacePath anchorID="271"><twSlack>0.028</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twSrc><twDest BELType="FF">PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3</twDest><twClkSkew dest = "0.795" src = "0.575">0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twSrc><twDest BELType='FF'>PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y203.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y197.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X136Y197.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">-0.095</twDelInfo><twComp>PicoFramework/ext_clk.pipe_clock_i/pclk_sel_reg2&lt;3&gt;</twComp><twBEL>PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_3</twBEL></twPathDel><twLogDel>0.023</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="272" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twConstName><twItemCnt>11218925</twItemCnt><twErrCntSetup>8</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>41879</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinPer>7.296</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98 (SLICE_X79Y173.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.126</twSlack><twSrc BELType="RAM">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twTotPathDel>1.218</twTotPathDel><twClkSkew dest = "1.276" src = "1.202">-0.074</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X78Y173.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;101&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.977</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twTotPathDel>2.513</twTotPathDel><twClkSkew dest = "0.528" src = "0.574">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y176.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y178.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y173.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;101&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twBEL></twPathDel><twLogDel>0.443</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>2.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.759</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twTotPathDel>1.730</twTotPathDel><twClkSkew dest = "0.528" src = "0.575">0.047</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y173.B2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y173.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;101&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twBEL></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>1.330</twRouteDel><twTotDel>1.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.840</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twTotPathDel>1.649</twTotPathDel><twClkSkew dest = "0.528" src = "0.575">0.047</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y173.B4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y173.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;101&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>1.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.871</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twTotPathDel>1.618</twTotPathDel><twClkSkew dest = "0.528" src = "0.575">0.047</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y173.B3</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y173.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;101&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y173.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_98</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (SLICE_X79Y178.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.097</twSlack><twSrc BELType="RAM">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>1.186</twTotPathDel><twClkSkew dest = "1.278" src = "1.207">-0.071</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X78Y179.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y178.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>1.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.505</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>1.987</twTotPathDel><twClkSkew dest = "0.530" src = "0.574">0.044</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y176.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y178.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.C1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y178.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>0.391</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>1.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.943</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>1.548</twTotPathDel><twClkSkew dest = "0.530" src = "0.575">0.045</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.C2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y178.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>0.348</twLogDel><twRouteDel>1.200</twRouteDel><twTotDel>1.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>1.480</twTotPathDel><twClkSkew dest = "0.530" src = "0.575">0.045</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.C3</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y178.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>1.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.156</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>1.335</twTotPathDel><twClkSkew dest = "0.530" src = "0.575">0.045</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y179.C4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y179.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;23&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y178.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y178.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (SLICE_X79Y177.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="RAM">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>1.137</twTotPathDel><twClkSkew dest = "1.277" src = "1.204">-0.073</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X78Y177.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y177.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;14&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>0.793</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>1.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.554</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>1.937</twTotPathDel><twClkSkew dest = "0.529" src = "0.574">0.045</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y176.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y178.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y177.A1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y177.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;14&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>1.540</twRouteDel><twTotDel>1.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.036</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>1.454</twTotPathDel><twClkSkew dest = "0.529" src = "0.575">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y177.A4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y177.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;14&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.111</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>1.379</twTotPathDel><twClkSkew dest = "0.529" src = "0.575">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y177.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;14&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.025</twRouteDel><twTotDel>1.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.158</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>1.332</twTotPathDel><twClkSkew dest = "0.529" src = "0.575">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y177.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y177.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y177.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;14&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;12&gt;_rt</twBEL><twBEL>UserWrapper/UserModule/eng1/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>0.358</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/F_4 (SLICE_X125Y97.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Madd_n0080_Madd_xor&lt;4&gt;11_FRB</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/F_4</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.793" src = "0.527">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Madd_n0080_Madd_xor&lt;4&gt;11_FRB</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/F_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X122Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Madd_n0080_Madd_xor&lt;4&gt;11_FRB</twComp><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Madd_n0080_Madd_xor&lt;4&gt;11_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Madd_n0080_Madd_xor&lt;4&gt;11_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/F&lt;30&gt;&lt;4&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/Mmux_new_F51</twBEL><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[29].swpe/F_4</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/swa/swpe_gen[13].swpe/V_diag_8 (SLICE_X58Y95.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/swa/swpe_gen[12].swpe/V_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/swa/swpe_gen[13].swpe/V_diag_8</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.746" src = "0.484">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/swa/swpe_gen[12].swpe/V_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/swa/swpe_gen[13].swpe/V_diag_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/eng1/V_out_swa2csf&lt;129&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[12].swpe/V_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.211</twDelInfo><twComp>UserWrapper/UserModule/eng1/V_out_swa2csf&lt;128&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/swpe_gen[13].swpe/V_diag&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[13].swpe/V_diag_8</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng1/swa/Mshreg_F_interm_64_01 (SLICE_X70Y155.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng1/swa/swpe_gen[63].swpe/F_9</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng1/swa/Mshreg_F_interm_64_01</twDest><twTotPathDel>0.050</twTotPathDel><twClkSkew dest = "0.319" src = "0.288">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng1/swa/swpe_gen[63].swpe/F_9</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng1/swa/Mshreg_F_interm_64_01</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/F&lt;64&gt;&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/eng1/swa/swpe_gen[63].swpe/F_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y155.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.104</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/F&lt;64&gt;&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y155.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.154</twDelInfo><twComp>UserWrapper/UserModule/eng1/swa/F_interm_6411</twComp><twBEL>UserWrapper/UserModule/eng1/swa/Mshreg_F_interm_64_01</twBEL></twPathDel><twLogDel>-0.054</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/UserModule/axi_clk</twDestClk><twPctLog>-108.0</twPctLog><twPctRoute>208.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="309"><twPinLimitBanner>Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="310" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y29.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="311" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y29.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="312" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[3].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[3].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y19.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="313" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[3].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[3].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y19.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="314" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y23.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="315" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X6Y23.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="316" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y9.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="317" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y9.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="318" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y84.RDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="319" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y84.WRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="320" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y49.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="321" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y49.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="322" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y21.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="323" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y21.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="324" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y11.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="325" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X5Y11.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="326" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y47.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="327" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y47.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="328" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[12].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[12].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y31.CLKARDCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="329" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[12].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[12].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y31.CLKBWRCLK" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="330" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y27.CLKARDCLKL" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="331" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y27.CLKARDCLKU" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="332" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y27.CLKBWRCLKL" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="333" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y27.CLKBWRCLKU" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="334" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y27.CLKARDCLKL" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="335" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y27.CLKARDCLKU" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="336" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y27.CLKBWRCLKL" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="337" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y27.CLKBWRCLKU" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="338" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y24.CLKARDCLKL" clockNet="UserWrapper/UserModule/axi_clk"/><twPinLimit anchorID="339" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng1/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y24.CLKARDCLKU" clockNet="UserWrapper/UserModule/axi_clk"/></twPinLimitRpt></twConst><twConst anchorID="340" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="341" slack="0.107" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.457" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.189" uncert="0.185"/><twClkSkewLimit anchorID="342" slack="0.109" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="1.455" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.189" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="343"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="28.260" errors="0" errorRollup="11" items="0" itemsRollup="11368948"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="2975" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="9761" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="2.000" actualRollup="1.226" errors="0" errorRollup="0" items="832" itemsRollup="1744"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="4.000" prefType="maxdelay" actual="2.452" actualRollup="N/A" errors="0" errorRollup="0" items="1744" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="11.304" actualRollup="4.378" errors="3" errorRollup="8" items="134711" itemsRollup="11218925"/><twConstRollup name="TS_UserWrapper_UserModule_scg_clkout0" fullName="TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="7.296" actualRollup="N/A" errors="8" errorRollup="0" items="11218925" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="344">2</twUnmetConstCnt><twDataSheet anchorID="345" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="346"><twErrCnt>11</twErrCnt><twScore>5226</twScore><twSetupScore>5226</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11368948</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>119781</twConnCnt></twConstCov><twStats anchorID="347"><twMinPer>11.304</twMinPer><twFootnote number="1" /><twMaxFreq>88.464</twMaxFreq><twMaxFromToDel>2.452</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Aug 23 17:42:03 2013 </twTimestamp></twFoot><twClientInfo anchorID="348"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1514 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
