VERILOG_SOURCES = $(PWD)/../conf_regs.v
TOPLEVEL= conf_regs
MODULE= conf_regs
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
