{"citations": [], "references": ["4290560"], "details": {"publisher": "IEEE", "issue_date": "2013", "doi": "10.1109/ACCESS.2013.2294433", "title": "800 MB/s DDR NAND Flash Memory Multi-Chip Package With Source-Synchronous Interface for Point-to-Point Ring Topology", "abstract": null, "journal_title": "IEEE Access", "firstpage": "811", "volume": "1", "lastpage": "816", "date_publication": "Wed Dec 11 00:00:00 EST 2013", "sponsor": "IEEE", "inspec": "13968822", "date": "2013", "date_current_version": "Wed Dec 18 00:00:00 EST 2013", "pages": "811 - 816", "issn": "2169-3536"}, "authors": ["Peter Gillingham", "David Chinn", "Eric Choi", "Jin-Ki Kim", "Don Macdonald", "Hakjune Oh", "Hong-Beom Pyeon", "Roland Schuetz"], "keywords": ["NAND circuits", "flash memories", "integrated circuit packaging", "low-power electronics", "multichip modules", "phase locked loops", "DDR NAND flash memory multichip package", "DDR clock", "DDR interface", "HyperLink NAND bridge chip", "MCP", "MLC", "bit rate 800 Mbit/s", "bridge chip", "concurrent memory operations", "interface power", "internal NAND channels", "multilevel cell die", "phase-locked loop", "point-to-point ring topology", "source-synchronous data transfer", "source-synchronous interface", "storage capacity 256 Gbit", "storage capacity 32 Gbit", "unidirectional byte-wide double data-rate interface", "voltage 1.2 V", "Disk drives", "Flash memeory", "High-speed integrated circuits", "Integrated circuits", "Nonvolatile memory", "Disk drives", "high speed integrated circuits", "nonvolatile memory", ""], "arnumber": "6681893"}