#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 17:09:24 2016
# Process ID: 7900
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR
# Command line: vivado test_pound_FIR.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_FIR.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets nco_counter_0_data_dds] [get_bd_cells nco_counter_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI] [get_bd_nets ltc2145_0_adc_clk] [get_bd_nets nco_counter_1_dds_cos_o] [get_bd_nets nco_counter_1_dds_en_o] [get_bd_nets nco_counter_1_dds_clk_o] [get_bd_nets nco_counter_1_dds_rst_o] [get_bd_cells nco_counter_1]
delete_bd_objs [get_bd_cells mixer_sin_0]
delete_bd_objs [get_bd_cells shifterReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out] [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_cells dupplReal_1_to_2_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets red_pitaya_pid_0_data_out] [get_bd_cells red_pitaya_pid_0]
delete_bd_objs [get_bd_intf_nets moyenneurReal_1_data_out] [get_bd_cells moyenneurReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out] [get_bd_intf_nets dupplReal_1_to_2_1_data2_out] [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets shifterReal_2_data_out] [get_bd_cells shifterReal_2]
delete_bd_objs [get_bd_intf_nets moyenneurReal_0_data_out] [get_bd_cells moyenneurReal_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_intf_nets moyenneurReal_2_data_out] [get_bd_cells data16_multi_to_ram_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells data16_multi_to_ram_0]
delete_bd_objs [get_bd_intf_nets add_const_1_data_out] [get_bd_cells moyenneurReal_2]
set_property location {4 1201 1086} [get_bd_cells add_const_1]
connect_bd_intf_net [get_bd_intf_pins add_const_1/data_out] [get_bd_intf_pins ad9767_0/dataB]
set_property location {6 1815 955} [get_bd_cells shifterReal_0]
set_property location {4 1270 904} [get_bd_cells add_const_0]
set_property location {3 817 960} [get_bd_cells ltc2145_0]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {31}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:nco_counter:1.0 nco_counter_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nco_counter_0/s00_axi]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:mixer_sin:1.0 mixer_sin_0
endgroup
set_property -dict [list CONFIG.DATA_SIZE {14}] [get_bd_cells mixer_sin_0]
set_property location {6.5 1893 964} [get_bd_cells shifterReal_0]
set_property location {5.5 1650 948} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {7 2030 939} [get_bd_cells shifterReal_0]
set_property location {7 1956 943} [get_bd_cells shifterReal_0]
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
set_property location {5 1415 824} [get_bd_cells mixer_sin_0]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_intf_net [get_bd_intf_pins nco_counter_0/data_dds] [get_bd_intf_pins mixer_sin_0/nco_in]
set_property location {6 1718 902} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_en_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i]
connect_bd_net [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i] [get_bd_pins mixer_sin_0/data_clk_o]
connect_bd_net [get_bd_pins mixer_sin_0/data_rst_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i]
validate_bd_design
connect_bd_net [get_bd_pins ltc2145_0/adc_clk] [get_bd_pins nco_counter_0/ref_clk_i]
connect_bd_net [get_bd_pins nco_counter_0/ref_rst_i] [get_bd_pins nco_counter_0/s00_axi_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins nco_counter_0/ref_rst_i]
connect_bd_net [get_bd_pins nco_counter_0/ref_rst_i] [get_bd_pins rst_processing_system7_0_125M/peripheral_reset]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_nets mixer_sin_0_data_rst_o] [get_bd_nets mixer_sin_0_data_i_o] [get_bd_nets mixer_sin_0_data_clk_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16bitsOneInTwoMult_v1_0:1.0 fir16bitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/s00_axi]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {31} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_i]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_o] [get_bd_pins shifterReal_0/data_en_i]
connect_bd_net [get_bd_pins shifterReal_0/data_clk_i] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_o]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_o] [get_bd_pins shifterReal_0/data_rst_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets add_const_0_data_out]
delete_bd_objs [get_bd_intf_nets mixer_sin_0_data_out]
connect_bd_net [get_bd_pins add_const_0/data_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_i]
connect_bd_net [get_bd_pins add_const_0/data_en_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_i]
connect_bd_net [get_bd_pins add_const_0/data_clk_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_i]
connect_bd_net [get_bd_pins add_const_0/data_rst_o] [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells shifterReal_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets add_const_0_data_o]
delete_bd_objs [get_bd_nets add_const_0_data_en_o]
delete_bd_objs [get_bd_nets add_const_0_data_clk_o]
delete_bd_objs [get_bd_nets add_const_0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins add_const_0/data_out] [get_bd_intf_pins mixer_sin_0/data_in]
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_i_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_en_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_rst_o] [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_clk_o] [get_bd_intf_nets mixer_sin_0_data_out] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 fir16RealbitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/s00_axi]
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_net [get_bd_pins mixer_sin_0/data_i_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_en_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_en_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_clk_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_clk_i]
connect_bd_net [get_bd_pins mixer_sin_0/data_rst_o] [get_bd_pins fir16RealbitsOneInTwoMult_v1_0_0/data_rst_i]
connect_bd_intf_net [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_out] [get_bd_intf_pins shifterReal_0/data_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
endgroup
delete_bd_objs [get_bd_nets mixer_sin_0_data_en_o] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_nets mixer_sin_0_data_clk_o] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_nets mixer_sin_0_data_rst_o] [get_bd_nets mixer_sin_0_data_i_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16bitsOneInTwoMult_v1_0:1.0 fir16bitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/s00_axi]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells fir16bitsOneInTwoMult_v1_0_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins mixer_sin_0/data_out] [get_bd_intf_pins fir16bitsOneInTwoMult_v1_0_0/data_in]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_en_i]
delete_bd_objs [get_bd_nets fir16bitsOneInTwoMult_v1_0_0_data_i_o]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_i_o] [get_bd_pins shifterReal_0/data_i]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_en_o] [get_bd_pins shifterReal_0/data_en_i]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_clk_o] [get_bd_pins shifterReal_0/data_clk_i]
connect_bd_net [get_bd_pins fir16bitsOneInTwoMult_v1_0_0/data_rst_o] [get_bd_pins shifterReal_0/data_rst_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pid:1.0 red_pitaya_pid_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins red_pitaya_pid_0/s00_axi]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells red_pitaya_pid_0]
