INFILE=/home/gilbert/Documentos/Digital/Verilog/Alterno/build/project_r.ncd
OUTFILE=/home/gilbert/Documentos/Digital/Verilog/Alterno/build/project_r.bit
FAMILY=Artix7
PART=xc7a100t-1csg324
WORKINGDIR=/home/gilbert/Documentos/Digital/Verilog/Alterno/build
LICENSE=WebPack
USER_INFO=211383090_0_0_332
