--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CompleteCPU.twx CompleteCPU.ncd -o CompleteCPU.twr
CompleteCPU.pcf

Design file:              CompleteCPU.ncd
Physical constraint file: CompleteCPU.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |   -0.429(R)|      FAST  |    2.300(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<1>        |   -0.503(R)|      FAST  |    2.402(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<2>        |   -0.384(R)|      FAST  |    2.229(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<3>        |   -0.515(R)|      FAST  |    2.422(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<4>        |   -0.432(R)|      FAST  |    2.325(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<5>        |   -0.325(R)|      FAST  |    2.175(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<6>        |   -0.295(R)|      FAST  |    2.102(R)|      SLOW  |Clock_BUFGP       |   0.000|
A<7>        |   -0.322(R)|      FAST  |    2.171(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<0>        |   -0.364(R)|      FAST  |    2.290(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<1>        |   -0.359(R)|      FAST  |    2.293(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<2>        |   -0.277(R)|      FAST  |    2.184(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<3>        |   -0.229(R)|      FAST  |    2.091(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<4>        |   -0.255(R)|      FAST  |    2.107(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<5>        |   -0.001(R)|      FAST  |    1.758(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<6>        |   -0.075(R)|      FAST  |    1.836(R)|      SLOW  |Clock_BUFGP       |   0.000|
B<7>        |   -0.209(R)|      FAST  |    2.070(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset       |    0.811(R)|      FAST  |    2.052(R)|      SLOW  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Halt        |         7.872(R)|      SLOW  |         3.309(R)|      FAST  |Clock_BUFGP       |   0.000|
IRout<0>    |         8.122(R)|      SLOW  |         3.475(R)|      FAST  |Clock_BUFGP       |   0.000|
IRout<1>    |         8.186(R)|      SLOW  |         3.519(R)|      FAST  |Clock_BUFGP       |   0.000|
IRout<2>    |         8.189(R)|      SLOW  |         3.528(R)|      FAST  |Clock_BUFGP       |   0.000|
IRout<3>    |         8.151(R)|      SLOW  |         3.480(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<0>   |         8.436(R)|      SLOW  |         3.539(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<1>   |         8.484(R)|      SLOW  |         3.494(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<2>   |         8.797(R)|      SLOW  |         3.582(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<3>   |         8.789(R)|      SLOW  |         3.451(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<4>   |         8.924(R)|      SLOW  |         3.501(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<5>   |         9.085(R)|      SLOW  |         3.522(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<6>   |         8.919(R)|      SLOW  |         3.490(R)|      FAST  |Clock_BUFGP       |   0.000|
Output<7>   |         9.140(R)|      SLOW  |         3.514(R)|      FAST  |Clock_BUFGP       |   0.000|
cout        |         8.981(R)|      SLOW  |         3.478(R)|      FAST  |Clock_BUFGP       |   0.000|
state<0>    |         7.779(R)|      SLOW  |         3.248(R)|      FAST  |Clock_BUFGP       |   0.000|
state<1>    |         7.852(R)|      SLOW  |         3.267(R)|      FAST  |Clock_BUFGP       |   0.000|
state<2>    |         7.718(R)|      SLOW  |         3.203(R)|      FAST  |Clock_BUFGP       |   0.000|
state<3>    |         8.820(R)|      SLOW  |         3.705(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.259|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 23 01:41:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 766 MB



