/**************************************************
 * Generated include file for st,stm32f4discovery
 *               DO NOT MODIFY
 */

#ifndef _DEVICE_TREE_BOARD_H
#define _DEVICE_TREE_BOARD_H

/* memory@10000000 */
#define CCM_BASE_ADDRESS_0	0x10000000
#define CCM_SIZE_0		65536
#define CCM_BASE_ADDRESS	CCM_BASE_ADDRESS_0
#define CCM_SIZE		CCM_SIZE_0

/* memory@20000000 */
#define CONFIG_SRAM_BASE_ADDRESS_0	0x20000000
#define CONFIG_SRAM_SIZE_0		192
#define CONFIG_SRAM_BASE_ADDRESS	CONFIG_SRAM_BASE_ADDRESS_0
#define CONFIG_SRAM_SIZE		CONFIG_SRAM_SIZE_0

/* flash-controller@40023c00 */
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS_0	0x40023c00
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0		4
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY	0
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_LABEL		"FLASH_CTRL"
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_SIZE_0		1024
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS	ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS_0
#define ST_STM32F4_FLASH_CONTROLLER_40023C00_SIZE		ST_STM32F4_FLASH_CONTROLLER_40023C00_SIZE_0

/* flash@8000000 */
#define CONFIG_FLASH_BASE_ADDRESS_0		0x8000000
#define CONFIG_FLASH_LOAD_OFFSET		0
#define CONFIG_FLASH_LOAD_SIZE			0
#define CONFIG_FLASH_SIZE_0			1024
#define FLASH_FLASH_STM32_LABEL			"FLASH_STM32"
#define FLASH_FLASH_STM32_WRITE_BLOCK_SIZE	1
#define FLASH_LABEL				"FLASH_STM32"
#define FLASH_WRITE_BLOCK_SIZE			1
#define CONFIG_FLASH_BASE_ADDRESS		CONFIG_FLASH_BASE_ADDRESS_0
#define CONFIG_FLASH_SIZE			CONFIG_FLASH_SIZE_0

/* interrupt-controller@e000e100 */
#define ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS		4
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS_0			0xe000e100
#define ARM_V7M_NVIC_E000E100_SIZE_0				3072
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS			ARM_V7M_NVIC_E000E100_BASE_ADDRESS_0
#define ARM_V7M_NVIC_E000E100_SIZE				ARM_V7M_NVIC_E000E100_SIZE_0

/* pin-controller */
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS_0	0x40020000
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE_0		10240
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS		ST_STM32_PINMUX_SOC_PIN_CONTROLLER_BASE_ADDRESS_0
#define ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE			ST_STM32_PINMUX_SOC_PIN_CONTROLLER_SIZE_0

/* rcc@40023800 */
#define ST_STM32_RCC_40023800_BASE_ADDRESS_0	0x40023800
#define ST_STM32_RCC_40023800_SIZE_0		1024
#define ST_STM32_RCC_40023800_BASE_ADDRESS	ST_STM32_RCC_40023800_BASE_ADDRESS_0
#define ST_STM32_RCC_40023800_SIZE		ST_STM32_RCC_40023800_SIZE_0

/* serial@40004400 */
#define CONFIG_UART_CONSOLE_ON_DEV_NAME					"UART_2"
#define ST_STM32_USART_40004400_BASE_ADDRESS_0				0x40004400
#define ST_STM32_USART_40004400_CURRENT_SPEED				115200
#define ST_STM32_USART_40004400_IRQ_0					38
#define ST_STM32_USART_40004400_IRQ_0_PRIORITY				0
#define ST_STM32_USART_40004400_LABEL					"UART_2"
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_FUNCTION_0	[3, 39]
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_FUNCTION_1	[2, 39]
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_PIN_0		rx
#define ST_STM32_USART_40004400_PINMUX_USART2_0_RX_TX_PIN_1		tx
#define ST_STM32_USART_40004400_SIZE_0					1024
#define ST_STM32_USART_40004400_clocks_BITS_0				131072
#define ST_STM32_USART_40004400_clocks_BUS_0				2
#define ST_STM32_USART_40004400_BASE_ADDRESS				ST_STM32_USART_40004400_BASE_ADDRESS_0
#define ST_STM32_USART_40004400_SIZE					ST_STM32_USART_40004400_SIZE_0
#define ST_STM32_USART_40004400_clocks_BITS				ST_STM32_USART_40004400_clocks_BITS_0
#define ST_STM32_USART_40004400_clocks_BUS				ST_STM32_USART_40004400_clocks_BUS_0

/* serial@40011000 */
#define ST_STM32_USART_40011000_BASE_ADDRESS_0				0x40011000
#define ST_STM32_USART_40011000_CURRENT_SPEED				115200
#define ST_STM32_USART_40011000_IRQ_0					37
#define ST_STM32_USART_40011000_IRQ_0_PRIORITY				0
#define ST_STM32_USART_40011000_LABEL					"UART_1"
#define ST_STM32_USART_40011000_PINMUX_USART1_0_RX_TX_FUNCTION_0	[23, 39]
#define ST_STM32_USART_40011000_PINMUX_USART1_0_RX_TX_FUNCTION_1	[22, 39]
#define ST_STM32_USART_40011000_PINMUX_USART1_0_RX_TX_PIN_0		rx
#define ST_STM32_USART_40011000_PINMUX_USART1_0_RX_TX_PIN_1		tx
#define ST_STM32_USART_40011000_SIZE_0					1024
#define ST_STM32_USART_40011000_clocks_BITS_0				16384
#define ST_STM32_USART_40011000_clocks_BUS_0				3
#define ST_STM32_USART_40011000_BASE_ADDRESS				ST_STM32_USART_40011000_BASE_ADDRESS_0
#define ST_STM32_USART_40011000_SIZE					ST_STM32_USART_40011000_SIZE_0
#define ST_STM32_USART_40011000_clocks_BITS				ST_STM32_USART_40011000_clocks_BITS_0
#define ST_STM32_USART_40011000_clocks_BUS				ST_STM32_USART_40011000_clocks_BUS_0


/* Following definitions fixup the generated include */
/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	        ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define CONFIG_UART_STM32_PORT_1_BASE_ADDRESS	ST_STM32_USART_40011000_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_1_BAUD_RATE	ST_STM32_USART_40011000_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_1_IRQ_PRI	ST_STM32_USART_40011000_IRQ_0_PRIORITY
#define CONFIG_UART_STM32_PORT_1_NAME		ST_STM32_USART_40011000_LABEL
#define PORT_1_IRQ				ST_STM32_USART_40011000_IRQ_0

#define CONFIG_UART_STM32_PORT_2_BASE_ADDRESS	ST_STM32_USART_40004400_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_2_BAUD_RATE	ST_STM32_USART_40004400_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_2_IRQ_PRI	ST_STM32_USART_40004400_IRQ_0_PRIORITY
#define CONFIG_UART_STM32_PORT_2_NAME		ST_STM32_USART_40004400_LABEL
#define PORT_2_IRQ				ST_STM32_USART_40004400_IRQ_0

#define CONFIG_UART_STM32_PORT_3_BASE_ADDRESS   ST_STM32_USART_40004800_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_3_BAUD_RATE      ST_STM32_USART_40004800_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_3_IRQ_PRI        ST_STM32_USART_40004800_IRQ_0_PRIORITY
#define CONFIG_UART_STM32_PORT_3_NAME           ST_STM32_USART_40004800_LABEL
#define PORT_3_IRQ                              ST_STM32_USART_40004800_IRQ_0

#define CONFIG_UART_STM32_PORT_6_NAME           ST_STM32_USART_40011400_LABEL
#define CONFIG_UART_STM32_PORT_6_BASE_ADDRESS   ST_STM32_USART_40011400_BASE_ADDRESS
#define CONFIG_UART_STM32_PORT_6_BAUD_RATE      ST_STM32_USART_40011400_CURRENT_SPEED
#define CONFIG_UART_STM32_PORT_6_IRQ_PRI        ST_STM32_USART_40011400_IRQ_0_PRIORITY
#define PORT_6_IRQ                              ST_STM32_USART_40011400_IRQ_0

#define CONFIG_I2C_1_BASE_ADDRESS               ST_STM32_I2C_V1_40005400_BASE_ADDRESS
#define CONFIG_I2C_1_EVENT_IRQ_PRI              ST_STM32_I2C_V1_40005400_IRQ_EVENT_PRIORITY
#define CONFIG_I2C_1_ERROR_IRQ_PRI              ST_STM32_I2C_V1_40005400_IRQ_ERROR_PRIORITY
#define CONFIG_I2C_1_NAME                       ST_STM32_I2C_V1_40005400_LABEL
#define CONFIG_I2C_1_EVENT_IRQ                  ST_STM32_I2C_V1_40005400_IRQ_EVENT
#define CONFIG_I2C_1_ERROR_IRQ                  ST_STM32_I2C_V1_40005400_IRQ_ERROR
#define CONFIG_I2C_1_BITRATE                    ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY

#define CONFIG_I2C_2_BASE_ADDRESS               ST_STM32_I2C_V1_40005800_BASE_ADDRESS
#define CONFIG_I2C_2_EVENT_IRQ_PRI              ST_STM32_I2C_V1_40005800_IRQ_EVENT_PRIORITY
#define CONFIG_I2C_2_ERROR_IRQ_PRI              ST_STM32_I2C_V1_40005800_IRQ_ERROR_PRIORITY
#define CONFIG_I2C_2_NAME                       ST_STM32_I2C_V1_40005800_LABEL
#define CONFIG_I2C_2_EVENT_IRQ                  ST_STM32_I2C_V1_40005800_IRQ_EVENT
#define CONFIG_I2C_2_ERROR_IRQ                  ST_STM32_I2C_V1_40005800_IRQ_ERROR
#define CONFIG_I2C_2_BITRATE                    ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY

#define CONFIG_I2C_3_BASE_ADDRESS               ST_STM32_I2C_V1_40005C00_BASE_ADDRESS
#define CONFIG_I2C_3_EVENT_IRQ_PRI              ST_STM32_I2C_V1_40005C00_IRQ_EVENT_PRIORITY
#define CONFIG_I2C_3_ERROR_IRQ_PRI              ST_STM32_I2C_V1_40005C00_IRQ_ERROR_PRIORITY
#define CONFIG_I2C_3_NAME                       ST_STM32_I2C_V1_40005C00_LABEL
#define CONFIG_I2C_3_EVENT_IRQ                  ST_STM32_I2C_V1_40005C00_IRQ_EVENT
#define CONFIG_I2C_3_ERROR_IRQ                  ST_STM32_I2C_V1_40005C00_IRQ_ERROR
#define CONFIG_I2C_3_BITRATE                    ST_STM32_I2C_V1_40005C00_CLOCK_FREQUENCY

#define CONFIG_SPI_1_BASE_ADDRESS               ST_STM32_SPI_40013000_BASE_ADDRESS
#define CONFIG_SPI_1_IRQ_PRI                    ST_STM32_SPI_40013000_IRQ_0_PRIORITY
#define CONFIG_SPI_1_NAME                       ST_STM32_SPI_40013000_LABEL
#define CONFIG_SPI_1_IRQ                        ST_STM32_SPI_40013000_IRQ_0

#define CONFIG_SPI_2_BASE_ADDRESS               ST_STM32_SPI_40003800_BASE_ADDRESS
#define CONFIG_SPI_2_IRQ_PRI                    ST_STM32_SPI_40003800_IRQ_0_PRIORITY
#define CONFIG_SPI_2_NAME                       ST_STM32_SPI_40003800_LABEL
#define CONFIG_SPI_2_IRQ                        ST_STM32_SPI_40003800_IRQ_0

#define CONFIG_SPI_3_BASE_ADDRESS		ST_STM32_SPI_40003C00_BASE_ADDRESS
#define CONFIG_SPI_3_IRQ_PRI			ST_STM32_SPI_40003C00_IRQ_0_PRIORITY
#define CONFIG_SPI_3_NAME			ST_STM32_SPI_40003C00_LABEL
#define CONFIG_SPI_3_IRQ			ST_STM32_SPI_40003C00_IRQ_0

#define CONFIG_SPI_4_BASE_ADDRESS		ST_STM32_SPI_40013400_BASE_ADDRESS
#define CONFIG_SPI_4_IRQ_PRI			ST_STM32_SPI_40013400_IRQ_0_PRIORITY
#define CONFIG_SPI_4_NAME			ST_STM32_SPI_40013400_LABEL
#define CONFIG_SPI_4_IRQ			ST_STM32_SPI_40013400_IRQ_0

#define CONFIG_SPI_5_BASE_ADDRESS		ST_STM32_SPI_40015000_BASE_ADDRESS
#define CONFIG_SPI_5_IRQ_PRI			ST_STM32_SPI_40015000_IRQ_0_PRIORITY
#define CONFIG_SPI_5_NAME			ST_STM32_SPI_40015000_LABEL
#define CONFIG_SPI_5_IRQ			ST_STM32_SPI_40015000_IRQ_0

#define CONFIG_SPI_6_BASE_ADDRESS		ST_STM32_SPI_40015400_BASE_ADDRESS
#define CONFIG_SPI_6_IRQ_PRI			ST_STM32_SPI_40015400_IRQ_0_PRIORITY
#define CONFIG_SPI_6_NAME			ST_STM32_SPI_40015400_LABEL
#define CONFIG_SPI_6_IRQ			ST_STM32_SPI_40015400_IRQ_0

#define FLASH_DEV_BASE_ADDRESS		        ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS_0
#define FLASH_DEV_NAME			        ST_STM32F4_FLASH_CONTROLLER_40023C00_LABEL

#define CONFIG_USB_BASE_ADDRESS			ST_STM32_OTGFS_50000000_BASE_ADDRESS
#define CONFIG_USB_IRQ				ST_STM32_OTGFS_50000000_IRQ_OTGFS
#define CONFIG_USB_IRQ_PRI			ST_STM32_OTGFS_50000000_IRQ_OTGFS_PRIORITY
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS		ST_STM32_OTGFS_50000000_NUM_BIDIR_ENDPOINTS
#define CONFIG_USB_NUM_IN_ENDPOINTS		ST_STM32_OTGFS_50000000_NUM_IN_ENDPOINTS
#define CONFIG_USB_NUM_OUT_ENDPOINTS		ST_STM32_OTGFS_50000000_NUM_OUT_ENDPOINTS
#define CONFIG_USB_RAM_SIZE			ST_STM32_OTGFS_50000000_RAM_SIZE

/* End of SoC Level DTS fixup file */

#endif
