---
aliases:
  - "control unit"
  - "CU"
  - "—É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è"
tags:
  - "#–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ #cpu #–∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞/–ø—Ä–æ—Ü–µ—Å—Å–æ—Ä—ã"
---

## üìå CU  
[[CU]] (Control Unit) ‚Äî –∫–æ–º–ø–æ–Ω–µ–Ω—Ç [[root/CPU/CPU]], —É–ø—Ä–∞–≤–ª—è—é—â–∏–π –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å—é –∏—Å–ø–æ–ª–Ω–µ–Ω–∏—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –∏ –∫–æ–æ—Ä–¥–∏–Ω–∞—Ü–∏–µ–π —Ä–∞–±–æ—Ç—ã –≤—Å–µ—Ö –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏—Ö –±–ª–æ–∫–æ–≤ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞.

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
[[CU]] –ø–æ–ª—É—á–∞–µ—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é –∏–∑ [[Instruction Cache]], –¥–µ–∫–æ–¥–∏—Ä—É–µ—Ç –µ—ë –∏:
- –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç —É–ø—Ä–∞–≤–ª—è—é—â–∏–µ —Å–∏–≥–Ω–∞–ª—ã –¥–ª—è [[ALU]], [[FPU]], [[MMU]]
- —É–ø—Ä–∞–≤–ª—è–µ—Ç —á—Ç–µ–Ω–∏–µ–º/–∑–∞–ø–∏—Å—å—é –≤ [[registers]]
- –∞–∫—Ç–∏–≤–∏—Ä—É–µ—Ç —Ä–∞–±–æ—Ç—É [[Pipeline]], [[Branch predictor]], [[Cache]]
- –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è, –∏—Å–∫–ª—é—á–µ–Ω–∏—è –∏ –ø–µ—Ä–µ—Ö–æ–¥—ã

### –û—Å–Ω–æ–≤–Ω—ã–µ —Ñ—É–Ω–∫—Ü–∏–∏:
- –î–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ (–æ–ø–∫–æ–¥, –æ–ø–µ—Ä–∞–Ω–¥—ã)  
- –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –º–∏–∫—Ä–æ–∫–æ–¥–æ–º –∏–ª–∏ –ª–æ–≥–∏–∫–æ–π —Å–æ—Å—Ç–æ—è–Ω–∏–π  
- –í—ã–¥–∞—á–∞ —Å–∏–≥–Ω–∞–ª–æ–≤ —á—Ç–µ–Ω–∏—è, –∑–∞–ø–∏—Å–∏, –ø–µ—Ä–µ—Ö–æ–¥–æ–≤  
- –°–æ–≥–ª–∞—Å–æ–≤–∞–Ω–∏–µ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏—è –∏ –≤–æ–∑–≤—Ä–∞—Ç–∞ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–∞

### –ö–æ–º–ø–æ–Ω–µ–Ω—Ç—ã CU:

| –ö–æ–º–ø–æ–Ω–µ–Ω—Ç             | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ                                |
|------------------------|-------------------------------------------|
| Instruction Decoder    | –†–∞—Å–ø–æ–∑–Ω–∞—ë—Ç —Ç–∏–ø –∏ —Ñ–æ—Ä–º–∞—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏        |
| Microcode Engine       | –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å —à–∞–≥–æ–≤ –¥–ª—è —Å–ª–æ–∂–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π |
| Sequencer              | –û–ø—Ä–µ–¥–µ–ª—è–µ—Ç —Å–ª–µ–¥—É—é—â–∏–π —à–∞–≥ / –º–∏–∫—Ä–æ–ø–µ—Ä–µ—Ö–æ–¥   |
| Exception Logic        | –û–±—Ä–∞–±–æ—Ç–∫–∞ —Å–±–æ–µ–≤, –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π, –ª–æ–≤—É—à–µ–∫      |
| Control Bus Interface  | –ì–µ–Ω–µ—Ä–∞—Ü–∏—è —É–ø—Ä–∞–≤–ª—è—é—â–∏—Ö —Å–∏–≥–Ω–∞–ª–æ–≤ –¥–ª—è —à–∏–Ω    |

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞         | –ü–æ–≤–µ–¥–µ–Ω–∏–µ CU                                |
|---------------------|----------------------------------------------|
| [[RISC]]            | CU —Ä–µ–∞–ª–∏–∑–æ–≤–∞–Ω –∫–∞–∫ –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç           |
| [[CISC]]            | CU —Å–æ–¥–µ—Ä–∂–∏—Ç –º–∏–∫—Ä–æ–∫–æ–¥ –¥–ª—è —Å–ª–æ–∂–Ω—ã—Ö –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π  |
| [[x86_64]]          | Intel/AMD –∏—Å–ø–æ–ª—å–∑—É—é—Ç —Å–ª–æ–∂–Ω—É—é –¥–µ–∫–æ–¥–∏—Ä—É—é—â—É—é CU |
| [[ARM Cortex-A]]    | CU –ø—Ä–æ—Å—Ç–∞, –æ—Ä–∏–µ–Ω—Ç–∏—Ä–æ–≤–∞–Ω–∞ –Ω–∞ –≤—ã—Å–æ–∫—É—é ILP      |

## üíª –ü—Ä–∏–º–µ—Ä (–ø—Å–µ–≤–¥–æ–∫–æ–¥ CU)

```text
fetch:    IR ‚Üê MEM[PC]
decode:   opcode, args ‚Üê decode(IR)
execute:  issue_signals(opcode)
write:    store_result()
next:     PC ‚Üê PC + 1
````

## üìê –°—Ö–µ–º–∞ –≤–∑–∞–∏–º–æ–¥–µ–π—Å—Ç–≤–∏—è

```
Instruction Flow
     ‚Üì
+-------------------+
|   Control Unit    |
+-------------------+
     ‚Üì      ‚Üì      ‚Üì
   ALU     FPU     MMU
     ‚Üì       ‚Üì      ‚Üì
Registers  Cache  Addressing
```

### ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –¶–µ–Ω—Ç—Ä–∞–ª–∏–∑–æ–≤–∞–Ω–Ω–æ–µ —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏–µ–º
    
- –ì–∏–±–∫–æ—Å—Ç—å —á–µ—Ä–µ–∑ –º–∏–∫—Ä–æ–∫–æ–¥ (–≤ [[CISC]] –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞—Ö)
    
- –ü–æ–∑–≤–æ–ª—è–µ—Ç —Ä–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å –∫–æ–Ω–≤–µ–π–µ—Ä –∏ –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏
    

### ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –£—Å–ª–æ–∂–Ω–µ–Ω–∏–µ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã [[root/CPU/CPU]]
    
- –ú–æ–∂–µ—Ç –±—ã—Ç—å –±—É—Ç—ã–ª–æ—á–Ω—ã–º –≥–æ—Ä–ª—ã—à–∫–æ–º –ø—Ä–∏ –≤—ã—Å–æ–∫–æ–π –Ω–∞–≥—Ä—É–∑–∫–µ
    
- –°–ª–æ–∂–Ω–æ—Å—Ç—å –æ—Ç–ª–∞–¥–∫–∏ –∏ –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏ –ø—Ä–∏ –ø—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–∏