// Seed: 287671012
module module_0 #(
    parameter id_4 = 32'd28
) (
    input  uwire id_0,
    input  tri1  id_1,
    output logic id_2
);
  logic _id_4 = id_4#(.id_0(-1), .id_0((1)), .id_1(1'b0));
  bit   id_5 = 1 / id_1;
  initial begin : LABEL_0
    id_5 <= -1;
    id_2 <= id_1 + id_1;
  end
  assign module_1.id_3 = 0;
  assign id_2 = -1;
  logic [-1 : 1] id_6;
  wire [id_4 : (  -1  )] id_7;
  logic [1 : 1] id_8 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    inout logic id_2,
    input wor id_3,
    output supply0 id_4
);
  parameter id_6 = -1;
  supply0 id_7;
  assign id_7 = -1 + (id_6 - id_2) & id_2 + id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2
  );
  always
    case (id_2 - -1)
      'b0: id_2 = id_6[-1];
      id_3: id_2 = -1;
      id_0: begin : LABEL_0
        $unsigned(33);
        ;
      end
      default: id_2 <= 1;
    endcase
endmodule
