
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000176  00800200  0000221a  000022ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000221a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000048  00800376  00800376  00002424  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002424  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002480  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000358  00000000  00000000  000024c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000037fa  00000000  00000000  00002818  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e3d  00000000  00000000  00006012  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001edc  00000000  00000000  00007e4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007f8  00000000  00000000  00009d2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d69  00000000  00000000  0000a524  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000019c8  00000000  00000000  0000b28d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000260  00000000  00000000  0000cc55  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	0a c1       	rjmp	.+532    	; 0x22a <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 e6 08 	jmp	0x11cc	; 0x11cc <__vector_39>
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	04 09       	sbc	r16, r4
      e6:	56 09       	sbc	r21, r6
      e8:	56 09       	sbc	r21, r6
      ea:	56 09       	sbc	r21, r6
      ec:	56 09       	sbc	r21, r6
      ee:	56 09       	sbc	r21, r6
      f0:	56 09       	sbc	r21, r6
      f2:	56 09       	sbc	r21, r6
      f4:	04 09       	sbc	r16, r4
      f6:	56 09       	sbc	r21, r6
      f8:	56 09       	sbc	r21, r6
      fa:	56 09       	sbc	r21, r6
      fc:	56 09       	sbc	r21, r6
      fe:	56 09       	sbc	r21, r6
     100:	56 09       	sbc	r21, r6
     102:	56 09       	sbc	r21, r6
     104:	06 09       	sbc	r16, r6
     106:	56 09       	sbc	r21, r6
     108:	56 09       	sbc	r21, r6
     10a:	56 09       	sbc	r21, r6
     10c:	56 09       	sbc	r21, r6
     10e:	56 09       	sbc	r21, r6
     110:	56 09       	sbc	r21, r6
     112:	56 09       	sbc	r21, r6
     114:	56 09       	sbc	r21, r6
     116:	56 09       	sbc	r21, r6
     118:	56 09       	sbc	r21, r6
     11a:	56 09       	sbc	r21, r6
     11c:	56 09       	sbc	r21, r6
     11e:	56 09       	sbc	r21, r6
     120:	56 09       	sbc	r21, r6
     122:	56 09       	sbc	r21, r6
     124:	06 09       	sbc	r16, r6
     126:	56 09       	sbc	r21, r6
     128:	56 09       	sbc	r21, r6
     12a:	56 09       	sbc	r21, r6
     12c:	56 09       	sbc	r21, r6
     12e:	56 09       	sbc	r21, r6
     130:	56 09       	sbc	r21, r6
     132:	56 09       	sbc	r21, r6
     134:	56 09       	sbc	r21, r6
     136:	56 09       	sbc	r21, r6
     138:	56 09       	sbc	r21, r6
     13a:	56 09       	sbc	r21, r6
     13c:	56 09       	sbc	r21, r6
     13e:	56 09       	sbc	r21, r6
     140:	56 09       	sbc	r21, r6
     142:	56 09       	sbc	r21, r6
     144:	52 09       	sbc	r21, r2
     146:	56 09       	sbc	r21, r6
     148:	56 09       	sbc	r21, r6
     14a:	56 09       	sbc	r21, r6
     14c:	56 09       	sbc	r21, r6
     14e:	56 09       	sbc	r21, r6
     150:	56 09       	sbc	r21, r6
     152:	56 09       	sbc	r21, r6
     154:	2f 09       	sbc	r18, r15
     156:	56 09       	sbc	r21, r6
     158:	56 09       	sbc	r21, r6
     15a:	56 09       	sbc	r21, r6
     15c:	56 09       	sbc	r21, r6
     15e:	56 09       	sbc	r21, r6
     160:	56 09       	sbc	r21, r6
     162:	56 09       	sbc	r21, r6
     164:	56 09       	sbc	r21, r6
     166:	56 09       	sbc	r21, r6
     168:	56 09       	sbc	r21, r6
     16a:	56 09       	sbc	r21, r6
     16c:	56 09       	sbc	r21, r6
     16e:	56 09       	sbc	r21, r6
     170:	56 09       	sbc	r21, r6
     172:	56 09       	sbc	r21, r6
     174:	23 09       	sbc	r18, r3
     176:	56 09       	sbc	r21, r6
     178:	56 09       	sbc	r21, r6
     17a:	56 09       	sbc	r21, r6
     17c:	56 09       	sbc	r21, r6
     17e:	56 09       	sbc	r21, r6
     180:	56 09       	sbc	r21, r6
     182:	56 09       	sbc	r21, r6
     184:	41 09       	sbc	r20, r1
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	ea e1       	ldi	r30, 0x1A	; 26
     1cc:	f2 e2       	ldi	r31, 0x22	; 34
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a6 37       	cpi	r26, 0x76	; 118
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	a6 e7       	ldi	r26, 0x76	; 118
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	ae 3b       	cpi	r26, 0xBE	; 190
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	2c d0       	rcall	.+88     	; 0x248 <main>
     1f0:	0c 94 0b 11 	jmp	0x2216	; 0x2216 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "touchbutton.h"
#include "solenoid.h"
#include "game.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
	
	
	timerFlag = 1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 78 03 	sts	0x0378, r24	; 0x800378 <timerFlag>
	numOf5ms++;
     20a:	80 91 8b 03 	lds	r24, 0x038B	; 0x80038b <numOf5ms>
     20e:	90 91 8c 03 	lds	r25, 0x038C	; 0x80038c <numOf5ms+0x1>
     212:	01 96       	adiw	r24, 0x01	; 1
     214:	90 93 8c 03 	sts	0x038C, r25	; 0x80038c <numOf5ms+0x1>
     218:	80 93 8b 03 	sts	0x038B, r24	; 0x80038b <numOf5ms>
	
}
     21c:	9f 91       	pop	r25
     21e:	8f 91       	pop	r24
     220:	0f 90       	pop	r0
     222:	0f be       	out	0x3f, r0	; 63
     224:	0f 90       	pop	r0
     226:	1f 90       	pop	r1
     228:	18 95       	reti

0000022a <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     22a:	1f 92       	push	r1
     22c:	0f 92       	push	r0
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	0f 92       	push	r0
     232:	11 24       	eor	r1, r1
     234:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <__data_end>
	
	
	
	//sei();
	
}
     23c:	8f 91       	pop	r24
     23e:	0f 90       	pop	r0
     240:	0f be       	out	0x3f, r0	; 63
     242:	0f 90       	pop	r0
     244:	1f 90       	pop	r1
     246:	18 95       	reti

00000248 <main>:

int main(void)
//p.23 for can read instructions
{
	
	setupInit();
     248:	14 d7       	rcall	.+3624   	; 0x1072 <setupInit>
	printf("---------------------------------------\n\n\n\n\n\n\r");
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     256:	2f ef       	ldi	r18, 0xFF	; 255
     258:	87 ea       	ldi	r24, 0xA7	; 167
     25a:	91 e6       	ldi	r25, 0x61	; 97
     25c:	21 50       	subi	r18, 0x01	; 1
     25e:	80 40       	sbci	r24, 0x00	; 0
     260:	90 40       	sbci	r25, 0x00	; 0
     262:	e1 f7       	brne	.-8      	; 0x25c <main+0x14>
     264:	00 c0       	rjmp	.+0      	; 0x266 <main+0x1e>
     266:	00 00       	nop
	message.data[1] = 22;
	message.data[2] = 33;
	*/
	_delay_ms(2000);
	//pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
     268:	80 e0       	ldi	r24, 0x00	; 0
     26a:	64 d2       	rcall	.+1224   	; 0x734 <CAN_controller_setMode>
     26c:	0f 90       	pop	r0
     26e:	0f 90       	pop	r0
			CANFlag=0;
			CAN_receiveMessage();
			
			if (gameActive) {
				//printf("slider left%i", slider_pos.left_pos);
				if (slider_pos.left_pos>0) {
     270:	c7 e9       	ldi	r28, 0x97	; 151
     272:	d3 e0       	ldi	r29, 0x03	; 3
					//printf("reg on2");
					regulatorOn = 1;
     274:	dd 24       	eor	r13, r13
     276:	d3 94       	inc	r13
			cli();
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     278:	0f 2e       	mov	r0, r31
     27a:	ff e8       	ldi	r31, 0x8F	; 143
     27c:	ef 2e       	mov	r14, r31
     27e:	f3 e0       	ldi	r31, 0x03	; 3
     280:	ff 2e       	mov	r15, r31
     282:	f0 2d       	mov	r31, r0
				//printf("shooting");
				solenoid_setPulse();
			}
			TCNT3 = 0x00;
     284:	04 e9       	ldi	r16, 0x94	; 148
     286:	10 e0       	ldi	r17, 0x00	; 0
     288:	ef e1       	ldi	r30, 0x1F	; 31
     28a:	fe e4       	ldi	r31, 0x4E	; 78
     28c:	31 97       	sbiw	r30, 0x01	; 1
     28e:	f1 f7       	brne	.-4      	; 0x28c <main+0x44>
     290:	00 c0       	rjmp	.+0      	; 0x292 <main+0x4a>
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     292:	00 00       	nop
     294:	01 d7       	rcall	.+3586   	; 0x1098 <sleep_now>
		if (CANFlag) {
     296:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <__data_end>
     29a:	88 23       	and	r24, r24
     29c:	f1 f0       	breq	.+60     	; 0x2da <main+0x92>
			
			cli();
			//printf("Message received");
			CANFlag=0;
     29e:	f8 94       	cli
     2a0:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <__data_end>
			CAN_receiveMessage();
     2a4:	84 d1       	rcall	.+776    	; 0x5ae <CAN_receiveMessage>
			
			if (gameActive) {
     2a6:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <gameActive>
     2aa:	88 23       	and	r24, r24
     2ac:	89 f0       	breq	.+34     	; 0x2d0 <main+0x88>
				//printf("slider left%i", slider_pos.left_pos);
				if (slider_pos.left_pos>0) {
     2ae:	88 81       	ld	r24, Y
     2b0:	99 81       	ldd	r25, Y+1	; 0x01
     2b2:	aa 81       	ldd	r26, Y+2	; 0x02
     2b4:	bb 81       	ldd	r27, Y+3	; 0x03
     2b6:	18 16       	cp	r1, r24
     2b8:	19 06       	cpc	r1, r25
     2ba:	1a 06       	cpc	r1, r26
     2bc:	1b 06       	cpc	r1, r27
     2be:	1c f4       	brge	.+6      	; 0x2c6 <main+0x7e>
					//printf("reg on2");
					regulatorOn = 1;
     2c0:	d0 92 77 03 	sts	0x0377, r13	; 0x800377 <regulatorOn>
					} else {
					motor_setSpeed(0);
     2c4:	04 c0       	rjmp	.+8      	; 0x2ce <main+0x86>
     2c6:	80 e0       	ldi	r24, 0x00	; 0
					regulatorOn = 0;
     2c8:	96 d4       	rcall	.+2348   	; 0xbf6 <motor_setSpeed>
				}
				
				joystick_setServo();
     2ca:	10 92 77 03 	sts	0x0377, r1	; 0x800377 <regulatorOn>
			}
			
			uint8_t mask = 0b11; 

			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2ce:	5a d4       	rcall	.+2228   	; 0xb84 <joystick_setServo>
     2d0:	40 e0       	ldi	r20, 0x00	; 0
     2d2:	6c e2       	ldi	r22, 0x2C	; 44
     2d4:	83 e0       	ldi	r24, 0x03	; 3
     2d6:	ed d1       	rcall	.+986    	; 0x6b2 <CAN_controller_bitModify>
			sei();
     2d8:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2da:	80 91 78 03 	lds	r24, 0x0378	; 0x800378 <timerFlag>
     2de:	88 23       	and	r24, r24
     2e0:	99 f2       	breq	.-90     	; 0x288 <main+0x40>
			cli();
     2e2:	f8 94       	cli
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     2e4:	f7 01       	movw	r30, r14
     2e6:	80 81       	ld	r24, Z
     2e8:	88 23       	and	r24, r24
     2ea:	29 f0       	breq	.+10     	; 0x2f6 <main+0xae>
     2ec:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <shooting>
				//printf("shooting");
				solenoid_setPulse();
     2f0:	81 11       	cpse	r24, r1
			}
			TCNT3 = 0x00;
     2f2:	01 c0       	rjmp	.+2      	; 0x2f6 <main+0xae>
     2f4:	e9 d6       	rcall	.+3538   	; 0x10c8 <solenoid_setPulse>
     2f6:	f8 01       	movw	r30, r16
			encoder_readValues();
     2f8:	11 82       	std	Z+1, r1	; 0x01
			//printf("Converted: %i\n\r", converted_encoderValue);
			if (regulatorOn) {
     2fa:	10 82       	st	Z, r1
     2fc:	50 d3       	rcall	.+1696   	; 0x99e <encoder_readValues>
     2fe:	80 91 77 03 	lds	r24, 0x0377	; 0x800377 <regulatorOn>
				motor_control();
     302:	81 11       	cpse	r24, r1
			}
			//printf("ADC-value: %i", ADC_read());
			if (gameActive) {
     304:	8b d4       	rcall	.+2326   	; 0xc1c <motor_control>
     306:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <gameActive>
				game_play();
     30a:	81 11       	cpse	r24, r1
     30c:	d7 d3       	rcall	.+1966   	; 0xabc <game_play>
			}
			
			sei();
     30e:	78 94       	sei
     310:	bb cf       	rjmp	.-138    	; 0x288 <main+0x40>

00000312 <CAN_transmit_message>:
	
	
	
	
}
void CAN_transmit_message(CAN_message_t *message) {
     312:	0f 93       	push	r16
     314:	1f 93       	push	r17
     316:	cf 93       	push	r28
     318:	8c 01       	movw	r16, r24
	printf("Transmitting message");
     31a:	86 e3       	ldi	r24, 0x36	; 54
     31c:	92 e0       	ldi	r25, 0x02	; 2
     31e:	9f 93       	push	r25
     320:	8f 93       	push	r24
     322:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
	static int buffer_number = 0;
	
	buffer_number++;
	buffer_number = buffer_number%3;
     326:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <buffer_number.2299>
     32a:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <buffer_number.2299+0x1>
     32e:	01 96       	adiw	r24, 0x01	; 1
     330:	63 e0       	ldi	r22, 0x03	; 3
     332:	70 e0       	ldi	r23, 0x00	; 0
     334:	0e 94 43 0c 	call	0x1886	; 0x1886 <__divmodhi4>
     338:	28 2f       	mov	r18, r24
     33a:	39 2f       	mov	r19, r25
     33c:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <buffer_number.2299>
     340:	90 93 7a 03 	sts	0x037A, r25	; 0x80037a <buffer_number.2299+0x1>
	

	

	//Load id in registers TXBnSIDH and TXBnSIDL
	switch(buffer_number) {
     344:	0f 90       	pop	r0
     346:	0f 90       	pop	r0
     348:	21 30       	cpi	r18, 0x01	; 1
     34a:	31 05       	cpc	r19, r1
     34c:	d9 f0       	breq	.+54     	; 0x384 <CAN_transmit_message+0x72>
     34e:	22 30       	cpi	r18, 0x02	; 2
     350:	31 05       	cpc	r19, r1
     352:	69 f1       	breq	.+90     	; 0x3ae <CAN_transmit_message+0x9c>
     354:	23 2b       	or	r18, r19
     356:	09 f0       	breq	.+2      	; 0x35a <CAN_transmit_message+0x48>
     358:	3e c0       	rjmp	.+124    	; 0x3d6 <CAN_transmit_message+0xc4>
			case 0:
				CAN_controller_bitModify(0b11100000, TXB0SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     35a:	f8 01       	movw	r30, r16
     35c:	40 85       	ldd	r20, Z+8	; 0x08
     35e:	51 85       	ldd	r21, Z+9	; 0x09
     360:	42 95       	swap	r20
     362:	44 0f       	add	r20, r20
     364:	40 7e       	andi	r20, 0xE0	; 224
     366:	62 e3       	ldi	r22, 0x32	; 50
     368:	80 ee       	ldi	r24, 0xE0	; 224
     36a:	a3 d1       	rcall	.+838    	; 0x6b2 <CAN_controller_bitModify>
				CAN_controller_write(TXB0SIDH, (uint8_t) ( message->ID >> 3) );
     36c:	f8 01       	movw	r30, r16
     36e:	60 85       	ldd	r22, Z+8	; 0x08
     370:	71 85       	ldd	r23, Z+9	; 0x09
     372:	76 95       	lsr	r23
     374:	67 95       	ror	r22
     376:	76 95       	lsr	r23
     378:	67 95       	ror	r22
     37a:	76 95       	lsr	r23
     37c:	67 95       	ror	r22
     37e:	81 e3       	ldi	r24, 0x31	; 49
     380:	85 d1       	rcall	.+778    	; 0x68c <CAN_controller_write>

				break;
     382:	29 c0       	rjmp	.+82     	; 0x3d6 <CAN_transmit_message+0xc4>
			case 1:
				CAN_controller_bitModify(0b11100000, TXB1SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     384:	f8 01       	movw	r30, r16
     386:	40 85       	ldd	r20, Z+8	; 0x08
     388:	51 85       	ldd	r21, Z+9	; 0x09
     38a:	42 95       	swap	r20
     38c:	44 0f       	add	r20, r20
     38e:	40 7e       	andi	r20, 0xE0	; 224
     390:	62 e4       	ldi	r22, 0x42	; 66
     392:	80 ee       	ldi	r24, 0xE0	; 224
     394:	8e d1       	rcall	.+796    	; 0x6b2 <CAN_controller_bitModify>
				CAN_controller_write(TXB1SIDH, (uint8_t) ( message->ID >> 3) );
     396:	f8 01       	movw	r30, r16
     398:	60 85       	ldd	r22, Z+8	; 0x08
     39a:	71 85       	ldd	r23, Z+9	; 0x09
     39c:	76 95       	lsr	r23
     39e:	67 95       	ror	r22
     3a0:	76 95       	lsr	r23
     3a2:	67 95       	ror	r22
     3a4:	76 95       	lsr	r23
     3a6:	67 95       	ror	r22
     3a8:	81 e4       	ldi	r24, 0x41	; 65
     3aa:	70 d1       	rcall	.+736    	; 0x68c <CAN_controller_write>
				
				break;
     3ac:	14 c0       	rjmp	.+40     	; 0x3d6 <CAN_transmit_message+0xc4>
			case 2:
				CAN_controller_bitModify(0b11100000, TXB2SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     3ae:	f8 01       	movw	r30, r16
     3b0:	40 85       	ldd	r20, Z+8	; 0x08
     3b2:	51 85       	ldd	r21, Z+9	; 0x09
     3b4:	42 95       	swap	r20
     3b6:	44 0f       	add	r20, r20
     3b8:	40 7e       	andi	r20, 0xE0	; 224
     3ba:	62 e5       	ldi	r22, 0x52	; 82
     3bc:	80 ee       	ldi	r24, 0xE0	; 224
     3be:	79 d1       	rcall	.+754    	; 0x6b2 <CAN_controller_bitModify>
				CAN_controller_write(TXB2SIDH, (uint8_t) ( message->ID >> 3) );
     3c0:	f8 01       	movw	r30, r16
     3c2:	60 85       	ldd	r22, Z+8	; 0x08
     3c4:	71 85       	ldd	r23, Z+9	; 0x09
     3c6:	76 95       	lsr	r23
     3c8:	67 95       	ror	r22
     3ca:	76 95       	lsr	r23
     3cc:	67 95       	ror	r22
     3ce:	76 95       	lsr	r23
     3d0:	67 95       	ror	r22
     3d2:	81 e5       	ldi	r24, 0x51	; 81
     3d4:	5b d1       	rcall	.+694    	; 0x68c <CAN_controller_write>
			
			
	}
		
	//Load length in register TXBnDLC
	switch(buffer_number) {
     3d6:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <buffer_number.2299>
     3da:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <buffer_number.2299+0x1>
     3de:	81 30       	cpi	r24, 0x01	; 1
     3e0:	91 05       	cpc	r25, r1
     3e2:	59 f0       	breq	.+22     	; 0x3fa <CAN_transmit_message+0xe8>
     3e4:	82 30       	cpi	r24, 0x02	; 2
     3e6:	91 05       	cpc	r25, r1
     3e8:	71 f0       	breq	.+28     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     3ea:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_bitModify(0b1111, TXB0DLC, message->data_length);
     3ec:	89 f4       	brne	.+34     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     3ee:	f8 01       	movw	r30, r16
     3f0:	42 85       	ldd	r20, Z+10	; 0x0a
     3f2:	65 e3       	ldi	r22, 0x35	; 53
     3f4:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3f6:	5d d1       	rcall	.+698    	; 0x6b2 <CAN_controller_bitModify>
			case 1:
				CAN_controller_bitModify(0b1111, TXB1DLC, message->data_length);
     3f8:	0b c0       	rjmp	.+22     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     3fa:	f8 01       	movw	r30, r16
     3fc:	42 85       	ldd	r20, Z+10	; 0x0a
     3fe:	65 e4       	ldi	r22, 0x45	; 69
     400:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     402:	57 d1       	rcall	.+686    	; 0x6b2 <CAN_controller_bitModify>
			case 2:
				CAN_controller_bitModify(0b1111, TXB2DLC, message->data_length);
     404:	05 c0       	rjmp	.+10     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     406:	f8 01       	movw	r30, r16
     408:	42 85       	ldd	r20, Z+10	; 0x0a
     40a:	65 e5       	ldi	r22, 0x55	; 85
     40c:	8f e0       	ldi	r24, 0x0F	; 15
     40e:	51 d1       	rcall	.+674    	; 0x6b2 <CAN_controller_bitModify>
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     410:	f8 01       	movw	r30, r16
     412:	82 85       	ldd	r24, Z+10	; 0x0a
     414:	88 23       	and	r24, r24
     416:	49 f1       	breq	.+82     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     418:	c0 e0       	ldi	r28, 0x00	; 0
		switch(buffer_number) {
     41a:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <buffer_number.2299>
     41e:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <buffer_number.2299+0x1>
     422:	81 30       	cpi	r24, 0x01	; 1
     424:	91 05       	cpc	r25, r1
     426:	69 f0       	breq	.+26     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     428:	82 30       	cpi	r24, 0x02	; 2
     42a:	91 05       	cpc	r25, r1
     42c:	91 f0       	breq	.+36     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     42e:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_write(TXB0D0 + i, message->data[i]);
     430:	b9 f4       	brne	.+46     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     432:	f8 01       	movw	r30, r16
     434:	ec 0f       	add	r30, r28
     436:	f1 1d       	adc	r31, r1
     438:	60 81       	ld	r22, Z
     43a:	86 e3       	ldi	r24, 0x36	; 54
     43c:	8c 0f       	add	r24, r28
				break;
     43e:	26 d1       	rcall	.+588    	; 0x68c <CAN_controller_write>
			case 1:
				CAN_controller_write(TXB1D0 + i, message->data[i]);
     440:	0f c0       	rjmp	.+30     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     442:	f8 01       	movw	r30, r16
     444:	ec 0f       	add	r30, r28
     446:	f1 1d       	adc	r31, r1
     448:	60 81       	ld	r22, Z
     44a:	86 e4       	ldi	r24, 0x46	; 70
     44c:	8c 0f       	add	r24, r28
				break;
     44e:	1e d1       	rcall	.+572    	; 0x68c <CAN_controller_write>
			case 2:
				CAN_controller_write(TXB2D0 + i, message->data[i]);
     450:	07 c0       	rjmp	.+14     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     452:	f8 01       	movw	r30, r16
     454:	ec 0f       	add	r30, r28
     456:	f1 1d       	adc	r31, r1
     458:	60 81       	ld	r22, Z
     45a:	86 e5       	ldi	r24, 0x56	; 86
     45c:	8c 0f       	add	r24, r28
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     45e:	16 d1       	rcall	.+556    	; 0x68c <CAN_controller_write>
     460:	cf 5f       	subi	r28, 0xFF	; 255
     462:	f8 01       	movw	r30, r16
     464:	82 85       	ldd	r24, Z+10	; 0x0a
     466:	8c 13       	cpse	r24, r28
	}
	

	
	//request_to_send
	CAN_controller_RTS(buffer_number);
     468:	d8 cf       	rjmp	.-80     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     46a:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <buffer_number.2299>
     46e:	4a d1       	rcall	.+660    	; 0x704 <CAN_controller_RTS>

	//ERROR HANDLING?	
}
     470:	cf 91       	pop	r28
     472:	1f 91       	pop	r17
     474:	0f 91       	pop	r16
     476:	08 95       	ret

00000478 <CAN_readPosition>:
	
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     478:	8f 92       	push	r8
     47a:	9f 92       	push	r9
     47c:	af 92       	push	r10
     47e:	bf 92       	push	r11
     480:	ef 92       	push	r14
     482:	ff 92       	push	r15
     484:	0f 93       	push	r16
     486:	1f 93       	push	r17
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	cd b7       	in	r28, 0x3d	; 61
     48e:	de b7       	in	r29, 0x3e	; 62
     490:	2b 97       	sbiw	r28, 0x0b	; 11
     492:	0f b6       	in	r0, 0x3f	; 63
     494:	f8 94       	cli
     496:	de bf       	out	0x3e, r29	; 62
     498:	0f be       	out	0x3f, r0	; 63
     49a:	cd bf       	out	0x3d, r28	; 61
     49c:	e9 82       	std	Y+1, r14	; 0x01
     49e:	fa 82       	std	Y+2, r15	; 0x02
     4a0:	0b 83       	std	Y+3, r16	; 0x03
     4a2:	1c 83       	std	Y+4, r17	; 0x04
     4a4:	2d 83       	std	Y+5, r18	; 0x05
     4a6:	3e 83       	std	Y+6, r19	; 0x06
     4a8:	4f 83       	std	Y+7, r20	; 0x07
     4aa:	58 87       	std	Y+8, r21	; 0x08
     4ac:	69 87       	std	Y+9, r22	; 0x09
     4ae:	7a 87       	std	Y+10, r23	; 0x0a
     4b0:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     4b2:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     4b4:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	a8 ec       	ldi	r26, 0xC8	; 200
     4ba:	b0 e0       	ldi	r27, 0x00	; 0
     4bc:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <__umulhisi3>
     4c0:	81 2c       	mov	r8, r1
     4c2:	91 2c       	mov	r9, r1
     4c4:	54 01       	movw	r10, r8
     4c6:	8a 94       	dec	r8
     4c8:	a5 01       	movw	r20, r10
     4ca:	94 01       	movw	r18, r8
     4cc:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__divmodsi4>
     4d0:	da 01       	movw	r26, r20
     4d2:	c9 01       	movw	r24, r18
     4d4:	84 56       	subi	r24, 0x64	; 100
     4d6:	91 09       	sbc	r25, r1
     4d8:	a1 09       	sbc	r26, r1
     4da:	b1 09       	sbc	r27, r1
     4dc:	07 e9       	ldi	r16, 0x97	; 151
     4de:	13 e0       	ldi	r17, 0x03	; 3
     4e0:	f8 01       	movw	r30, r16
     4e2:	80 83       	st	Z, r24
     4e4:	91 83       	std	Z+1, r25	; 0x01
     4e6:	a2 83       	std	Z+2, r26	; 0x02
     4e8:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     4ea:	2f 2d       	mov	r18, r15
     4ec:	30 e0       	ldi	r19, 0x00	; 0
     4ee:	a8 ec       	ldi	r26, 0xC8	; 200
     4f0:	b0 e0       	ldi	r27, 0x00	; 0
     4f2:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <__umulhisi3>
     4f6:	a5 01       	movw	r20, r10
     4f8:	94 01       	movw	r18, r8
     4fa:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__divmodsi4>
     4fe:	da 01       	movw	r26, r20
     500:	c9 01       	movw	r24, r18
     502:	84 56       	subi	r24, 0x64	; 100
     504:	91 09       	sbc	r25, r1
     506:	a1 09       	sbc	r26, r1
     508:	b1 09       	sbc	r27, r1
     50a:	f8 01       	movw	r30, r16
     50c:	84 83       	std	Z+4, r24	; 0x04
     50e:	95 83       	std	Z+5, r25	; 0x05
     510:	a6 83       	std	Z+6, r26	; 0x06
     512:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     514:	8b 81       	ldd	r24, Y+3	; 0x03
     516:	ef e8       	ldi	r30, 0x8F	; 143
     518:	f3 e0       	ldi	r31, 0x03	; 3
     51a:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     51c:	9c 81       	ldd	r25, Y+4	; 0x04
     51e:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     520:	81 11       	cpse	r24, r1
     522:	02 c0       	rjmp	.+4      	; 0x528 <CAN_readPosition+0xb0>
		shooting = 0;
     524:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     528:	8d 81       	ldd	r24, Y+5	; 0x05
     52a:	07 e8       	ldi	r16, 0x87	; 135
     52c:	13 e0       	ldi	r17, 0x03	; 3
     52e:	f8 01       	movw	r30, r16
     530:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     532:	8e 81       	ldd	r24, Y+6	; 0x06
     534:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     536:	60 81       	ld	r22, Z
     538:	f1 80       	ldd	r15, Z+1	; 0x01
     53a:	06 2e       	mov	r0, r22
     53c:	00 0c       	add	r0, r0
     53e:	77 0b       	sbc	r23, r23
     540:	88 0b       	sbc	r24, r24
     542:	99 0b       	sbc	r25, r25
     544:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__floatsisf>
     548:	4b 01       	movw	r8, r22
     54a:	5c 01       	movw	r10, r24
     54c:	6f 2d       	mov	r22, r15
     54e:	ff 0c       	add	r15, r15
     550:	77 0b       	sbc	r23, r23
     552:	88 0b       	sbc	r24, r24
     554:	99 0b       	sbc	r25, r25
     556:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__floatsisf>
     55a:	a5 01       	movw	r20, r10
     55c:	94 01       	movw	r18, r8
     55e:	5b d7       	rcall	.+3766   	; 0x1416 <atan2>
     560:	20 e0       	ldi	r18, 0x00	; 0
     562:	30 e0       	ldi	r19, 0x00	; 0
     564:	44 eb       	ldi	r20, 0xB4	; 180
     566:	53 e4       	ldi	r21, 0x43	; 67
     568:	0e 94 dd 0b 	call	0x17ba	; 0x17ba <__mulsf3>
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	40 e0       	ldi	r20, 0x00	; 0
     572:	5f e3       	ldi	r21, 0x3F	; 63
     574:	0e 94 dd 0b 	call	0x17ba	; 0x17ba <__mulsf3>
     578:	23 ec       	ldi	r18, 0xC3	; 195
     57a:	35 ef       	ldi	r19, 0xF5	; 245
     57c:	48 e4       	ldi	r20, 0x48	; 72
     57e:	50 e4       	ldi	r21, 0x40	; 64
     580:	a1 d7       	rcall	.+3906   	; 0x14c4 <__divsf3>
     582:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__fixsfsi>
     586:	f8 01       	movw	r30, r16
     588:	73 83       	std	Z+3, r23	; 0x03
     58a:	62 83       	std	Z+2, r22	; 0x02
     58c:	2b 96       	adiw	r28, 0x0b	; 11
     58e:	0f b6       	in	r0, 0x3f	; 63
     590:	f8 94       	cli
     592:	de bf       	out	0x3e, r29	; 62
     594:	0f be       	out	0x3f, r0	; 63
     596:	cd bf       	out	0x3d, r28	; 61
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	1f 91       	pop	r17
     59e:	0f 91       	pop	r16
     5a0:	ff 90       	pop	r15
     5a2:	ef 90       	pop	r14
     5a4:	bf 90       	pop	r11
     5a6:	af 90       	pop	r10
     5a8:	9f 90       	pop	r9
     5aa:	8f 90       	pop	r8
     5ac:	08 95       	ret

000005ae <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     5ae:	ef 92       	push	r14
     5b0:	ff 92       	push	r15
     5b2:	0f 93       	push	r16
     5b4:	1f 93       	push	r17
     5b6:	cf 93       	push	r28
     5b8:	df 93       	push	r29
     5ba:	cd b7       	in	r28, 0x3d	; 61
     5bc:	de b7       	in	r29, 0x3e	; 62
     5be:	2b 97       	sbiw	r28, 0x0b	; 11
     5c0:	0f b6       	in	r0, 0x3f	; 63
     5c2:	f8 94       	cli
     5c4:	de bf       	out	0x3e, r29	; 62
     5c6:	0f be       	out	0x3f, r0	; 63
     5c8:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     5ca:	82 e6       	ldi	r24, 0x62	; 98
     5cc:	4e d0       	rcall	.+156    	; 0x66a <CAN_controller_read>
     5ce:	18 2f       	mov	r17, r24
     5d0:	81 e6       	ldi	r24, 0x61	; 97
     5d2:	4b d0       	rcall	.+150    	; 0x66a <CAN_controller_read>
     5d4:	12 95       	swap	r17
     5d6:	16 95       	lsr	r17
     5d8:	17 70       	andi	r17, 0x07	; 7
     5da:	28 e0       	ldi	r18, 0x08	; 8
     5dc:	82 9f       	mul	r24, r18
     5de:	c0 01       	movw	r24, r0
     5e0:	11 24       	eor	r1, r1
     5e2:	81 0f       	add	r24, r17
     5e4:	91 1d       	adc	r25, r1
     5e6:	9a 87       	std	Y+10, r25	; 0x0a
     5e8:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     5ea:	85 e6       	ldi	r24, 0x65	; 101
     5ec:	3e d0       	rcall	.+124    	; 0x66a <CAN_controller_read>
     5ee:	8f 70       	andi	r24, 0x0F	; 15
     5f0:	8b 87       	std	Y+11, r24	; 0x0b
     5f2:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5f4:	88 23       	and	r24, r24
     5f6:	89 f0       	breq	.+34     	; 0x61a <CAN_receiveMessage+0x6c>
     5f8:	10 e0       	ldi	r17, 0x00	; 0
     5fa:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     5fc:	f1 2c       	mov	r15, r1
     5fe:	86 e6       	ldi	r24, 0x66	; 102
     600:	81 0f       	add	r24, r17
     602:	33 d0       	rcall	.+102    	; 0x66a <CAN_controller_read>
     604:	e1 e0       	ldi	r30, 0x01	; 1
     606:	f0 e0       	ldi	r31, 0x00	; 0
     608:	ec 0f       	add	r30, r28
     60a:	fd 1f       	adc	r31, r29
     60c:	ee 0d       	add	r30, r14
     60e:	ff 1d       	adc	r31, r15
     610:	80 83       	st	Z, r24
     612:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     614:	8b 85       	ldd	r24, Y+11	; 0x0b
     616:	81 13       	cpse	r24, r17
     618:	f0 cf       	rjmp	.-32     	; 0x5fa <CAN_receiveMessage+0x4c>
     61a:	89 85       	ldd	r24, Y+9	; 0x09
				
	}
	

	
	switch(received_message.ID) {
     61c:	9a 85       	ldd	r25, Y+10	; 0x0a
     61e:	82 30       	cpi	r24, 0x02	; 2
     620:	91 05       	cpc	r25, r1
     622:	91 f0       	breq	.+36     	; 0x648 <CAN_receiveMessage+0x9a>
     624:	83 30       	cpi	r24, 0x03	; 3
     626:	91 05       	cpc	r25, r1
     628:	89 f0       	breq	.+34     	; 0x64c <CAN_receiveMessage+0x9e>
     62a:	01 97       	sbiw	r24, 0x01	; 1
     62c:	89 f4       	brne	.+34     	; 0x650 <CAN_receiveMessage+0xa2>
     62e:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			CAN_readPosition(received_message);
     630:	fa 80       	ldd	r15, Y+2	; 0x02
     632:	0b 81       	ldd	r16, Y+3	; 0x03
     634:	1c 81       	ldd	r17, Y+4	; 0x04
     636:	2d 81       	ldd	r18, Y+5	; 0x05
     638:	3e 81       	ldd	r19, Y+6	; 0x06
     63a:	4f 81       	ldd	r20, Y+7	; 0x07
     63c:	58 85       	ldd	r21, Y+8	; 0x08
     63e:	69 85       	ldd	r22, Y+9	; 0x09
     640:	7a 85       	ldd	r23, Y+10	; 0x0a
     642:	8b 85       	ldd	r24, Y+11	; 0x0b
     644:	19 df       	rcall	.-462    	; 0x478 <CAN_readPosition>
			break;
     646:	04 c0       	rjmp	.+8      	; 0x650 <CAN_receiveMessage+0xa2>
		case 2:
			game_init();
     648:	f5 d1       	rcall	.+1002   	; 0xa34 <game_init>
     64a:	02 c0       	rjmp	.+4      	; 0x650 <CAN_receiveMessage+0xa2>
			break;
     64c:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <gameActive>
		case 3:
			gameActive = 0;
     650:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	
	
}
     652:	0f b6       	in	r0, 0x3f	; 63
     654:	f8 94       	cli
     656:	de bf       	out	0x3e, r29	; 62
     658:	0f be       	out	0x3f, r0	; 63
     65a:	cd bf       	out	0x3d, r28	; 61
     65c:	df 91       	pop	r29
     65e:	cf 91       	pop	r28
     660:	1f 91       	pop	r17
     662:	0f 91       	pop	r16
     664:	ff 90       	pop	r15
     666:	ef 90       	pop	r14
     668:	08 95       	ret

0000066a <CAN_controller_read>:
#include "CAN_controller.h"
#include "SPI.h"

#define I 7

uint8_t CAN_controller_read(uint8_t addr) {
     66a:	cf 93       	push	r28
     66c:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0); 
     66e:	60 e0       	ldi	r22, 0x00	; 0
     670:	87 e0       	ldi	r24, 0x07	; 7
     672:	4d d5       	rcall	.+2714   	; 0x110e <SPI_setChipSelect>
	SPI_masterWrite(MCP_READ);
     674:	83 e0       	ldi	r24, 0x03	; 3
     676:	40 d5       	rcall	.+2688   	; 0x10f8 <SPI_masterWrite>
	SPI_masterWrite(addr);
     678:	8c 2f       	mov	r24, r28
     67a:	3e d5       	rcall	.+2684   	; 0x10f8 <SPI_masterWrite>
	uint8_t data = SPI_masterRead();
     67c:	42 d5       	rcall	.+2692   	; 0x1102 <SPI_masterRead>
     67e:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 1);
     680:	61 e0       	ldi	r22, 0x01	; 1
     682:	87 e0       	ldi	r24, 0x07	; 7
     684:	44 d5       	rcall	.+2696   	; 0x110e <SPI_setChipSelect>
     686:	8c 2f       	mov	r24, r28
	
	return data;
}
     688:	cf 91       	pop	r28
     68a:	08 95       	ret

0000068c <CAN_controller_write>:
     68c:	cf 93       	push	r28

void CAN_controller_write(uint8_t addr, uint8_t data) {
     68e:	df 93       	push	r29
     690:	d8 2f       	mov	r29, r24
     692:	c6 2f       	mov	r28, r22
	SPI_setChipSelect(PB7, 0);
     694:	60 e0       	ldi	r22, 0x00	; 0
     696:	87 e0       	ldi	r24, 0x07	; 7
     698:	3a d5       	rcall	.+2676   	; 0x110e <SPI_setChipSelect>
	
	SPI_masterWrite(MCP_WRITE);
     69a:	82 e0       	ldi	r24, 0x02	; 2
     69c:	2d d5       	rcall	.+2650   	; 0x10f8 <SPI_masterWrite>
	SPI_masterWrite(addr);
     69e:	8d 2f       	mov	r24, r29
     6a0:	2b d5       	rcall	.+2646   	; 0x10f8 <SPI_masterWrite>
	SPI_masterWrite(data);
     6a2:	8c 2f       	mov	r24, r28
     6a4:	29 d5       	rcall	.+2642   	; 0x10f8 <SPI_masterWrite>
	
	SPI_setChipSelect(PB7, 1); 
     6a6:	61 e0       	ldi	r22, 0x01	; 1
     6a8:	87 e0       	ldi	r24, 0x07	; 7
     6aa:	31 d5       	rcall	.+2658   	; 0x110e <SPI_setChipSelect>
     6ac:	df 91       	pop	r29
	
}
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <CAN_controller_bitModify>:
     6b2:	1f 93       	push	r17
void CAN_controller_bitModify(uint8_t mask, uint8_t addr, uint8_t data) {
     6b4:	cf 93       	push	r28
     6b6:	df 93       	push	r29
     6b8:	d8 2f       	mov	r29, r24
     6ba:	16 2f       	mov	r17, r22
     6bc:	c4 2f       	mov	r28, r20
		SPI_setChipSelect(PB7, 0);
     6be:	60 e0       	ldi	r22, 0x00	; 0
     6c0:	87 e0       	ldi	r24, 0x07	; 7
     6c2:	25 d5       	rcall	.+2634   	; 0x110e <SPI_setChipSelect>
		SPI_masterWrite(MCP_BITMOD);
     6c4:	85 e0       	ldi	r24, 0x05	; 5
     6c6:	18 d5       	rcall	.+2608   	; 0x10f8 <SPI_masterWrite>
		SPI_masterWrite(addr);
     6c8:	81 2f       	mov	r24, r17
     6ca:	16 d5       	rcall	.+2604   	; 0x10f8 <SPI_masterWrite>
		SPI_masterWrite(mask);
     6cc:	8d 2f       	mov	r24, r29
     6ce:	14 d5       	rcall	.+2600   	; 0x10f8 <SPI_masterWrite>
		SPI_masterWrite(data);
     6d0:	8c 2f       	mov	r24, r28
     6d2:	12 d5       	rcall	.+2596   	; 0x10f8 <SPI_masterWrite>
		
		SPI_setChipSelect(PB7, 1);
     6d4:	61 e0       	ldi	r22, 0x01	; 1
     6d6:	87 e0       	ldi	r24, 0x07	; 7
     6d8:	1a d5       	rcall	.+2612   	; 0x110e <SPI_setChipSelect>
     6da:	df 91       	pop	r29

}
     6dc:	cf 91       	pop	r28
     6de:	1f 91       	pop	r17
     6e0:	08 95       	ret

000006e2 <CAN_controller_reset>:
     6e2:	60 e0       	ldi	r22, 0x00	; 0
void CAN_controller_reset() {
	SPI_setChipSelect(PB7, 0);
     6e4:	87 e0       	ldi	r24, 0x07	; 7
     6e6:	13 d5       	rcall	.+2598   	; 0x110e <SPI_setChipSelect>
	printf("CAN reset\n\r");
     6e8:	8b e4       	ldi	r24, 0x4B	; 75
     6ea:	92 e0       	ldi	r25, 0x02	; 2
     6ec:	9f 93       	push	r25
     6ee:	8f 93       	push	r24
     6f0:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
	SPI_masterWrite(MCP_RESET);
     6f4:	80 ec       	ldi	r24, 0xC0	; 192
     6f6:	00 d5       	rcall	.+2560   	; 0x10f8 <SPI_masterWrite>
	SPI_setChipSelect(PB7, 1);
     6f8:	61 e0       	ldi	r22, 0x01	; 1
     6fa:	87 e0       	ldi	r24, 0x07	; 7
     6fc:	08 d5       	rcall	.+2576   	; 0x110e <SPI_setChipSelect>
}
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	08 95       	ret

00000704 <CAN_controller_RTS>:
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
	printf("Data: %i\n\r", status);
}

void CAN_controller_RTS(uint8_t buffer) {
     704:	cf 93       	push	r28
     706:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0);
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	87 e0       	ldi	r24, 0x07	; 7
     70c:	00 d5       	rcall	.+2560   	; 0x110e <SPI_setChipSelect>
	switch (buffer) {
     70e:	c1 30       	cpi	r28, 0x01	; 1
     710:	39 f0       	breq	.+14     	; 0x720 <CAN_controller_RTS+0x1c>
     712:	18 f0       	brcs	.+6      	; 0x71a <CAN_controller_RTS+0x16>
     714:	c2 30       	cpi	r28, 0x02	; 2
     716:	39 f0       	breq	.+14     	; 0x726 <CAN_controller_RTS+0x22>
     718:	08 c0       	rjmp	.+16     	; 0x72a <CAN_controller_RTS+0x26>
		case 0:
			SPI_masterWrite(MCP_RTS_TX0);
     71a:	81 e8       	ldi	r24, 0x81	; 129
     71c:	ed d4       	rcall	.+2522   	; 0x10f8 <SPI_masterWrite>
			break;
		case 1:
			SPI_masterWrite(MCP_RTS_TX1);
     71e:	05 c0       	rjmp	.+10     	; 0x72a <CAN_controller_RTS+0x26>
     720:	82 e8       	ldi	r24, 0x82	; 130
			break;
     722:	ea d4       	rcall	.+2516   	; 0x10f8 <SPI_masterWrite>
		case 2:
			SPI_masterWrite(MCP_RTS_TX2);
     724:	02 c0       	rjmp	.+4      	; 0x72a <CAN_controller_RTS+0x26>
     726:	84 e8       	ldi	r24, 0x84	; 132
			break;
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
     728:	e7 d4       	rcall	.+2510   	; 0x10f8 <SPI_masterWrite>
     72a:	61 e0       	ldi	r22, 0x01	; 1
     72c:	87 e0       	ldi	r24, 0x07	; 7
     72e:	ef d4       	rcall	.+2526   	; 0x110e <SPI_setChipSelect>
}
     730:	cf 91       	pop	r28
     732:	08 95       	ret

00000734 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     734:	cf 93       	push	r28
     736:	df 93       	push	r29
     738:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     73a:	d3 df       	rcall	.-90     	; 0x6e2 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     73c:	8e e0       	ldi	r24, 0x0E	; 14
     73e:	95 df       	rcall	.-214    	; 0x66a <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     740:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     742:	80 38       	cpi	r24, 0x80	; 128
     744:	69 f0       	breq	.+26     	; 0x760 <CAN_controller_setMode+0x2c>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     746:	1f 92       	push	r1
     748:	8f 93       	push	r24
     74a:	87 e5       	ldi	r24, 0x57	; 87
     74c:	92 e0       	ldi	r25, 0x02	; 2
     74e:	9f 93       	push	r25
     750:	8f 93       	push	r24
     752:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
		return;
     756:	0f 90       	pop	r0
     758:	0f 90       	pop	r0
     75a:	0f 90       	pop	r0
     75c:	0f 90       	pop	r0
     75e:	34 c0       	rjmp	.+104    	; 0x7c8 <CAN_controller_setMode+0x94>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     760:	4c 2f       	mov	r20, r28
     762:	4c 60       	ori	r20, 0x0C	; 12
     764:	6f e0       	ldi	r22, 0x0F	; 15
     766:	8e ee       	ldi	r24, 0xEE	; 238
     768:	a4 df       	rcall	.-184    	; 0x6b2 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     76a:	41 e0       	ldi	r20, 0x01	; 1
     76c:	6b e2       	ldi	r22, 0x2B	; 43
     76e:	8f ef       	ldi	r24, 0xFF	; 255
     770:	a0 df       	rcall	.-192    	; 0x6b2 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     772:	40 e6       	ldi	r20, 0x60	; 96
     774:	60 e6       	ldi	r22, 0x60	; 96
     776:	80 e6       	ldi	r24, 0x60	; 96
     778:	9c df       	rcall	.-200    	; 0x6b2 <CAN_controller_bitModify>
     77a:	2f ef       	ldi	r18, 0xFF	; 255
     77c:	83 ec       	ldi	r24, 0xC3	; 195
     77e:	99 e0       	ldi	r25, 0x09	; 9
     780:	21 50       	subi	r18, 0x01	; 1
     782:	80 40       	sbci	r24, 0x00	; 0
     784:	90 40       	sbci	r25, 0x00	; 0
     786:	e1 f7       	brne	.-8      	; 0x780 <CAN_controller_setMode+0x4c>
     788:	00 c0       	rjmp	.+0      	; 0x78a <CAN_controller_setMode+0x56>
     78a:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     78c:	8e e0       	ldi	r24, 0x0E	; 14
     78e:	6d df       	rcall	.-294    	; 0x66a <CAN_controller_read>
     790:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     792:	d0 7e       	andi	r29, 0xE0	; 224
     794:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     796:	61 f0       	breq	.+24     	; 0x7b0 <CAN_controller_setMode+0x7c>
     798:	1f 92       	push	r1
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     79a:	df 93       	push	r29
     79c:	82 e7       	ldi	r24, 0x72	; 114
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	9f 93       	push	r25
     7a2:	8f 93       	push	r24
     7a4:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	1f 92       	push	r1

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     7b2:	df 93       	push	r29
     7b4:	82 e9       	ldi	r24, 0x92	; 146
     7b6:	92 e0       	ldi	r25, 0x02	; 2
     7b8:	9f 93       	push	r25
     7ba:	8f 93       	push	r24
     7bc:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
     7c0:	0f 90       	pop	r0
     7c2:	0f 90       	pop	r0
     7c4:	0f 90       	pop	r0
     7c6:	0f 90       	pop	r0
     7c8:	df 91       	pop	r29
}
     7ca:	cf 91       	pop	r28
     7cc:	08 95       	ret

000007ce <CAN_controller_init>:
     7ce:	81 ea       	ldi	r24, 0xA1	; 161
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     7d0:	92 e0       	ldi	r25, 0x02	; 2
     7d2:	9f 93       	push	r25
     7d4:	8f 93       	push	r24
     7d6:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
	SPI_masterInit();
     7da:	85 d4       	rcall	.+2314   	; 0x10e6 <SPI_masterInit>
	printf("SPI master init done \n\r");
     7dc:	88 eb       	ldi	r24, 0xB8	; 184
     7de:	92 e0       	ldi	r25, 0x02	; 2
     7e0:	9f 93       	push	r25
     7e2:	8f 93       	push	r24
     7e4:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     7e8:	80 e4       	ldi	r24, 0x40	; 64
     7ea:	a4 df       	rcall	.-184    	; 0x734 <CAN_controller_setMode>
	printf("Modes set \n\r");
     7ec:	80 ed       	ldi	r24, 0xD0	; 208
     7ee:	92 e0       	ldi	r25, 0x02	; 2
     7f0:	9f 93       	push	r25
     7f2:	8f 93       	push	r24
     7f4:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     7f8:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     7fa:	ea e6       	ldi	r30, 0x6A	; 106
     7fc:	f0 e0       	ldi	r31, 0x00	; 0
     7fe:	80 81       	ld	r24, Z
     800:	82 60       	ori	r24, 0x02	; 2
     802:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     804:	80 81       	ld	r24, Z
     806:	8e 7f       	andi	r24, 0xFE	; 254
     808:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     80a:	8d b1       	in	r24, 0x0d	; 13
     80c:	80 71       	andi	r24, 0x10	; 16
     80e:	8d b9       	out	0x0d, r24	; 13
     810:	2f ef       	ldi	r18, 0xFF	; 255
     812:	83 ec       	ldi	r24, 0xC3	; 195
     814:	99 e0       	ldi	r25, 0x09	; 9
     816:	21 50       	subi	r18, 0x01	; 1
     818:	80 40       	sbci	r24, 0x00	; 0
     81a:	90 40       	sbci	r25, 0x00	; 0
     81c:	e1 f7       	brne	.-8      	; 0x816 <CAN_controller_init+0x48>
     81e:	00 c0       	rjmp	.+0      	; 0x820 <CAN_controller_init+0x52>
     820:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     822:	8d ed       	ldi	r24, 0xDD	; 221
     824:	92 e0       	ldi	r25, 0x02	; 2
     826:	9f 93       	push	r25
     828:	8f 93       	push	r24
     82a:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     82e:	8e e0       	ldi	r24, 0x0E	; 14
     830:	1c df       	rcall	.-456    	; 0x66a <CAN_controller_read>
	printf("Data: %i\n\r", status);
     832:	1f 92       	push	r1
     834:	8f 93       	push	r24
     836:	86 ef       	ldi	r24, 0xF6	; 246
     838:	92 e0       	ldi	r25, 0x02	; 2
     83a:	9f 93       	push	r25
     83c:	8f 93       	push	r24
     83e:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <printf>
}
     842:	8d b7       	in	r24, 0x3d	; 61
     844:	9e b7       	in	r25, 0x3e	; 62
     846:	0c 96       	adiw	r24, 0x0c	; 12
     848:	0f b6       	in	r0, 0x3f	; 63
     84a:	f8 94       	cli
     84c:	9e bf       	out	0x3e, r25	; 62
     84e:	0f be       	out	0x3f, r0	; 63
     850:	8d bf       	out	0x3d, r24	; 61
     852:	08 95       	ret

00000854 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     854:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     856:	aa e7       	ldi	r26, 0x7A	; 122
     858:	b0 e0       	ldi	r27, 0x00	; 0
     85a:	8c 91       	ld	r24, X
     85c:	87 60       	ori	r24, 0x07	; 7
     85e:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     860:	ec e7       	ldi	r30, 0x7C	; 124
     862:	f0 e0       	ldi	r31, 0x00	; 0
     864:	80 81       	ld	r24, Z
     866:	8f 7d       	andi	r24, 0xDF	; 223
     868:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     86a:	80 81       	ld	r24, Z
     86c:	8f 77       	andi	r24, 0x7F	; 127
     86e:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     870:	80 81       	ld	r24, Z
     872:	80 64       	ori	r24, 0x40	; 64
     874:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     876:	8c 91       	ld	r24, X
     878:	80 68       	ori	r24, 0x80	; 128
     87a:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     87c:	8f ef       	ldi	r24, 0xFF	; 255
     87e:	9f ef       	ldi	r25, 0xFF	; 255
     880:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <adc_0+0x1>
     884:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <adc_0>
     888:	08 95       	ret

0000088a <ADC_read>:

uint16_t ADC_read() {
	//printf("adc read\n\r");

	//Select channel 0 (ADC0)
	ADMUX &= ~(1 << MUX4 | 1 << MUX3 | 1 << MUX2 | 1 << MUX1 | 1 << MUX0 );
     88a:	ec e7       	ldi	r30, 0x7C	; 124
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	80 81       	ld	r24, Z
     890:	80 7e       	andi	r24, 0xE0	; 224
     892:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     894:	eb e7       	ldi	r30, 0x7B	; 123
     896:	f0 e0       	ldi	r31, 0x00	; 0
     898:	80 81       	ld	r24, Z
     89a:	87 7f       	andi	r24, 0xF7	; 247
     89c:	80 83       	st	Z, r24
	//Start conversion, set ADSC to 1 (Use single conversion).
	ADCSRA |= (1 << ADSC);
     89e:	ea e7       	ldi	r30, 0x7A	; 122
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	80 64       	ori	r24, 0x40	; 64
     8a6:	80 83       	st	Z, r24
	//Wait until conversion complete :
	//While ADIF is not high, wait
	while (!(ADCSRA & (1<<ADIF))){
     8a8:	80 81       	ld	r24, Z
     8aa:	84 ff       	sbrs	r24, 4
     8ac:	fd cf       	rjmp	.-6      	; 0x8a8 <ADC_read+0x1e>
		//printf("in while loop\n");
	}
	//result present in ADCH and ADCL
	//Read adcl first, then ADCH
	uint8_t low = ADCL;
     8ae:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
	uint8_t high = ADCH;
     8b2:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	
	uint16_t adcValue = low + (high << 8);
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	98 2f       	mov	r25, r24
     8ba:	88 27       	eor	r24, r24
     8bc:	82 0f       	add	r24, r18
     8be:	91 1d       	adc	r25, r1
	adc_0 = adcValue;
     8c0:	90 93 84 03 	sts	0x0384, r25	; 0x800384 <adc_0+0x1>
     8c4:	80 93 83 03 	sts	0x0383, r24	; 0x800383 <adc_0>
	return adcValue;/// adcValue;
	//adc = v-in*1024/v-ref
     8c8:	08 95       	ret

000008ca <encoder_init>:
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     8ca:	e1 e0       	ldi	r30, 0x01	; 1
     8cc:	f1 e0       	ldi	r31, 0x01	; 1
     8ce:	80 81       	ld	r24, Z
     8d0:	80 62       	ori	r24, 0x20	; 32
     8d2:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     8d4:	80 81       	ld	r24, Z
     8d6:	88 60       	ori	r24, 0x08	; 8
     8d8:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     8da:	80 81       	ld	r24, Z
     8dc:	80 64       	ori	r24, 0x40	; 64
     8de:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     8e0:	e2 e0       	ldi	r30, 0x02	; 2
     8e2:	f1 e0       	ldi	r31, 0x01	; 1
     8e4:	80 81       	ld	r24, Z
     8e6:	8f 7d       	andi	r24, 0xDF	; 223
     8e8:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8ea:	8a e6       	ldi	r24, 0x6A	; 106
     8ec:	8a 95       	dec	r24
     8ee:	f1 f7       	brne	.-4      	; 0x8ec <encoder_init+0x22>
     8f0:	00 c0       	rjmp	.+0      	; 0x8f2 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     8f2:	80 81       	ld	r24, Z
     8f4:	80 64       	ori	r24, 0x40	; 64
     8f6:	80 83       	st	Z, r24
     8f8:	8a e6       	ldi	r24, 0x6A	; 106
     8fa:	8a 95       	dec	r24
     8fc:	f1 f7       	brne	.-4      	; 0x8fa <encoder_init+0x30>
     8fe:	00 c0       	rjmp	.+0      	; 0x900 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     900:	80 81       	ld	r24, Z
     902:	8f 7b       	andi	r24, 0xBF	; 191
     904:	80 83       	st	Z, r24
     906:	8a e6       	ldi	r24, 0x6A	; 106
     908:	8a 95       	dec	r24
     90a:	f1 f7       	brne	.-4      	; 0x908 <encoder_init+0x3e>
     90c:	00 c0       	rjmp	.+0      	; 0x90e <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     90e:	80 81       	ld	r24, Z
     910:	80 64       	ori	r24, 0x40	; 64
     912:	80 83       	st	Z, r24
     914:	8a e6       	ldi	r24, 0x6A	; 106
     916:	8a 95       	dec	r24
     918:	f1 f7       	brne	.-4      	; 0x916 <encoder_init+0x4c>
     91a:	00 c0       	rjmp	.+0      	; 0x91c <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     91c:	80 81       	ld	r24, Z
     91e:	80 62       	ori	r24, 0x20	; 32
     920:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     922:	88 e6       	ldi	r24, 0x68	; 104
     924:	95 ec       	ldi	r25, 0xC5	; 197
     926:	90 93 92 03 	sts	0x0392, r25	; 0x800392 <encoder_maxValue+0x1>
     92a:	80 93 91 03 	sts	0x0391, r24	; 0x800391 <encoder_maxValue>
     92e:	08 95       	ret

00000930 <encoder_convertValues>:
	}
	encoder_convertValues();
	//printf("Encoder_values: %d\n\r", encoder_value);
}

void encoder_convertValues() {
     930:	cf 92       	push	r12
     932:	df 92       	push	r13
     934:	ef 92       	push	r14
     936:	ff 92       	push	r15
     938:	cf 93       	push	r28
     93a:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     93c:	60 91 91 03 	lds	r22, 0x0391	; 0x800391 <encoder_maxValue>
     940:	70 91 92 03 	lds	r23, 0x0392	; 0x800392 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     944:	c0 91 85 03 	lds	r28, 0x0385	; 0x800385 <encoder_value>
     948:	d0 91 86 03 	lds	r29, 0x0386	; 0x800386 <encoder_value+0x1>
     94c:	07 2e       	mov	r0, r23
     94e:	00 0c       	add	r0, r0
     950:	88 0b       	sbc	r24, r24
     952:	99 0b       	sbc	r25, r25
     954:	52 d6       	rcall	.+3236   	; 0x15fa <__floatsisf>
     956:	9b 01       	movw	r18, r22
     958:	ac 01       	movw	r20, r24
     95a:	60 e0       	ldi	r22, 0x00	; 0
     95c:	70 e0       	ldi	r23, 0x00	; 0
     95e:	88 e4       	ldi	r24, 0x48	; 72
     960:	93 e4       	ldi	r25, 0x43	; 67
     962:	b0 d5       	rcall	.+2912   	; 0x14c4 <__divsf3>
     964:	6b 01       	movw	r12, r22
     966:	7c 01       	movw	r14, r24
     968:	be 01       	movw	r22, r28
     96a:	dd 0f       	add	r29, r29
     96c:	88 0b       	sbc	r24, r24
     96e:	99 0b       	sbc	r25, r25
     970:	44 d6       	rcall	.+3208   	; 0x15fa <__floatsisf>
     972:	9b 01       	movw	r18, r22
     974:	ac 01       	movw	r20, r24
     976:	c7 01       	movw	r24, r14
     978:	b6 01       	movw	r22, r12
     97a:	1f d7       	rcall	.+3646   	; 0x17ba <__mulsf3>
     97c:	20 e0       	ldi	r18, 0x00	; 0
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	48 ec       	ldi	r20, 0xC8	; 200
     982:	52 e4       	ldi	r21, 0x42	; 66
     984:	d4 d4       	rcall	.+2472   	; 0x132e <__subsf3>
     986:	06 d6       	rcall	.+3084   	; 0x1594 <__fixsfsi>
     988:	70 93 8e 03 	sts	0x038E, r23	; 0x80038e <converted_encoderValue+0x1>
     98c:	60 93 8d 03 	sts	0x038D, r22	; 0x80038d <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
     990:	df 91       	pop	r29
     992:	cf 91       	pop	r28
     994:	ff 90       	pop	r15
     996:	ef 90       	pop	r14
     998:	df 90       	pop	r13
     99a:	cf 90       	pop	r12
     99c:	08 95       	ret

0000099e <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     99e:	e2 e0       	ldi	r30, 0x02	; 2
     9a0:	f1 e0       	ldi	r31, 0x01	; 1
     9a2:	80 81       	ld	r24, Z
     9a4:	8f 7d       	andi	r24, 0xDF	; 223
     9a6:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     9a8:	80 81       	ld	r24, Z
     9aa:	87 7f       	andi	r24, 0xF7	; 247
     9ac:	80 83       	st	Z, r24
     9ae:	8a e6       	ldi	r24, 0x6A	; 106
     9b0:	8a 95       	dec	r24
     9b2:	f1 f7       	brne	.-4      	; 0x9b0 <encoder_readValues+0x12>
     9b4:	00 c0       	rjmp	.+0      	; 0x9b6 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     9b6:	a6 e0       	ldi	r26, 0x06	; 6
     9b8:	b1 e0       	ldi	r27, 0x01	; 1
     9ba:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     9bc:	90 81       	ld	r25, Z
     9be:	98 60       	ori	r25, 0x08	; 8
     9c0:	90 83       	st	Z, r25
     9c2:	9a e6       	ldi	r25, 0x6A	; 106
     9c4:	9a 95       	dec	r25
     9c6:	f1 f7       	brne	.-4      	; 0x9c4 <encoder_readValues+0x26>
     9c8:	00 c0       	rjmp	.+0      	; 0x9ca <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     9ca:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     9cc:	90 81       	ld	r25, Z
     9ce:	90 62       	ori	r25, 0x20	; 32
     9d0:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	98 2f       	mov	r25, r24
     9d6:	88 27       	eor	r24, r24
     9d8:	82 0f       	add	r24, r18
     9da:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     9dc:	99 23       	and	r25, r25
     9de:	2c f0       	brlt	.+10     	; 0x9ea <encoder_readValues+0x4c>
		encoder_value = rec_data;
     9e0:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <encoder_value+0x1>
     9e4:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <encoder_value>
     9e8:	04 c0       	rjmp	.+8      	; 0x9f2 <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     9ea:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <encoder_value+0x1>
     9ee:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <encoder_value>
	}
	if (encoder_value>0) {
     9f2:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <encoder_value>
     9f6:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <encoder_value+0x1>
     9fa:	18 16       	cp	r1, r24
     9fc:	19 06       	cpc	r1, r25
     9fe:	2c f4       	brge	.+10     	; 0xa0a <encoder_readValues+0x6c>
		encoder_value = 0;
     a00:	10 92 86 03 	sts	0x0386, r1	; 0x800386 <encoder_value+0x1>
     a04:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <encoder_value>
     a08:	13 c0       	rjmp	.+38     	; 0xa30 <encoder_readValues+0x92>
		
	} else if (encoder_value <encoder_maxValue) {
     a0a:	20 91 85 03 	lds	r18, 0x0385	; 0x800385 <encoder_value>
     a0e:	30 91 86 03 	lds	r19, 0x0386	; 0x800386 <encoder_value+0x1>
     a12:	80 91 91 03 	lds	r24, 0x0391	; 0x800391 <encoder_maxValue>
     a16:	90 91 92 03 	lds	r25, 0x0392	; 0x800392 <encoder_maxValue+0x1>
     a1a:	28 17       	cp	r18, r24
     a1c:	39 07       	cpc	r19, r25
     a1e:	44 f4       	brge	.+16     	; 0xa30 <encoder_readValues+0x92>
		encoder_value = encoder_maxValue;
     a20:	80 91 91 03 	lds	r24, 0x0391	; 0x800391 <encoder_maxValue>
     a24:	90 91 92 03 	lds	r25, 0x0392	; 0x800392 <encoder_maxValue+0x1>
     a28:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <encoder_value+0x1>
     a2c:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <encoder_value>
	}
	encoder_convertValues();
     a30:	7f cf       	rjmp	.-258    	; 0x930 <encoder_convertValues>
     a32:	08 95       	ret

00000a34 <game_init>:
 */ 
#include "game.h"
#include "CAN.h"
#include "IR.h"

void game_init() {
     a34:	cf 93       	push	r28
     a36:	df 93       	push	r29
	//Reset play_time
	numOf5ms = 0;
     a38:	10 92 8c 03 	sts	0x038C, r1	; 0x80038c <numOf5ms+0x1>
     a3c:	10 92 8b 03 	sts	0x038B, r1	; 0x80038b <numOf5ms>
	gameActive = 1;
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <gameActive>
	//goals = 0;
	//Initialize gameData
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a46:	60 91 8b 03 	lds	r22, 0x038B	; 0x80038b <numOf5ms>
     a4a:	70 91 8c 03 	lds	r23, 0x038C	; 0x80038c <numOf5ms+0x1>
     a4e:	c3 e9       	ldi	r28, 0x93	; 147
     a50:	d3 e0       	ldi	r29, 0x03	; 3
     a52:	07 2e       	mov	r0, r23
     a54:	00 0c       	add	r0, r0
     a56:	88 0b       	sbc	r24, r24
     a58:	99 0b       	sbc	r25, r25
     a5a:	cf d5       	rcall	.+2974   	; 0x15fa <__floatsisf>
     a5c:	2d ec       	ldi	r18, 0xCD	; 205
     a5e:	3c ec       	ldi	r19, 0xCC	; 204
     a60:	4c e4       	ldi	r20, 0x4C	; 76
     a62:	5d e3       	ldi	r21, 0x3D	; 61
     a64:	aa d6       	rcall	.+3412   	; 0x17ba <__mulsf3>
     a66:	9b d5       	rcall	.+2870   	; 0x159e <__fixunssfsi>
     a68:	6a 83       	std	Y+2, r22	; 0x02
	gameData.score = INITSCORE;
     a6a:	8a e0       	ldi	r24, 0x0A	; 10
     a6c:	88 83       	st	Y, r24
	gameData.timeLimit = TIMELIMIT;
     a6e:	83 e6       	ldi	r24, 0x63	; 99
     a70:	89 83       	std	Y+1, r24	; 0x01
	
}
     a72:	df 91       	pop	r29
     a74:	cf 91       	pop	r28
     a76:	08 95       	ret

00000a78 <game_sendGameData>:
void game_sendGameData() {
     a78:	cf 93       	push	r28
     a7a:	df 93       	push	r29
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	2b 97       	sbiw	r28, 0x0b	; 11
     a82:	0f b6       	in	r0, 0x3f	; 63
     a84:	f8 94       	cli
     a86:	de bf       	out	0x3e, r29	; 62
     a88:	0f be       	out	0x3f, r0	; 63
     a8a:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t score;
	score.ID = 0x01;
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	9a 87       	std	Y+10, r25	; 0x0a
     a92:	89 87       	std	Y+9, r24	; 0x09
	score.data_length = 2;
     a94:	82 e0       	ldi	r24, 0x02	; 2
     a96:	8b 87       	std	Y+11, r24	; 0x0b
	score.data[0] = gameData.score;
     a98:	e3 e9       	ldi	r30, 0x93	; 147
     a9a:	f3 e0       	ldi	r31, 0x03	; 3
     a9c:	80 81       	ld	r24, Z
     a9e:	89 83       	std	Y+1, r24	; 0x01
	score.data[1] = gameData.playtime;
     aa0:	82 81       	ldd	r24, Z+2	; 0x02
     aa2:	8a 83       	std	Y+2, r24	; 0x02
	CAN_transmit_message(&score);
     aa4:	ce 01       	movw	r24, r28
     aa6:	01 96       	adiw	r24, 0x01	; 1
     aa8:	34 dc       	rcall	.-1944   	; 0x312 <CAN_transmit_message>
}
     aaa:	2b 96       	adiw	r28, 0x0b	; 11
     aac:	0f b6       	in	r0, 0x3f	; 63
     aae:	f8 94       	cli
     ab0:	de bf       	out	0x3e, r29	; 62
     ab2:	0f be       	out	0x3f, r0	; 63
     ab4:	cd bf       	out	0x3d, r28	; 61
     ab6:	df 91       	pop	r29
     ab8:	cf 91       	pop	r28
     aba:	08 95       	ret

00000abc <game_play>:

void game_play() {
     abc:	cf 92       	push	r12
     abe:	df 92       	push	r13
     ac0:	ef 92       	push	r14
     ac2:	ff 92       	push	r15
     ac4:	cf 93       	push	r28
     ac6:	df 93       	push	r29
	IR_detectGoal();
     ac8:	36 d0       	rcall	.+108    	; 0xb36 <IR_detectGoal>
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     aca:	60 91 8b 03 	lds	r22, 0x038B	; 0x80038b <numOf5ms>
     ace:	70 91 8c 03 	lds	r23, 0x038C	; 0x80038c <numOf5ms+0x1>
     ad2:	07 2e       	mov	r0, r23
     ad4:	00 0c       	add	r0, r0
     ad6:	88 0b       	sbc	r24, r24
     ad8:	99 0b       	sbc	r25, r25
     ada:	8f d5       	rcall	.+2846   	; 0x15fa <__floatsisf>
     adc:	2d ec       	ldi	r18, 0xCD	; 205
     ade:	3c ec       	ldi	r19, 0xCC	; 204
     ae0:	4c e4       	ldi	r20, 0x4C	; 76
     ae2:	5d e3       	ldi	r21, 0x3D	; 61
     ae4:	6a d6       	rcall	.+3284   	; 0x17ba <__mulsf3>
     ae6:	5b d5       	rcall	.+2742   	; 0x159e <__fixunssfsi>
     ae8:	60 93 95 03 	sts	0x0395, r22	; 0x800395 <gameData+0x2>
	float timeFloat = gameData.playtime;
	if (!(numOf5ms*TIMER3_SECONDS > timeFloat)) {
     aec:	c0 91 8b 03 	lds	r28, 0x038B	; 0x80038b <numOf5ms>
     af0:	d0 91 8c 03 	lds	r29, 0x038C	; 0x80038c <numOf5ms+0x1>
     af4:	70 e0       	ldi	r23, 0x00	; 0
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	7d d5       	rcall	.+2810   	; 0x15f6 <__floatunsisf>
     afc:	6b 01       	movw	r12, r22
     afe:	7c 01       	movw	r14, r24
     b00:	be 01       	movw	r22, r28
     b02:	dd 0f       	add	r29, r29
     b04:	88 0b       	sbc	r24, r24
     b06:	99 0b       	sbc	r25, r25
     b08:	78 d5       	rcall	.+2800   	; 0x15fa <__floatsisf>
     b0a:	2d ec       	ldi	r18, 0xCD	; 205
     b0c:	3c ec       	ldi	r19, 0xCC	; 204
     b0e:	4c e4       	ldi	r20, 0x4C	; 76
     b10:	5d e3       	ldi	r21, 0x3D	; 61
     b12:	53 d6       	rcall	.+3238   	; 0x17ba <__mulsf3>
     b14:	9b 01       	movw	r18, r22
     b16:	ac 01       	movw	r20, r24
     b18:	c7 01       	movw	r24, r14
     b1a:	b6 01       	movw	r22, r12
     b1c:	cf d4       	rcall	.+2462   	; 0x14bc <__cmpsf2>
     b1e:	88 23       	and	r24, r24
		cli();
     b20:	1c f0       	brlt	.+6      	; 0xb28 <game_play+0x6c>
		game_sendGameData();
     b22:	f8 94       	cli
     b24:	a9 df       	rcall	.-174    	; 0xa78 <game_sendGameData>
		sei();
     b26:	78 94       	sei
	}

}
     b28:	df 91       	pop	r29
     b2a:	cf 91       	pop	r28
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	cf 90       	pop	r12
     b34:	08 95       	ret

00000b36 <IR_detectGoal>:
#include "game.h"
#define F_CPU 16000000

#include <avr/delay.h>

void IR_detectGoal() {
     b36:	cf 93       	push	r28
     b38:	df 93       	push	r29
	int temp5ms = numOf5ms;
     b3a:	c0 91 8b 03 	lds	r28, 0x038B	; 0x80038b <numOf5ms>
     b3e:	d0 91 8c 03 	lds	r29, 0x038C	; 0x80038c <numOf5ms+0x1>
	uint16_t adc_value = ADC_read();
     b42:	a3 de       	rcall	.-698    	; 0x88a <ADC_read>
	
	if (adc_value < 50) {
     b44:	c2 97       	sbiw	r24, 0x32	; 50
     b46:	a0 f4       	brcc	.+40     	; 0xb70 <IR_detectGoal+0x3a>
		if (gameData.score != 0) {
     b48:	80 91 93 03 	lds	r24, 0x0393	; 0x800393 <gameData>
     b4c:	88 23       	and	r24, r24
     b4e:	a9 f0       	breq	.+42     	; 0xb7a <IR_detectGoal+0x44>
			gameData.score--;
     b50:	81 50       	subi	r24, 0x01	; 1
     b52:	80 93 93 03 	sts	0x0393, r24	; 0x800393 <gameData>
     b56:	11 c0       	rjmp	.+34     	; 0xb7a <IR_detectGoal+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b58:	2f ef       	ldi	r18, 0xFF	; 255
     b5a:	87 ea       	ldi	r24, 0xA7	; 167
     b5c:	91 e6       	ldi	r25, 0x61	; 97
     b5e:	21 50       	subi	r18, 0x01	; 1
     b60:	80 40       	sbci	r24, 0x00	; 0
     b62:	90 40       	sbci	r25, 0x00	; 0
     b64:	e1 f7       	brne	.-8      	; 0xb5e <IR_detectGoal+0x28>
     b66:	00 c0       	rjmp	.+0      	; 0xb68 <IR_detectGoal+0x32>
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
			_delay_ms(2000);
			adc_value = ADC_read();
     b68:	00 00       	nop
     b6a:	8f de       	rcall	.-738    	; 0x88a <ADC_read>
		}
		
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
     b6c:	c2 97       	sbiw	r24, 0x32	; 50
     b6e:	a0 f3       	brcs	.-24     	; 0xb58 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
     b70:	d0 93 8c 03 	sts	0x038C, r29	; 0x80038c <numOf5ms+0x1>
     b74:	c0 93 8b 03 	sts	0x038B, r28	; 0x80038b <numOf5ms>
	if (adc_value < 50) {
		if (gameData.score != 0) {
			gameData.score--;
		}
		
		game_sendGameData();
     b78:	02 c0       	rjmp	.+4      	; 0xb7e <IR_detectGoal+0x48>
     b7a:	7e df       	rcall	.-260    	; 0xa78 <game_sendGameData>
     b7c:	ed cf       	rjmp	.-38     	; 0xb58 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
}
     b7e:	df 91       	pop	r29
     b80:	cf 91       	pop	r28
     b82:	08 95       	ret

00000b84 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     b84:	60 91 87 03 	lds	r22, 0x0387	; 0x800387 <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     b88:	06 2e       	mov	r0, r22
     b8a:	00 0c       	add	r0, r0
     b8c:	77 0b       	sbc	r23, r23
     b8e:	88 0b       	sbc	r24, r24
     b90:	99 0b       	sbc	r25, r25
     b92:	33 d5       	rcall	.+2662   	; 0x15fa <__floatsisf>
     b94:	20 e0       	ldi	r18, 0x00	; 0
     b96:	30 e0       	ldi	r19, 0x00	; 0
     b98:	48 ec       	ldi	r20, 0xC8	; 200
     b9a:	52 e4       	ldi	r21, 0x42	; 66
     b9c:	c9 d3       	rcall	.+1938   	; 0x1330 <__addsf3>
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	48 e4       	ldi	r20, 0x48	; 72
     ba4:	53 e4       	ldi	r21, 0x43	; 67
     ba6:	8e d4       	rcall	.+2332   	; 0x14c4 <__divsf3>
     ba8:	29 e9       	ldi	r18, 0x99	; 153
     baa:	39 e9       	ldi	r19, 0x99	; 153
     bac:	49 e9       	ldi	r20, 0x99	; 153
     bae:	5f e3       	ldi	r21, 0x3F	; 63
     bb0:	04 d6       	rcall	.+3080   	; 0x17ba <__mulsf3>
     bb2:	26 e6       	ldi	r18, 0x66	; 102
     bb4:	36 e6       	ldi	r19, 0x66	; 102
     bb6:	46 e6       	ldi	r20, 0x66	; 102
     bb8:	5f e3       	ldi	r21, 0x3F	; 63
     bba:	ba d3       	rcall	.+1908   	; 0x1330 <__addsf3>
     bbc:	9b 01       	movw	r18, r22
     bbe:	ac 01       	movw	r20, r24
     bc0:	60 e0       	ldi	r22, 0x00	; 0
     bc2:	70 e0       	ldi	r23, 0x00	; 0
     bc4:	80 e4       	ldi	r24, 0x40	; 64
     bc6:	90 e4       	ldi	r25, 0x40	; 64
     bc8:	b2 d3       	rcall	.+1892   	; 0x132e <__subsf3>
     bca:	27 c2       	rjmp	.+1102   	; 0x101a <pwm_setPulseWidth>
     bcc:	08 95       	ret

00000bce <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     bce:	e2 e0       	ldi	r30, 0x02	; 2
     bd0:	f1 e0       	ldi	r31, 0x01	; 1
     bd2:	80 81       	ld	r24, Z
     bd4:	80 61       	ori	r24, 0x10	; 16
     bd6:	80 83       	st	Z, r24
     bd8:	08 95       	ret

00000bda <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     bda:	88 23       	and	r24, r24
     bdc:	31 f0       	breq	.+12     	; 0xbea <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     bde:	e2 e0       	ldi	r30, 0x02	; 2
     be0:	f1 e0       	ldi	r31, 0x01	; 1
     be2:	80 81       	ld	r24, Z
     be4:	82 60       	ori	r24, 0x02	; 2
     be6:	80 83       	st	Z, r24
     be8:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     bea:	e2 e0       	ldi	r30, 0x02	; 2
     bec:	f1 e0       	ldi	r31, 0x01	; 1
     bee:	80 81       	ld	r24, Z
     bf0:	8d 7f       	andi	r24, 0xFD	; 253
     bf2:	80 83       	st	Z, r24
     bf4:	08 95       	ret

00000bf6 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     bf6:	cf 93       	push	r28
     bf8:	df 93       	push	r29
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <motor_setSpeed+0x6>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     c00:	90 e5       	ldi	r25, 0x50	; 80
     c02:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     c04:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     c06:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     c08:	63 e0       	ldi	r22, 0x03	; 3
     c0a:	ce 01       	movw	r24, r28
     c0c:	01 96       	adiw	r24, 0x01	; 1
     c0e:	bc d2       	rcall	.+1400   	; 0x1188 <TWI_Start_Transceiver_With_Data>
}
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	0f 90       	pop	r0
     c16:	df 91       	pop	r29
     c18:	cf 91       	pop	r28
     c1a:	08 95       	ret

00000c1c <motor_control>:

void motor_control() {
     c1c:	4f 92       	push	r4
     c1e:	5f 92       	push	r5
     c20:	6f 92       	push	r6
     c22:	7f 92       	push	r7
     c24:	8f 92       	push	r8
     c26:	9f 92       	push	r9
     c28:	af 92       	push	r10
     c2a:	bf 92       	push	r11
     c2c:	cf 92       	push	r12
     c2e:	df 92       	push	r13
     c30:	ef 92       	push	r14
     c32:	ff 92       	push	r15
     c34:	cf 93       	push	r28
     c36:	df 93       	push	r29
     c38:	00 d0       	rcall	.+0      	; 0xc3a <motor_control+0x1e>
     c3a:	1f 92       	push	r1
     c3c:	cd b7       	in	r28, 0x3d	; 61
     c3e:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     c40:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <slider_pos+0x4>
     c44:	90 91 9c 03 	lds	r25, 0x039C	; 0x80039c <slider_pos+0x5>
     c48:	a0 91 9d 03 	lds	r26, 0x039D	; 0x80039d <slider_pos+0x6>
     c4c:	b0 91 9e 03 	lds	r27, 0x039E	; 0x80039e <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     c50:	20 91 8d 03 	lds	r18, 0x038D	; 0x80038d <converted_encoderValue>
     c54:	30 91 8e 03 	lds	r19, 0x038E	; 0x80038e <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     c58:	bc 01       	movw	r22, r24
     c5a:	62 1b       	sub	r22, r18
     c5c:	73 0b       	sbc	r23, r19
     c5e:	07 2e       	mov	r0, r23
     c60:	00 0c       	add	r0, r0
     c62:	88 0b       	sbc	r24, r24
     c64:	99 0b       	sbc	r25, r25
     c66:	c9 d4       	rcall	.+2450   	; 0x15fa <__floatsisf>
     c68:	6b 01       	movw	r12, r22
     c6a:	7c 01       	movw	r14, r24
     c6c:	2d ec       	ldi	r18, 0xCD	; 205
     c6e:	3c ec       	ldi	r19, 0xCC	; 204
     c70:	4c e4       	ldi	r20, 0x4C	; 76
     c72:	5d e3       	ldi	r21, 0x3D	; 61
     c74:	a2 d5       	rcall	.+2884   	; 0x17ba <__mulsf3>
     c76:	20 91 aa 03 	lds	r18, 0x03AA	; 0x8003aa <summed_error>
     c7a:	30 91 ab 03 	lds	r19, 0x03AB	; 0x8003ab <summed_error+0x1>
     c7e:	40 91 ac 03 	lds	r20, 0x03AC	; 0x8003ac <summed_error+0x2>
     c82:	50 91 ad 03 	lds	r21, 0x03AD	; 0x8003ad <summed_error+0x3>
     c86:	54 d3       	rcall	.+1704   	; 0x1330 <__addsf3>
     c88:	4b 01       	movw	r8, r22
     c8a:	5c 01       	movw	r10, r24
     c8c:	60 93 aa 03 	sts	0x03AA, r22	; 0x8003aa <summed_error>
     c90:	70 93 ab 03 	sts	0x03AB, r23	; 0x8003ab <summed_error+0x1>
     c94:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <summed_error+0x2>
     c98:	90 93 ad 03 	sts	0x03AD, r25	; 0x8003ad <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     c9c:	20 91 ae 03 	lds	r18, 0x03AE	; 0x8003ae <prev_error>
     ca0:	30 91 af 03 	lds	r19, 0x03AF	; 0x8003af <prev_error+0x1>
     ca4:	40 91 b0 03 	lds	r20, 0x03B0	; 0x8003b0 <prev_error+0x2>
     ca8:	50 91 b1 03 	lds	r21, 0x03B1	; 0x8003b1 <prev_error+0x3>
     cac:	c7 01       	movw	r24, r14
     cae:	b6 01       	movw	r22, r12
     cb0:	3e d3       	rcall	.+1660   	; 0x132e <__subsf3>
     cb2:	2d ec       	ldi	r18, 0xCD	; 205
     cb4:	3c ec       	ldi	r19, 0xCC	; 204
     cb6:	4c e4       	ldi	r20, 0x4C	; 76
     cb8:	5d e3       	ldi	r21, 0x3D	; 61
     cba:	04 d4       	rcall	.+2056   	; 0x14c4 <__divsf3>
     cbc:	69 83       	std	Y+1, r22	; 0x01
     cbe:	7a 83       	std	Y+2, r23	; 0x02
     cc0:	8b 83       	std	Y+3, r24	; 0x03
     cc2:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     cc4:	c0 92 ae 03 	sts	0x03AE, r12	; 0x8003ae <prev_error>
     cc8:	d0 92 af 03 	sts	0x03AF, r13	; 0x8003af <prev_error+0x1>
     ccc:	e0 92 b0 03 	sts	0x03B0, r14	; 0x8003b0 <prev_error+0x2>
     cd0:	f0 92 b1 03 	sts	0x03B1, r15	; 0x8003b1 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     cd4:	20 e0       	ldi	r18, 0x00	; 0
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	40 e0       	ldi	r20, 0x00	; 0
     cda:	5f e3       	ldi	r21, 0x3F	; 63
     cdc:	c7 01       	movw	r24, r14
     cde:	b6 01       	movw	r22, r12
     ce0:	6c d5       	rcall	.+2776   	; 0x17ba <__mulsf3>
     ce2:	2b 01       	movw	r4, r22
     ce4:	3c 01       	movw	r6, r24
     ce6:	2d ec       	ldi	r18, 0xCD	; 205
     ce8:	3c ec       	ldi	r19, 0xCC	; 204
     cea:	4c e4       	ldi	r20, 0x4C	; 76
     cec:	5f e3       	ldi	r21, 0x3F	; 63
     cee:	c5 01       	movw	r24, r10
     cf0:	b4 01       	movw	r22, r8
     cf2:	63 d5       	rcall	.+2758   	; 0x17ba <__mulsf3>
     cf4:	9b 01       	movw	r18, r22
     cf6:	ac 01       	movw	r20, r24
     cf8:	c3 01       	movw	r24, r6
     cfa:	b2 01       	movw	r22, r4
     cfc:	19 d3       	rcall	.+1586   	; 0x1330 <__addsf3>
     cfe:	4b 01       	movw	r8, r22
     d00:	5c 01       	movw	r10, r24
     d02:	2f e8       	ldi	r18, 0x8F	; 143
     d04:	32 ec       	ldi	r19, 0xC2	; 194
     d06:	45 e7       	ldi	r20, 0x75	; 117
     d08:	5d e3       	ldi	r21, 0x3D	; 61
     d0a:	69 81       	ldd	r22, Y+1	; 0x01
     d0c:	7a 81       	ldd	r23, Y+2	; 0x02
     d0e:	8b 81       	ldd	r24, Y+3	; 0x03
     d10:	9c 81       	ldd	r25, Y+4	; 0x04
     d12:	53 d5       	rcall	.+2726   	; 0x17ba <__mulsf3>
     d14:	9b 01       	movw	r18, r22
     d16:	ac 01       	movw	r20, r24
     d18:	c5 01       	movw	r24, r10
     d1a:	b4 01       	movw	r22, r8
     d1c:	09 d3       	rcall	.+1554   	; 0x1330 <__addsf3>
     d1e:	3a d4       	rcall	.+2164   	; 0x1594 <__fixsfsi>
     d20:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     d22:	5c 01       	movw	r10, r24
     d24:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     d26:	17 06       	cpc	r1, r23
     d28:	64 f4       	brge	.+24     	; 0xd42 <motor_control+0x126>
		u = (u*255)/100;
     d2a:	81 e0       	ldi	r24, 0x01	; 1
     d2c:	56 df       	rcall	.-340    	; 0xbda <motor_setDirection>
     d2e:	2f ef       	ldi	r18, 0xFF	; 255
     d30:	28 9d       	mul	r18, r8
     d32:	c0 01       	movw	r24, r0
     d34:	29 9d       	mul	r18, r9
     d36:	90 0d       	add	r25, r0
     d38:	11 24       	eor	r1, r1
     d3a:	64 e6       	ldi	r22, 0x64	; 100
     d3c:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     d3e:	a3 d5       	rcall	.+2886   	; 0x1886 <__divmodhi4>
     d40:	0c c0       	rjmp	.+24     	; 0xd5a <motor_control+0x13e>
     d42:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     d44:	4a df       	rcall	.-364    	; 0xbda <motor_setDirection>
     d46:	21 e0       	ldi	r18, 0x01	; 1
     d48:	28 9d       	mul	r18, r8
     d4a:	c0 01       	movw	r24, r0
     d4c:	29 9d       	mul	r18, r9
     d4e:	90 0d       	add	r25, r0
     d50:	98 19       	sub	r25, r8
     d52:	11 24       	eor	r1, r1
     d54:	64 e6       	ldi	r22, 0x64	; 100
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	96 d5       	rcall	.+2860   	; 0x1886 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     d5a:	cb 01       	movw	r24, r22

	if (u>255) {
     d5c:	49 96       	adiw	r24, 0x19	; 25
     d5e:	8f 3f       	cpi	r24, 0xFF	; 255
     d60:	91 05       	cpc	r25, r1
     d62:	b1 f0       	breq	.+44     	; 0xd90 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     d64:	ac f0       	brlt	.+42     	; 0xd90 <motor_control+0x174>
     d66:	a7 01       	movw	r20, r14
     d68:	96 01       	movw	r18, r12
     d6a:	60 91 aa 03 	lds	r22, 0x03AA	; 0x8003aa <summed_error>
     d6e:	70 91 ab 03 	lds	r23, 0x03AB	; 0x8003ab <summed_error+0x1>
     d72:	80 91 ac 03 	lds	r24, 0x03AC	; 0x8003ac <summed_error+0x2>
     d76:	90 91 ad 03 	lds	r25, 0x03AD	; 0x8003ad <summed_error+0x3>
     d7a:	d9 d2       	rcall	.+1458   	; 0x132e <__subsf3>
     d7c:	60 93 aa 03 	sts	0x03AA, r22	; 0x8003aa <summed_error>
     d80:	70 93 ab 03 	sts	0x03AB, r23	; 0x8003ab <summed_error+0x1>
     d84:	80 93 ac 03 	sts	0x03AC, r24	; 0x8003ac <summed_error+0x2>
     d88:	90 93 ad 03 	sts	0x03AD, r25	; 0x8003ad <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     d8c:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	32 df       	rcall	.-412    	; 0xbf6 <motor_setSpeed>
	
	

}
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	0f 90       	pop	r0
     d98:	0f 90       	pop	r0
     d9a:	df 91       	pop	r29
     d9c:	cf 91       	pop	r28
     d9e:	ff 90       	pop	r15
     da0:	ef 90       	pop	r14
     da2:	df 90       	pop	r13
     da4:	cf 90       	pop	r12
     da6:	bf 90       	pop	r11
     da8:	af 90       	pop	r10
     daa:	9f 90       	pop	r9
     dac:	8f 90       	pop	r8
     dae:	7f 90       	pop	r7
     db0:	6f 90       	pop	r6
     db2:	5f 90       	pop	r5
     db4:	4f 90       	pop	r4
     db6:	08 95       	ret

00000db8 <motor_moveUntilEdge>:

void motor_moveUntilEdge(uint8_t dir) {
     db8:	8f 92       	push	r8
     dba:	9f 92       	push	r9
     dbc:	af 92       	push	r10
     dbe:	bf 92       	push	r11
     dc0:	cf 92       	push	r12
     dc2:	df 92       	push	r13
     dc4:	ef 92       	push	r14
     dc6:	ff 92       	push	r15
     dc8:	cf 93       	push	r28
     dca:	df 93       	push	r29
	motor_setDirection(dir);
     dcc:	06 df       	rcall	.-500    	; 0xbda <motor_setDirection>
	printf("In start of calibration");
     dce:	81 e0       	ldi	r24, 0x01	; 1
     dd0:	93 e0       	ldi	r25, 0x03	; 3
     dd2:	9f 93       	push	r25
     dd4:	8f 93       	push	r24
     dd6:	1d d6       	rcall	.+3130   	; 0x1a12 <printf>
     dd8:	2f ef       	ldi	r18, 0xFF	; 255
     dda:	39 e6       	ldi	r19, 0x69	; 105
     ddc:	48 e1       	ldi	r20, 0x18	; 24
     dde:	21 50       	subi	r18, 0x01	; 1
     de0:	30 40       	sbci	r19, 0x00	; 0
     de2:	40 40       	sbci	r20, 0x00	; 0
     de4:	e1 f7       	brne	.-8      	; 0xdde <motor_moveUntilEdge+0x26>
     de6:	00 c0       	rjmp	.+0      	; 0xde8 <motor_moveUntilEdge+0x30>
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     de8:	00 00       	nop
     dea:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     dec:	04 df       	rcall	.-504    	; 0xbf6 <motor_setSpeed>
     dee:	ef de       	rcall	.-546    	; 0xbce <motor_enable>

	printf("After");
     df0:	89 e1       	ldi	r24, 0x19	; 25
     df2:	93 e0       	ldi	r25, 0x03	; 3
     df4:	9f 93       	push	r25
     df6:	8f 93       	push	r24
     df8:	0c d6       	rcall	.+3096   	; 0x1a12 <printf>
     dfa:	8f ef       	ldi	r24, 0xFF	; 255
     dfc:	91 ee       	ldi	r25, 0xE1	; 225
     dfe:	24 e0       	ldi	r18, 0x04	; 4
     e00:	81 50       	subi	r24, 0x01	; 1
     e02:	90 40       	sbci	r25, 0x00	; 0
     e04:	20 40       	sbci	r18, 0x00	; 0
     e06:	e1 f7       	brne	.-8      	; 0xe00 <motor_moveUntilEdge+0x48>
     e08:	00 c0       	rjmp	.+0      	; 0xe0a <motor_moveUntilEdge+0x52>
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
     e0a:	00 00       	nop
     e0c:	8f e1       	ldi	r24, 0x1F	; 31
     e0e:	93 e0       	ldi	r25, 0x03	; 3
     e10:	9f 93       	push	r25
     e12:	8f 93       	push	r24
     e14:	fe d5       	rcall	.+3068   	; 0x1a12 <printf>
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	0f 90       	pop	r0
     e1c:	0f 90       	pop	r0
     e1e:	0f 90       	pop	r0
     e20:	0f 90       	pop	r0
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     e22:	c1 2c       	mov	r12, r1
     e24:	d1 2c       	mov	r13, r1
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
     e26:	76 01       	movw	r14, r12
     e28:	4a e0       	ldi	r20, 0x0A	; 10
     e2a:	50 e0       	ldi	r21, 0x00	; 0
     e2c:	60 e0       	ldi	r22, 0x00	; 0
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e2e:	70 e0       	ldi	r23, 0x00	; 0
		prev_encoder = current_encoder;
		encoder_readValues();
     e30:	16 c0       	rjmp	.+44     	; 0xe5e <motor_moveUntilEdge+0xa6>
     e32:	b5 dd       	rcall	.-1174   	; 0x99e <encoder_readValues>
		current_encoder = encoder_value;
     e34:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <encoder_value>
     e38:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <encoder_value+0x1>
     e3c:	09 2e       	mov	r0, r25
     e3e:	00 0c       	add	r0, r0
     e40:	aa 0b       	sbc	r26, r26
     e42:	bb 0b       	sbc	r27, r27
     e44:	3f ef       	ldi	r19, 0xFF	; 255
     e46:	43 ed       	ldi	r20, 0xD3	; 211
     e48:	20 e3       	ldi	r18, 0x30	; 48
     e4a:	31 50       	subi	r19, 0x01	; 1
     e4c:	40 40       	sbci	r20, 0x00	; 0
     e4e:	20 40       	sbci	r18, 0x00	; 0
     e50:	e1 f7       	brne	.-8      	; 0xe4a <motor_moveUntilEdge+0x92>
     e52:	00 c0       	rjmp	.+0      	; 0xe54 <motor_moveUntilEdge+0x9c>
     e54:	00 00       	nop
     e56:	b7 01       	movw	r22, r14
     e58:	a6 01       	movw	r20, r12
     e5a:	6c 01       	movw	r12, r24
     e5c:	7d 01       	movw	r14, r26
	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e5e:	d7 01       	movw	r26, r14
     e60:	c6 01       	movw	r24, r12
     e62:	84 1b       	sub	r24, r20
     e64:	95 0b       	sbc	r25, r21
     e66:	a6 0b       	sbc	r26, r22
     e68:	b7 0b       	sbc	r27, r23
     e6a:	18 16       	cp	r1, r24
     e6c:	19 06       	cpc	r1, r25
     e6e:	1a 06       	cpc	r1, r26
     e70:	1b 06       	cpc	r1, r27
     e72:	fc f2       	brlt	.-66     	; 0xe32 <motor_moveUntilEdge+0x7a>
     e74:	4c 19       	sub	r20, r12
     e76:	5d 09       	sbc	r21, r13
     e78:	6e 09       	sbc	r22, r14
     e7a:	7f 09       	sbc	r23, r15
     e7c:	14 16       	cp	r1, r20
     e7e:	15 06       	cpc	r1, r21
     e80:	16 06       	cpc	r1, r22
		encoder_readValues();
		current_encoder = encoder_value;
		_delay_ms(1000);
	}
	
	printf("finish loop");
     e82:	17 06       	cpc	r1, r23
     e84:	b4 f2       	brlt	.-84     	; 0xe32 <motor_moveUntilEdge+0x7a>
     e86:	8b e2       	ldi	r24, 0x2B	; 43
     e88:	93 e0       	ldi	r25, 0x03	; 3
     e8a:	9f 93       	push	r25

	encoder_init();
     e8c:	8f 93       	push	r24
     e8e:	c1 d5       	rcall	.+2946   	; 0x1a12 <printf>
	
	motor_setDirection(1);
     e90:	1c dd       	rcall	.-1480   	; 0x8ca <encoder_init>
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	a2 de       	rcall	.-700    	; 0xbda <motor_setDirection>
	prev_encoder = current_encoder+1;
     e96:	d7 01       	movw	r26, r14
     e98:	c6 01       	movw	r24, r12
     e9a:	01 96       	adiw	r24, 0x01	; 1
     e9c:	a1 1d       	adc	r26, r1
     e9e:	b1 1d       	adc	r27, r1
     ea0:	3f ef       	ldi	r19, 0xFF	; 255
     ea2:	43 ed       	ldi	r20, 0xD3	; 211
     ea4:	20 e3       	ldi	r18, 0x30	; 48
     ea6:	31 50       	subi	r19, 0x01	; 1
     ea8:	40 40       	sbci	r20, 0x00	; 0
     eaa:	20 40       	sbci	r18, 0x00	; 0
     eac:	e1 f7       	brne	.-8      	; 0xea6 <motor_moveUntilEdge+0xee>
     eae:	00 c0       	rjmp	.+0      	; 0xeb0 <motor_moveUntilEdge+0xf8>
     eb0:	00 00       	nop
     eb2:	0f 90       	pop	r0
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
		current_encoder = encoder_value;
		printf("%i", encoder_value);
     eb4:	0f 90       	pop	r0
     eb6:	c7 e3       	ldi	r28, 0x37	; 55
     eb8:	d3 e0       	ldi	r29, 0x03	; 3
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     eba:	23 c0       	rjmp	.+70     	; 0xf02 <motor_moveUntilEdge+0x14a>
     ebc:	70 dd       	rcall	.-1312   	; 0x99e <encoder_readValues>
		current_encoder = encoder_value;
     ebe:	80 90 85 03 	lds	r8, 0x0385	; 0x800385 <encoder_value>
     ec2:	90 90 86 03 	lds	r9, 0x0386	; 0x800386 <encoder_value+0x1>
     ec6:	09 2c       	mov	r0, r9
     ec8:	00 0c       	add	r0, r0
     eca:	aa 08       	sbc	r10, r10
		printf("%i", encoder_value);
     ecc:	bb 08       	sbc	r11, r11
     ece:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <encoder_value>
     ed2:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <encoder_value+0x1>
     ed6:	9f 93       	push	r25
     ed8:	8f 93       	push	r24
     eda:	df 93       	push	r29
     edc:	cf 93       	push	r28
     ede:	99 d5       	rcall	.+2866   	; 0x1a12 <printf>
     ee0:	8f ef       	ldi	r24, 0xFF	; 255
     ee2:	93 ed       	ldi	r25, 0xD3	; 211
     ee4:	20 e3       	ldi	r18, 0x30	; 48
     ee6:	81 50       	subi	r24, 0x01	; 1
     ee8:	90 40       	sbci	r25, 0x00	; 0
     eea:	20 40       	sbci	r18, 0x00	; 0
     eec:	e1 f7       	brne	.-8      	; 0xee6 <motor_moveUntilEdge+0x12e>
     eee:	00 c0       	rjmp	.+0      	; 0xef0 <motor_moveUntilEdge+0x138>
     ef0:	00 00       	nop
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     ef2:	d7 01       	movw	r26, r14
     ef4:	c6 01       	movw	r24, r12
     ef6:	0f 90       	pop	r0
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
		encoder_readValues();
		current_encoder = encoder_value;
     efe:	75 01       	movw	r14, r10
     f00:	64 01       	movw	r12, r8
	encoder_init();
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     f02:	b7 01       	movw	r22, r14
     f04:	a6 01       	movw	r20, r12
     f06:	48 1b       	sub	r20, r24
     f08:	59 0b       	sbc	r21, r25
     f0a:	6a 0b       	sbc	r22, r26
     f0c:	7b 0b       	sbc	r23, r27
     f0e:	14 16       	cp	r1, r20
     f10:	15 06       	cpc	r1, r21
     f12:	16 06       	cpc	r1, r22
     f14:	17 06       	cpc	r1, r23
     f16:	94 f2       	brlt	.-92     	; 0xebc <motor_moveUntilEdge+0x104>
     f18:	8c 19       	sub	r24, r12
     f1a:	9d 09       	sbc	r25, r13
     f1c:	ae 09       	sbc	r26, r14
     f1e:	bf 09       	sbc	r27, r15
     f20:	18 16       	cp	r1, r24
     f22:	19 06       	cpc	r1, r25
     f24:	1a 06       	cpc	r1, r26
     f26:	1b 06       	cpc	r1, r27
		current_encoder = encoder_value;
		printf("%i", encoder_value);
		_delay_ms(1000);
	}
	
	encoder_readValues();
     f28:	4c f2       	brlt	.-110    	; 0xebc <motor_moveUntilEdge+0x104>
     f2a:	39 dd       	rcall	.-1422   	; 0x99e <encoder_readValues>
     f2c:	3f ef       	ldi	r19, 0xFF	; 255
     f2e:	40 e7       	ldi	r20, 0x70	; 112
     f30:	82 e0       	ldi	r24, 0x02	; 2
     f32:	31 50       	subi	r19, 0x01	; 1
     f34:	40 40       	sbci	r20, 0x00	; 0
     f36:	80 40       	sbci	r24, 0x00	; 0
     f38:	e1 f7       	brne	.-8      	; 0xf32 <motor_moveUntilEdge+0x17a>
     f3a:	00 c0       	rjmp	.+0      	; 0xf3c <motor_moveUntilEdge+0x184>
     f3c:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     f3e:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <encoder_value>
     f42:	90 91 86 03 	lds	r25, 0x0386	; 0x800386 <encoder_value+0x1>
     f46:	90 93 92 03 	sts	0x0392, r25	; 0x800392 <encoder_maxValue+0x1>
     f4a:	80 93 91 03 	sts	0x0391, r24	; 0x800391 <encoder_maxValue>
	printf("encoder_max_Value:%i\n\r ", encoder_maxValue);
     f4e:	80 91 91 03 	lds	r24, 0x0391	; 0x800391 <encoder_maxValue>
     f52:	90 91 92 03 	lds	r25, 0x0392	; 0x800392 <encoder_maxValue+0x1>
     f56:	9f 93       	push	r25
     f58:	8f 93       	push	r24
     f5a:	8a e3       	ldi	r24, 0x3A	; 58
     f5c:	93 e0       	ldi	r25, 0x03	; 3
     f5e:	9f 93       	push	r25
     f60:	8f 93       	push	r24
     f62:	57 d5       	rcall	.+2734   	; 0x1a12 <printf>
	//motor_disable();
	//_delay_ms(50000);

     f64:	0f 90       	pop	r0
     f66:	0f 90       	pop	r0
     f68:	0f 90       	pop	r0
     f6a:	0f 90       	pop	r0
     f6c:	df 91       	pop	r29
     f6e:	cf 91       	pop	r28
     f70:	ff 90       	pop	r15
     f72:	ef 90       	pop	r14
     f74:	df 90       	pop	r13
     f76:	cf 90       	pop	r12
     f78:	bf 90       	pop	r11
     f7a:	af 90       	pop	r10
     f7c:	9f 90       	pop	r9
     f7e:	8f 90       	pop	r8
     f80:	08 95       	ret

00000f82 <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     f82:	e1 e0       	ldi	r30, 0x01	; 1
     f84:	f1 e0       	ldi	r31, 0x01	; 1
     f86:	80 81       	ld	r24, Z
     f88:	82 60       	ori	r24, 0x02	; 2
     f8a:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     f8c:	80 81       	ld	r24, Z
     f8e:	80 61       	ori	r24, 0x10	; 16
     f90:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     f92:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <summed_error>
     f96:	10 92 ab 03 	sts	0x03AB, r1	; 0x8003ab <summed_error+0x1>
     f9a:	10 92 ac 03 	sts	0x03AC, r1	; 0x8003ac <summed_error+0x2>
     f9e:	10 92 ad 03 	sts	0x03AD, r1	; 0x8003ad <summed_error+0x3>
	prev_error = 0;
     fa2:	10 92 ae 03 	sts	0x03AE, r1	; 0x8003ae <prev_error>
     fa6:	10 92 af 03 	sts	0x03AF, r1	; 0x8003af <prev_error+0x1>
     faa:	10 92 b0 03 	sts	0x03B0, r1	; 0x8003b0 <prev_error+0x2>
     fae:	10 92 b1 03 	sts	0x03B1, r1	; 0x8003b1 <prev_error+0x3>
     fb2:	2f ef       	ldi	r18, 0xFF	; 255
     fb4:	89 e6       	ldi	r24, 0x69	; 105
     fb6:	98 e1       	ldi	r25, 0x18	; 24
     fb8:	21 50       	subi	r18, 0x01	; 1
     fba:	80 40       	sbci	r24, 0x00	; 0
     fbc:	90 40       	sbci	r25, 0x00	; 0
     fbe:	e1 f7       	brne	.-8      	; 0xfb8 <motor_init+0x36>
     fc0:	00 c0       	rjmp	.+0      	; 0xfc2 <motor_init+0x40>
     fc2:	00 00       	nop
	_delay_ms(500);
	printf("Start moving");
     fc4:	82 e5       	ldi	r24, 0x52	; 82
     fc6:	93 e0       	ldi	r25, 0x03	; 3
     fc8:	9f 93       	push	r25
     fca:	8f 93       	push	r24
     fcc:	22 d5       	rcall	.+2628   	; 0x1a12 <printf>
	motor_moveUntilEdge(0);
     fce:	80 e0       	ldi	r24, 0x00	; 0
     fd0:	f3 de       	rcall	.-538    	; 0xdb8 <motor_moveUntilEdge>
	
}
     fd2:	0f 90       	pop	r0
     fd4:	0f 90       	pop	r0
     fd6:	08 95       	ret

00000fd8 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     fd8:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     fda:	e1 e8       	ldi	r30, 0x81	; 129
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	88 7f       	andi	r24, 0xF8	; 248
     fe2:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     fe4:	80 81       	ld	r24, Z
     fe6:	82 60       	ori	r24, 0x02	; 2
     fe8:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     fea:	a0 e8       	ldi	r26, 0x80	; 128
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	8c 91       	ld	r24, X
     ff0:	82 60       	ori	r24, 0x02	; 2
     ff2:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     ff4:	80 81       	ld	r24, Z
     ff6:	88 61       	ori	r24, 0x18	; 24
     ff8:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     ffa:	8c 91       	ld	r24, X
     ffc:	80 68       	ori	r24, 0x80	; 128
     ffe:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
    1000:	80 e4       	ldi	r24, 0x40	; 64
    1002:	9c e9       	ldi	r25, 0x9C	; 156
    1004:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
    1008:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
    100c:	88 eb       	ldi	r24, 0xB8	; 184
    100e:	9b e0       	ldi	r25, 0x0B	; 11
    1010:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
    1014:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
    1018:	08 95       	ret

0000101a <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
    101a:	cf 92       	push	r12
    101c:	df 92       	push	r13
    101e:	ef 92       	push	r14
    1020:	ff 92       	push	r15
    1022:	6b 01       	movw	r12, r22
    1024:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
    1026:	26 e6       	ldi	r18, 0x66	; 102
    1028:	36 e6       	ldi	r19, 0x66	; 102
    102a:	46 e6       	ldi	r20, 0x66	; 102
    102c:	5f e3       	ldi	r21, 0x3F	; 63
    102e:	ba d3       	rcall	.+1908   	; 0x17a4 <__gesf2>
    1030:	88 23       	and	r24, r24
    1032:	d4 f0       	brlt	.+52     	; 0x1068 <pwm_setPulseWidth+0x4e>
    1034:	26 e6       	ldi	r18, 0x66	; 102
    1036:	36 e6       	ldi	r19, 0x66	; 102
    1038:	46 e0       	ldi	r20, 0x06	; 6
    103a:	50 e4       	ldi	r21, 0x40	; 64
    103c:	c7 01       	movw	r24, r14
    103e:	b6 01       	movw	r22, r12
    1040:	3d d2       	rcall	.+1146   	; 0x14bc <__cmpsf2>
    1042:	18 16       	cp	r1, r24
    1044:	8c f0       	brlt	.+34     	; 0x1068 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
    1046:	20 e0       	ldi	r18, 0x00	; 0
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	40 ea       	ldi	r20, 0xA0	; 160
    104c:	51 e4       	ldi	r21, 0x41	; 65
    104e:	c7 01       	movw	r24, r14
    1050:	b6 01       	movw	r22, r12
    1052:	38 d2       	rcall	.+1136   	; 0x14c4 <__divsf3>
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e4       	ldi	r19, 0x40	; 64
    1058:	4c e1       	ldi	r20, 0x1C	; 28
    105a:	57 e4       	ldi	r21, 0x47	; 71
    105c:	ae d3       	rcall	.+1884   	; 0x17ba <__mulsf3>
    105e:	9f d2       	rcall	.+1342   	; 0x159e <__fixunssfsi>
    1060:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
    1064:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
    1068:	ff 90       	pop	r15
    106a:	ef 90       	pop	r14
    106c:	df 90       	pop	r13
    106e:	cf 90       	pop	r12
    1070:	08 95       	ret

00001072 <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
    1072:	f8 94       	cli
	USART_init(MYUBRR);
    1074:	87 e6       	ldi	r24, 0x67	; 103
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	3f d1       	rcall	.+638    	; 0x12f8 <USART_init>
	//printf("finished uart setup2)");
	CAN_controller_init();
    107a:	a9 db       	rcall	.-2222   	; 0x7ce <CAN_controller_init>
	//printf("finished can setup");
	pwm_init();
    107c:	ad df       	rcall	.-166    	; 0xfd8 <pwm_init>
	//printf("finished pwm");
	ADC_init();
    107e:	ea db       	rcall	.-2092   	; 0x854 <ADC_init>
	//printf("Finished setup");
	timer_init();
    1080:	63 d0       	rcall	.+198    	; 0x1148 <timer_init>
	sleep_init();
    1082:	06 d0       	rcall	.+12     	; 0x1090 <sleep_init>
    1084:	77 d0       	rcall	.+238    	; 0x1174 <TWI_Master_Initialise>
	TWI_Master_Initialise();
    1086:	21 dc       	rcall	.-1982   	; 0x8ca <encoder_init>
    1088:	7c df       	rcall	.-264    	; 0xf82 <motor_init>
	encoder_init();
    108a:	19 d0       	rcall	.+50     	; 0x10be <solenoid_init>
    108c:	78 94       	sei
	motor_init();
    108e:	08 95       	ret

00001090 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
    1090:	83 b7       	in	r24, 0x33	; 51
    1092:	81 7f       	andi	r24, 0xF1	; 241
    1094:	83 bf       	out	0x33, r24	; 51
    1096:	08 95       	ret

00001098 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
    1098:	80 b7       	in	r24, 0x30	; 48
    109a:	88 68       	ori	r24, 0x88	; 136
    109c:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
    109e:	ea e7       	ldi	r30, 0x7A	; 122
    10a0:	f0 e0       	ldi	r31, 0x00	; 0
    10a2:	80 81       	ld	r24, Z
    10a4:	8f 77       	andi	r24, 0x7F	; 127
    10a6:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
    10a8:	83 b7       	in	r24, 0x33	; 51
    10aa:	81 60       	ori	r24, 0x01	; 1
    10ac:	83 bf       	out	0x33, r24	; 51
    10ae:	88 95       	sleep
    10b0:	83 b7       	in	r24, 0x33	; 51
    10b2:	8e 7f       	andi	r24, 0xFE	; 254
    10b4:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
    10b6:	80 81       	ld	r24, Z
    10b8:	80 68       	ori	r24, 0x80	; 128
    10ba:	80 83       	st	Z, r24
    10bc:	08 95       	ret

000010be <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
    10be:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
    10c0:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
    10c2:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <shooting>
    10c6:	08 95       	ret

000010c8 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <shooting>
	PORTE &= ~(1 << PE5);
    10ce:	75 98       	cbi	0x0e, 5	; 14
    10d0:	2f e7       	ldi	r18, 0x7F	; 127
    10d2:	89 ea       	ldi	r24, 0xA9	; 169
    10d4:	93 e0       	ldi	r25, 0x03	; 3
    10d6:	21 50       	subi	r18, 0x01	; 1
    10d8:	80 40       	sbci	r24, 0x00	; 0
    10da:	90 40       	sbci	r25, 0x00	; 0
    10dc:	e1 f7       	brne	.-8      	; 0x10d6 <solenoid_setPulse+0xe>
    10de:	00 c0       	rjmp	.+0      	; 0x10e0 <solenoid_setPulse+0x18>
    10e0:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
    10e2:	75 9a       	sbi	0x0e, 5	; 14
    10e4:	08 95       	ret

000010e6 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
    10e6:	84 b1       	in	r24, 0x04	; 4
    10e8:	87 60       	ori	r24, 0x07	; 7
    10ea:	84 b9       	out	0x04, r24	; 4
    10ec:	27 9a       	sbi	0x04, 7	; 4
    10ee:	8c b5       	in	r24, 0x2c	; 44
    10f0:	81 65       	ori	r24, 0x51	; 81
    10f2:	8c bd       	out	0x2c, r24	; 44
    10f4:	2f 9a       	sbi	0x05, 7	; 5
    10f6:	08 95       	ret

000010f8 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
    10f8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
    10fa:	0d b4       	in	r0, 0x2d	; 45
    10fc:	07 fe       	sbrs	r0, 7
    10fe:	fd cf       	rjmp	.-6      	; 0x10fa <SPI_masterWrite+0x2>

}
    1100:	08 95       	ret

00001102 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
    1102:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
    1104:	0d b4       	in	r0, 0x2d	; 45
    1106:	07 fe       	sbrs	r0, 7
    1108:	fd cf       	rjmp	.-6      	; 0x1104 <SPI_masterRead+0x2>
	return SPDR;
    110a:	8e b5       	in	r24, 0x2e	; 46
}
    110c:	08 95       	ret

0000110e <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
    110e:	66 23       	and	r22, r22
    1110:	69 f0       	breq	.+26     	; 0x112c <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
    1112:	45 b1       	in	r20, 0x05	; 5
    1114:	21 e0       	ldi	r18, 0x01	; 1
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	b9 01       	movw	r22, r18
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <SPI_setChipSelect+0x12>
    111c:	66 0f       	add	r22, r22
    111e:	77 1f       	adc	r23, r23
    1120:	8a 95       	dec	r24
    1122:	e2 f7       	brpl	.-8      	; 0x111c <SPI_setChipSelect+0xe>
    1124:	cb 01       	movw	r24, r22
    1126:	84 2b       	or	r24, r20
    1128:	85 b9       	out	0x05, r24	; 5
    112a:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
    112c:	45 b1       	in	r20, 0x05	; 5
    112e:	21 e0       	ldi	r18, 0x01	; 1
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	b9 01       	movw	r22, r18
    1134:	02 c0       	rjmp	.+4      	; 0x113a <SPI_setChipSelect+0x2c>
    1136:	66 0f       	add	r22, r22
    1138:	77 1f       	adc	r23, r23
    113a:	8a 95       	dec	r24
    113c:	e2 f7       	brpl	.-8      	; 0x1136 <SPI_setChipSelect+0x28>
    113e:	cb 01       	movw	r24, r22
    1140:	80 95       	com	r24
    1142:	84 23       	and	r24, r20
    1144:	85 b9       	out	0x05, r24	; 5
    1146:	08 95       	ret

00001148 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
    1148:	e1 e7       	ldi	r30, 0x71	; 113
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	84 60       	ori	r24, 0x04	; 4
    1150:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
    1152:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
    1156:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
    115a:	80 e3       	ldi	r24, 0x30	; 48
    115c:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
    1160:	85 e0       	ldi	r24, 0x05	; 5
    1162:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
    1166:	8d e0       	ldi	r24, 0x0D	; 13
    1168:	93 e0       	ldi	r25, 0x03	; 3
    116a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
    116e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
    1172:	08 95       	ret

00001174 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1174:	8c e0       	ldi	r24, 0x0C	; 12
    1176:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
    117a:	8f ef       	ldi	r24, 0xFF	; 255
    117c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1180:	84 e0       	ldi	r24, 0x04	; 4
    1182:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1186:	08 95       	ret

00001188 <TWI_Start_Transceiver_With_Data>:
    1188:	dc 01       	movw	r26, r24
    118a:	ec eb       	ldi	r30, 0xBC	; 188
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	90 81       	ld	r25, Z
    1190:	90 fd       	sbrc	r25, 0
    1192:	fd cf       	rjmp	.-6      	; 0x118e <TWI_Start_Transceiver_With_Data+0x6>
    1194:	60 93 7d 03 	sts	0x037D, r22	; 0x80037d <TWI_msgSize>
    1198:	8c 91       	ld	r24, X
    119a:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <TWI_buf>
    119e:	80 fd       	sbrc	r24, 0
    11a0:	0c c0       	rjmp	.+24     	; 0x11ba <TWI_Start_Transceiver_With_Data+0x32>
    11a2:	62 30       	cpi	r22, 0x02	; 2
    11a4:	50 f0       	brcs	.+20     	; 0x11ba <TWI_Start_Transceiver_With_Data+0x32>
    11a6:	fd 01       	movw	r30, r26
    11a8:	31 96       	adiw	r30, 0x01	; 1
    11aa:	af e7       	ldi	r26, 0x7F	; 127
    11ac:	b3 e0       	ldi	r27, 0x03	; 3
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	91 91       	ld	r25, Z+
    11b2:	9d 93       	st	X+, r25
    11b4:	8f 5f       	subi	r24, 0xFF	; 255
    11b6:	68 13       	cpse	r22, r24
    11b8:	fb cf       	rjmp	.-10     	; 0x11b0 <TWI_Start_Transceiver_With_Data+0x28>
    11ba:	10 92 7c 03 	sts	0x037C, r1	; 0x80037c <TWI_statusReg>
    11be:	88 ef       	ldi	r24, 0xF8	; 248
    11c0:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
    11c4:	85 ea       	ldi	r24, 0xA5	; 165
    11c6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    11ca:	08 95       	ret

000011cc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    11cc:	1f 92       	push	r1
    11ce:	0f 92       	push	r0
    11d0:	0f b6       	in	r0, 0x3f	; 63
    11d2:	0f 92       	push	r0
    11d4:	11 24       	eor	r1, r1
    11d6:	0b b6       	in	r0, 0x3b	; 59
    11d8:	0f 92       	push	r0
    11da:	2f 93       	push	r18
    11dc:	3f 93       	push	r19
    11de:	8f 93       	push	r24
    11e0:	9f 93       	push	r25
    11e2:	af 93       	push	r26
    11e4:	bf 93       	push	r27
    11e6:	ef 93       	push	r30
    11e8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    11ea:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    11ee:	8e 2f       	mov	r24, r30
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	fc 01       	movw	r30, r24
    11f4:	38 97       	sbiw	r30, 0x08	; 8
    11f6:	e1 35       	cpi	r30, 0x51	; 81
    11f8:	f1 05       	cpc	r31, r1
    11fa:	08 f0       	brcs	.+2      	; 0x11fe <__vector_39+0x32>
    11fc:	57 c0       	rjmp	.+174    	; 0x12ac <__vector_39+0xe0>
    11fe:	88 27       	eor	r24, r24
    1200:	ee 58       	subi	r30, 0x8E	; 142
    1202:	ff 4f       	sbci	r31, 0xFF	; 255
    1204:	8f 4f       	sbci	r24, 0xFF	; 255
    1206:	6e c3       	rjmp	.+1756   	; 0x18e4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1208:	10 92 7b 03 	sts	0x037B, r1	; 0x80037b <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    120c:	e0 91 7b 03 	lds	r30, 0x037B	; 0x80037b <TWI_bufPtr.1672>
    1210:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <TWI_msgSize>
    1214:	e8 17       	cp	r30, r24
    1216:	70 f4       	brcc	.+28     	; 0x1234 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	8e 0f       	add	r24, r30
    121c:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <TWI_bufPtr.1672>
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	e2 58       	subi	r30, 0x82	; 130
    1224:	fc 4f       	sbci	r31, 0xFC	; 252
    1226:	80 81       	ld	r24, Z
    1228:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    122c:	85 e8       	ldi	r24, 0x85	; 133
    122e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1232:	43 c0       	rjmp	.+134    	; 0x12ba <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1234:	80 91 7c 03 	lds	r24, 0x037C	; 0x80037c <TWI_statusReg>
    1238:	81 60       	ori	r24, 0x01	; 1
    123a:	80 93 7c 03 	sts	0x037C, r24	; 0x80037c <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    123e:	84 e9       	ldi	r24, 0x94	; 148
    1240:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1244:	3a c0       	rjmp	.+116    	; 0x12ba <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1246:	e0 91 7b 03 	lds	r30, 0x037B	; 0x80037b <TWI_bufPtr.1672>
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	8e 0f       	add	r24, r30
    124e:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <TWI_bufPtr.1672>
    1252:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	e2 58       	subi	r30, 0x82	; 130
    125a:	fc 4f       	sbci	r31, 0xFC	; 252
    125c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    125e:	20 91 7b 03 	lds	r18, 0x037B	; 0x80037b <TWI_bufPtr.1672>
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <TWI_msgSize>
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	01 97       	sbiw	r24, 0x01	; 1
    126c:	28 17       	cp	r18, r24
    126e:	39 07       	cpc	r19, r25
    1270:	24 f4       	brge	.+8      	; 0x127a <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1272:	85 ec       	ldi	r24, 0xC5	; 197
    1274:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1278:	20 c0       	rjmp	.+64     	; 0x12ba <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    127a:	85 e8       	ldi	r24, 0x85	; 133
    127c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1280:	1c c0       	rjmp	.+56     	; 0x12ba <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1282:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1286:	e0 91 7b 03 	lds	r30, 0x037B	; 0x80037b <TWI_bufPtr.1672>
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	e2 58       	subi	r30, 0x82	; 130
    128e:	fc 4f       	sbci	r31, 0xFC	; 252
    1290:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1292:	80 91 7c 03 	lds	r24, 0x037C	; 0x80037c <TWI_statusReg>
    1296:	81 60       	ori	r24, 0x01	; 1
    1298:	80 93 7c 03 	sts	0x037C, r24	; 0x80037c <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    129c:	84 e9       	ldi	r24, 0x94	; 148
    129e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    12a2:	0b c0       	rjmp	.+22     	; 0x12ba <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12a4:	85 ea       	ldi	r24, 0xA5	; 165
    12a6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    12aa:	07 c0       	rjmp	.+14     	; 0x12ba <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    12ac:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    12b0:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    12b4:	84 e0       	ldi	r24, 0x04	; 4
    12b6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    12ba:	ff 91       	pop	r31
    12bc:	ef 91       	pop	r30
    12be:	bf 91       	pop	r27
    12c0:	af 91       	pop	r26
    12c2:	9f 91       	pop	r25
    12c4:	8f 91       	pop	r24
    12c6:	3f 91       	pop	r19
    12c8:	2f 91       	pop	r18
    12ca:	0f 90       	pop	r0
    12cc:	0b be       	out	0x3b, r0	; 59
    12ce:	0f 90       	pop	r0
    12d0:	0f be       	out	0x3f, r0	; 63
    12d2:	0f 90       	pop	r0
    12d4:	1f 90       	pop	r1
    12d6:	18 95       	reti

000012d8 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
    12d8:	e0 ec       	ldi	r30, 0xC0	; 192
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	90 81       	ld	r25, Z
    12de:	95 ff       	sbrs	r25, 5
    12e0:	fd cf       	rjmp	.-6      	; 0x12dc <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
    12e2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    12e6:	08 95       	ret

000012e8 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
    12e8:	e0 ec       	ldi	r30, 0xC0	; 192
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	80 81       	ld	r24, Z
    12ee:	88 23       	and	r24, r24
    12f0:	ec f7       	brge	.-6      	; 0x12ec <USART_receiveChar+0x4>
		;
	
	return UDR0;
    12f2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    12f6:	08 95       	ret

000012f8 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
    12f8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
    12fc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
    1300:	88 e1       	ldi	r24, 0x18	; 24
    1302:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
    1306:	8e e0       	ldi	r24, 0x0E	; 14
    1308:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
    130c:	64 e7       	ldi	r22, 0x74	; 116
    130e:	79 e0       	ldi	r23, 0x09	; 9
    1310:	8c e6       	ldi	r24, 0x6C	; 108
    1312:	99 e0       	ldi	r25, 0x09	; 9
    1314:	34 d3       	rcall	.+1640   	; 0x197e <fdevopen>
    1316:	90 93 b3 03 	sts	0x03B3, r25	; 0x8003b3 <uart+0x1>
    131a:	80 93 b2 03 	sts	0x03B2, r24	; 0x8003b2 <uart>
	printf("uart setup finished\n\r");
    131e:	8f e5       	ldi	r24, 0x5F	; 95
    1320:	93 e0       	ldi	r25, 0x03	; 3
    1322:	9f 93       	push	r25
    1324:	8f 93       	push	r24
    1326:	75 d3       	rcall	.+1770   	; 0x1a12 <printf>
}
    1328:	0f 90       	pop	r0
    132a:	0f 90       	pop	r0
    132c:	08 95       	ret

0000132e <__subsf3>:
    132e:	50 58       	subi	r21, 0x80	; 128

00001330 <__addsf3>:
    1330:	bb 27       	eor	r27, r27
    1332:	aa 27       	eor	r26, r26
    1334:	0e d0       	rcall	.+28     	; 0x1352 <__addsf3x>
    1336:	fc c1       	rjmp	.+1016   	; 0x1730 <__fp_round>
    1338:	ed d1       	rcall	.+986    	; 0x1714 <__fp_pscA>
    133a:	30 f0       	brcs	.+12     	; 0x1348 <__addsf3+0x18>
    133c:	f2 d1       	rcall	.+996    	; 0x1722 <__fp_pscB>
    133e:	20 f0       	brcs	.+8      	; 0x1348 <__addsf3+0x18>
    1340:	31 f4       	brne	.+12     	; 0x134e <__addsf3+0x1e>
    1342:	9f 3f       	cpi	r25, 0xFF	; 255
    1344:	11 f4       	brne	.+4      	; 0x134a <__addsf3+0x1a>
    1346:	1e f4       	brtc	.+6      	; 0x134e <__addsf3+0x1e>
    1348:	bd c1       	rjmp	.+890    	; 0x16c4 <__fp_nan>
    134a:	0e f4       	brtc	.+2      	; 0x134e <__addsf3+0x1e>
    134c:	e0 95       	com	r30
    134e:	e7 fb       	bst	r30, 7
    1350:	b3 c1       	rjmp	.+870    	; 0x16b8 <__fp_inf>

00001352 <__addsf3x>:
    1352:	e9 2f       	mov	r30, r25
    1354:	fe d1       	rcall	.+1020   	; 0x1752 <__fp_split3>
    1356:	80 f3       	brcs	.-32     	; 0x1338 <__addsf3+0x8>
    1358:	ba 17       	cp	r27, r26
    135a:	62 07       	cpc	r22, r18
    135c:	73 07       	cpc	r23, r19
    135e:	84 07       	cpc	r24, r20
    1360:	95 07       	cpc	r25, r21
    1362:	18 f0       	brcs	.+6      	; 0x136a <__addsf3x+0x18>
    1364:	71 f4       	brne	.+28     	; 0x1382 <__addsf3x+0x30>
    1366:	9e f5       	brtc	.+102    	; 0x13ce <__addsf3x+0x7c>
    1368:	16 c2       	rjmp	.+1068   	; 0x1796 <__fp_zero>
    136a:	0e f4       	brtc	.+2      	; 0x136e <__addsf3x+0x1c>
    136c:	e0 95       	com	r30
    136e:	0b 2e       	mov	r0, r27
    1370:	ba 2f       	mov	r27, r26
    1372:	a0 2d       	mov	r26, r0
    1374:	0b 01       	movw	r0, r22
    1376:	b9 01       	movw	r22, r18
    1378:	90 01       	movw	r18, r0
    137a:	0c 01       	movw	r0, r24
    137c:	ca 01       	movw	r24, r20
    137e:	a0 01       	movw	r20, r0
    1380:	11 24       	eor	r1, r1
    1382:	ff 27       	eor	r31, r31
    1384:	59 1b       	sub	r21, r25
    1386:	99 f0       	breq	.+38     	; 0x13ae <__addsf3x+0x5c>
    1388:	59 3f       	cpi	r21, 0xF9	; 249
    138a:	50 f4       	brcc	.+20     	; 0x13a0 <__addsf3x+0x4e>
    138c:	50 3e       	cpi	r21, 0xE0	; 224
    138e:	68 f1       	brcs	.+90     	; 0x13ea <__addsf3x+0x98>
    1390:	1a 16       	cp	r1, r26
    1392:	f0 40       	sbci	r31, 0x00	; 0
    1394:	a2 2f       	mov	r26, r18
    1396:	23 2f       	mov	r18, r19
    1398:	34 2f       	mov	r19, r20
    139a:	44 27       	eor	r20, r20
    139c:	58 5f       	subi	r21, 0xF8	; 248
    139e:	f3 cf       	rjmp	.-26     	; 0x1386 <__addsf3x+0x34>
    13a0:	46 95       	lsr	r20
    13a2:	37 95       	ror	r19
    13a4:	27 95       	ror	r18
    13a6:	a7 95       	ror	r26
    13a8:	f0 40       	sbci	r31, 0x00	; 0
    13aa:	53 95       	inc	r21
    13ac:	c9 f7       	brne	.-14     	; 0x13a0 <__addsf3x+0x4e>
    13ae:	7e f4       	brtc	.+30     	; 0x13ce <__addsf3x+0x7c>
    13b0:	1f 16       	cp	r1, r31
    13b2:	ba 0b       	sbc	r27, r26
    13b4:	62 0b       	sbc	r22, r18
    13b6:	73 0b       	sbc	r23, r19
    13b8:	84 0b       	sbc	r24, r20
    13ba:	ba f0       	brmi	.+46     	; 0x13ea <__addsf3x+0x98>
    13bc:	91 50       	subi	r25, 0x01	; 1
    13be:	a1 f0       	breq	.+40     	; 0x13e8 <__addsf3x+0x96>
    13c0:	ff 0f       	add	r31, r31
    13c2:	bb 1f       	adc	r27, r27
    13c4:	66 1f       	adc	r22, r22
    13c6:	77 1f       	adc	r23, r23
    13c8:	88 1f       	adc	r24, r24
    13ca:	c2 f7       	brpl	.-16     	; 0x13bc <__addsf3x+0x6a>
    13cc:	0e c0       	rjmp	.+28     	; 0x13ea <__addsf3x+0x98>
    13ce:	ba 0f       	add	r27, r26
    13d0:	62 1f       	adc	r22, r18
    13d2:	73 1f       	adc	r23, r19
    13d4:	84 1f       	adc	r24, r20
    13d6:	48 f4       	brcc	.+18     	; 0x13ea <__addsf3x+0x98>
    13d8:	87 95       	ror	r24
    13da:	77 95       	ror	r23
    13dc:	67 95       	ror	r22
    13de:	b7 95       	ror	r27
    13e0:	f7 95       	ror	r31
    13e2:	9e 3f       	cpi	r25, 0xFE	; 254
    13e4:	08 f0       	brcs	.+2      	; 0x13e8 <__addsf3x+0x96>
    13e6:	b3 cf       	rjmp	.-154    	; 0x134e <__addsf3+0x1e>
    13e8:	93 95       	inc	r25
    13ea:	88 0f       	add	r24, r24
    13ec:	08 f0       	brcs	.+2      	; 0x13f0 <__addsf3x+0x9e>
    13ee:	99 27       	eor	r25, r25
    13f0:	ee 0f       	add	r30, r30
    13f2:	97 95       	ror	r25
    13f4:	87 95       	ror	r24
    13f6:	08 95       	ret
    13f8:	8d d1       	rcall	.+794    	; 0x1714 <__fp_pscA>
    13fa:	58 f0       	brcs	.+22     	; 0x1412 <__addsf3x+0xc0>
    13fc:	80 e8       	ldi	r24, 0x80	; 128
    13fe:	91 e0       	ldi	r25, 0x01	; 1
    1400:	09 f4       	brne	.+2      	; 0x1404 <__addsf3x+0xb2>
    1402:	9e ef       	ldi	r25, 0xFE	; 254
    1404:	8e d1       	rcall	.+796    	; 0x1722 <__fp_pscB>
    1406:	28 f0       	brcs	.+10     	; 0x1412 <__addsf3x+0xc0>
    1408:	40 e8       	ldi	r20, 0x80	; 128
    140a:	51 e0       	ldi	r21, 0x01	; 1
    140c:	59 f4       	brne	.+22     	; 0x1424 <atan2+0xe>
    140e:	5e ef       	ldi	r21, 0xFE	; 254
    1410:	09 c0       	rjmp	.+18     	; 0x1424 <atan2+0xe>
    1412:	58 c1       	rjmp	.+688    	; 0x16c4 <__fp_nan>
    1414:	c0 c1       	rjmp	.+896    	; 0x1796 <__fp_zero>

00001416 <atan2>:
    1416:	e9 2f       	mov	r30, r25
    1418:	e0 78       	andi	r30, 0x80	; 128
    141a:	9b d1       	rcall	.+822    	; 0x1752 <__fp_split3>
    141c:	68 f3       	brcs	.-38     	; 0x13f8 <__addsf3x+0xa6>
    141e:	09 2e       	mov	r0, r25
    1420:	05 2a       	or	r0, r21
    1422:	c1 f3       	breq	.-16     	; 0x1414 <__addsf3x+0xc2>
    1424:	26 17       	cp	r18, r22
    1426:	37 07       	cpc	r19, r23
    1428:	48 07       	cpc	r20, r24
    142a:	59 07       	cpc	r21, r25
    142c:	38 f0       	brcs	.+14     	; 0x143c <atan2+0x26>
    142e:	0e 2e       	mov	r0, r30
    1430:	07 f8       	bld	r0, 7
    1432:	e0 25       	eor	r30, r0
    1434:	69 f0       	breq	.+26     	; 0x1450 <atan2+0x3a>
    1436:	e0 25       	eor	r30, r0
    1438:	e0 64       	ori	r30, 0x40	; 64
    143a:	0a c0       	rjmp	.+20     	; 0x1450 <atan2+0x3a>
    143c:	ef 63       	ori	r30, 0x3F	; 63
    143e:	07 f8       	bld	r0, 7
    1440:	00 94       	com	r0
    1442:	07 fa       	bst	r0, 7
    1444:	db 01       	movw	r26, r22
    1446:	b9 01       	movw	r22, r18
    1448:	9d 01       	movw	r18, r26
    144a:	dc 01       	movw	r26, r24
    144c:	ca 01       	movw	r24, r20
    144e:	ad 01       	movw	r20, r26
    1450:	ef 93       	push	r30
    1452:	47 d0       	rcall	.+142    	; 0x14e2 <__divsf3_pse>
    1454:	6d d1       	rcall	.+730    	; 0x1730 <__fp_round>
    1456:	0a d0       	rcall	.+20     	; 0x146c <atan>
    1458:	5f 91       	pop	r21
    145a:	55 23       	and	r21, r21
    145c:	31 f0       	breq	.+12     	; 0x146a <atan2+0x54>
    145e:	2b ed       	ldi	r18, 0xDB	; 219
    1460:	3f e0       	ldi	r19, 0x0F	; 15
    1462:	49 e4       	ldi	r20, 0x49	; 73
    1464:	50 fd       	sbrc	r21, 0
    1466:	49 ec       	ldi	r20, 0xC9	; 201
    1468:	63 cf       	rjmp	.-314    	; 0x1330 <__addsf3>
    146a:	08 95       	ret

0000146c <atan>:
    146c:	df 93       	push	r29
    146e:	dd 27       	eor	r29, r29
    1470:	b9 2f       	mov	r27, r25
    1472:	bf 77       	andi	r27, 0x7F	; 127
    1474:	40 e8       	ldi	r20, 0x80	; 128
    1476:	5f e3       	ldi	r21, 0x3F	; 63
    1478:	16 16       	cp	r1, r22
    147a:	17 06       	cpc	r1, r23
    147c:	48 07       	cpc	r20, r24
    147e:	5b 07       	cpc	r21, r27
    1480:	10 f4       	brcc	.+4      	; 0x1486 <atan+0x1a>
    1482:	d9 2f       	mov	r29, r25
    1484:	93 d1       	rcall	.+806    	; 0x17ac <inverse>
    1486:	9f 93       	push	r25
    1488:	8f 93       	push	r24
    148a:	7f 93       	push	r23
    148c:	6f 93       	push	r22
    148e:	f8 d1       	rcall	.+1008   	; 0x1880 <square>
    1490:	e6 e8       	ldi	r30, 0x86	; 134
    1492:	f1 e0       	ldi	r31, 0x01	; 1
    1494:	1a d1       	rcall	.+564    	; 0x16ca <__fp_powser>
    1496:	4c d1       	rcall	.+664    	; 0x1730 <__fp_round>
    1498:	2f 91       	pop	r18
    149a:	3f 91       	pop	r19
    149c:	4f 91       	pop	r20
    149e:	5f 91       	pop	r21
    14a0:	98 d1       	rcall	.+816    	; 0x17d2 <__mulsf3x>
    14a2:	dd 23       	and	r29, r29
    14a4:	49 f0       	breq	.+18     	; 0x14b8 <atan+0x4c>
    14a6:	90 58       	subi	r25, 0x80	; 128
    14a8:	a2 ea       	ldi	r26, 0xA2	; 162
    14aa:	2a ed       	ldi	r18, 0xDA	; 218
    14ac:	3f e0       	ldi	r19, 0x0F	; 15
    14ae:	49 ec       	ldi	r20, 0xC9	; 201
    14b0:	5f e3       	ldi	r21, 0x3F	; 63
    14b2:	d0 78       	andi	r29, 0x80	; 128
    14b4:	5d 27       	eor	r21, r29
    14b6:	4d df       	rcall	.-358    	; 0x1352 <__addsf3x>
    14b8:	df 91       	pop	r29
    14ba:	3a c1       	rjmp	.+628    	; 0x1730 <__fp_round>

000014bc <__cmpsf2>:
    14bc:	d9 d0       	rcall	.+434    	; 0x1670 <__fp_cmp>
    14be:	08 f4       	brcc	.+2      	; 0x14c2 <__cmpsf2+0x6>
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	08 95       	ret

000014c4 <__divsf3>:
    14c4:	0c d0       	rcall	.+24     	; 0x14de <__divsf3x>
    14c6:	34 c1       	rjmp	.+616    	; 0x1730 <__fp_round>
    14c8:	2c d1       	rcall	.+600    	; 0x1722 <__fp_pscB>
    14ca:	40 f0       	brcs	.+16     	; 0x14dc <__divsf3+0x18>
    14cc:	23 d1       	rcall	.+582    	; 0x1714 <__fp_pscA>
    14ce:	30 f0       	brcs	.+12     	; 0x14dc <__divsf3+0x18>
    14d0:	21 f4       	brne	.+8      	; 0x14da <__divsf3+0x16>
    14d2:	5f 3f       	cpi	r21, 0xFF	; 255
    14d4:	19 f0       	breq	.+6      	; 0x14dc <__divsf3+0x18>
    14d6:	f0 c0       	rjmp	.+480    	; 0x16b8 <__fp_inf>
    14d8:	51 11       	cpse	r21, r1
    14da:	5e c1       	rjmp	.+700    	; 0x1798 <__fp_szero>
    14dc:	f3 c0       	rjmp	.+486    	; 0x16c4 <__fp_nan>

000014de <__divsf3x>:
    14de:	39 d1       	rcall	.+626    	; 0x1752 <__fp_split3>
    14e0:	98 f3       	brcs	.-26     	; 0x14c8 <__divsf3+0x4>

000014e2 <__divsf3_pse>:
    14e2:	99 23       	and	r25, r25
    14e4:	c9 f3       	breq	.-14     	; 0x14d8 <__divsf3+0x14>
    14e6:	55 23       	and	r21, r21
    14e8:	b1 f3       	breq	.-20     	; 0x14d6 <__divsf3+0x12>
    14ea:	95 1b       	sub	r25, r21
    14ec:	55 0b       	sbc	r21, r21
    14ee:	bb 27       	eor	r27, r27
    14f0:	aa 27       	eor	r26, r26
    14f2:	62 17       	cp	r22, r18
    14f4:	73 07       	cpc	r23, r19
    14f6:	84 07       	cpc	r24, r20
    14f8:	38 f0       	brcs	.+14     	; 0x1508 <__divsf3_pse+0x26>
    14fa:	9f 5f       	subi	r25, 0xFF	; 255
    14fc:	5f 4f       	sbci	r21, 0xFF	; 255
    14fe:	22 0f       	add	r18, r18
    1500:	33 1f       	adc	r19, r19
    1502:	44 1f       	adc	r20, r20
    1504:	aa 1f       	adc	r26, r26
    1506:	a9 f3       	breq	.-22     	; 0x14f2 <__divsf3_pse+0x10>
    1508:	33 d0       	rcall	.+102    	; 0x1570 <__divsf3_pse+0x8e>
    150a:	0e 2e       	mov	r0, r30
    150c:	3a f0       	brmi	.+14     	; 0x151c <__divsf3_pse+0x3a>
    150e:	e0 e8       	ldi	r30, 0x80	; 128
    1510:	30 d0       	rcall	.+96     	; 0x1572 <__divsf3_pse+0x90>
    1512:	91 50       	subi	r25, 0x01	; 1
    1514:	50 40       	sbci	r21, 0x00	; 0
    1516:	e6 95       	lsr	r30
    1518:	00 1c       	adc	r0, r0
    151a:	ca f7       	brpl	.-14     	; 0x150e <__divsf3_pse+0x2c>
    151c:	29 d0       	rcall	.+82     	; 0x1570 <__divsf3_pse+0x8e>
    151e:	fe 2f       	mov	r31, r30
    1520:	27 d0       	rcall	.+78     	; 0x1570 <__divsf3_pse+0x8e>
    1522:	66 0f       	add	r22, r22
    1524:	77 1f       	adc	r23, r23
    1526:	88 1f       	adc	r24, r24
    1528:	bb 1f       	adc	r27, r27
    152a:	26 17       	cp	r18, r22
    152c:	37 07       	cpc	r19, r23
    152e:	48 07       	cpc	r20, r24
    1530:	ab 07       	cpc	r26, r27
    1532:	b0 e8       	ldi	r27, 0x80	; 128
    1534:	09 f0       	breq	.+2      	; 0x1538 <__divsf3_pse+0x56>
    1536:	bb 0b       	sbc	r27, r27
    1538:	80 2d       	mov	r24, r0
    153a:	bf 01       	movw	r22, r30
    153c:	ff 27       	eor	r31, r31
    153e:	93 58       	subi	r25, 0x83	; 131
    1540:	5f 4f       	sbci	r21, 0xFF	; 255
    1542:	2a f0       	brmi	.+10     	; 0x154e <__divsf3_pse+0x6c>
    1544:	9e 3f       	cpi	r25, 0xFE	; 254
    1546:	51 05       	cpc	r21, r1
    1548:	68 f0       	brcs	.+26     	; 0x1564 <__divsf3_pse+0x82>
    154a:	b6 c0       	rjmp	.+364    	; 0x16b8 <__fp_inf>
    154c:	25 c1       	rjmp	.+586    	; 0x1798 <__fp_szero>
    154e:	5f 3f       	cpi	r21, 0xFF	; 255
    1550:	ec f3       	brlt	.-6      	; 0x154c <__divsf3_pse+0x6a>
    1552:	98 3e       	cpi	r25, 0xE8	; 232
    1554:	dc f3       	brlt	.-10     	; 0x154c <__divsf3_pse+0x6a>
    1556:	86 95       	lsr	r24
    1558:	77 95       	ror	r23
    155a:	67 95       	ror	r22
    155c:	b7 95       	ror	r27
    155e:	f7 95       	ror	r31
    1560:	9f 5f       	subi	r25, 0xFF	; 255
    1562:	c9 f7       	brne	.-14     	; 0x1556 <__divsf3_pse+0x74>
    1564:	88 0f       	add	r24, r24
    1566:	91 1d       	adc	r25, r1
    1568:	96 95       	lsr	r25
    156a:	87 95       	ror	r24
    156c:	97 f9       	bld	r25, 7
    156e:	08 95       	ret
    1570:	e1 e0       	ldi	r30, 0x01	; 1
    1572:	66 0f       	add	r22, r22
    1574:	77 1f       	adc	r23, r23
    1576:	88 1f       	adc	r24, r24
    1578:	bb 1f       	adc	r27, r27
    157a:	62 17       	cp	r22, r18
    157c:	73 07       	cpc	r23, r19
    157e:	84 07       	cpc	r24, r20
    1580:	ba 07       	cpc	r27, r26
    1582:	20 f0       	brcs	.+8      	; 0x158c <__divsf3_pse+0xaa>
    1584:	62 1b       	sub	r22, r18
    1586:	73 0b       	sbc	r23, r19
    1588:	84 0b       	sbc	r24, r20
    158a:	ba 0b       	sbc	r27, r26
    158c:	ee 1f       	adc	r30, r30
    158e:	88 f7       	brcc	.-30     	; 0x1572 <__divsf3_pse+0x90>
    1590:	e0 95       	com	r30
    1592:	08 95       	ret

00001594 <__fixsfsi>:
    1594:	04 d0       	rcall	.+8      	; 0x159e <__fixunssfsi>
    1596:	68 94       	set
    1598:	b1 11       	cpse	r27, r1
    159a:	fe c0       	rjmp	.+508    	; 0x1798 <__fp_szero>
    159c:	08 95       	ret

0000159e <__fixunssfsi>:
    159e:	e1 d0       	rcall	.+450    	; 0x1762 <__fp_splitA>
    15a0:	88 f0       	brcs	.+34     	; 0x15c4 <__fixunssfsi+0x26>
    15a2:	9f 57       	subi	r25, 0x7F	; 127
    15a4:	90 f0       	brcs	.+36     	; 0x15ca <__fixunssfsi+0x2c>
    15a6:	b9 2f       	mov	r27, r25
    15a8:	99 27       	eor	r25, r25
    15aa:	b7 51       	subi	r27, 0x17	; 23
    15ac:	a0 f0       	brcs	.+40     	; 0x15d6 <__fixunssfsi+0x38>
    15ae:	d1 f0       	breq	.+52     	; 0x15e4 <__fixunssfsi+0x46>
    15b0:	66 0f       	add	r22, r22
    15b2:	77 1f       	adc	r23, r23
    15b4:	88 1f       	adc	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	1a f0       	brmi	.+6      	; 0x15c0 <__fixunssfsi+0x22>
    15ba:	ba 95       	dec	r27
    15bc:	c9 f7       	brne	.-14     	; 0x15b0 <__fixunssfsi+0x12>
    15be:	12 c0       	rjmp	.+36     	; 0x15e4 <__fixunssfsi+0x46>
    15c0:	b1 30       	cpi	r27, 0x01	; 1
    15c2:	81 f0       	breq	.+32     	; 0x15e4 <__fixunssfsi+0x46>
    15c4:	e8 d0       	rcall	.+464    	; 0x1796 <__fp_zero>
    15c6:	b1 e0       	ldi	r27, 0x01	; 1
    15c8:	08 95       	ret
    15ca:	e5 c0       	rjmp	.+458    	; 0x1796 <__fp_zero>
    15cc:	67 2f       	mov	r22, r23
    15ce:	78 2f       	mov	r23, r24
    15d0:	88 27       	eor	r24, r24
    15d2:	b8 5f       	subi	r27, 0xF8	; 248
    15d4:	39 f0       	breq	.+14     	; 0x15e4 <__fixunssfsi+0x46>
    15d6:	b9 3f       	cpi	r27, 0xF9	; 249
    15d8:	cc f3       	brlt	.-14     	; 0x15cc <__fixunssfsi+0x2e>
    15da:	86 95       	lsr	r24
    15dc:	77 95       	ror	r23
    15de:	67 95       	ror	r22
    15e0:	b3 95       	inc	r27
    15e2:	d9 f7       	brne	.-10     	; 0x15da <__fixunssfsi+0x3c>
    15e4:	3e f4       	brtc	.+14     	; 0x15f4 <__fixunssfsi+0x56>
    15e6:	90 95       	com	r25
    15e8:	80 95       	com	r24
    15ea:	70 95       	com	r23
    15ec:	61 95       	neg	r22
    15ee:	7f 4f       	sbci	r23, 0xFF	; 255
    15f0:	8f 4f       	sbci	r24, 0xFF	; 255
    15f2:	9f 4f       	sbci	r25, 0xFF	; 255
    15f4:	08 95       	ret

000015f6 <__floatunsisf>:
    15f6:	e8 94       	clt
    15f8:	09 c0       	rjmp	.+18     	; 0x160c <__floatsisf+0x12>

000015fa <__floatsisf>:
    15fa:	97 fb       	bst	r25, 7
    15fc:	3e f4       	brtc	.+14     	; 0x160c <__floatsisf+0x12>
    15fe:	90 95       	com	r25
    1600:	80 95       	com	r24
    1602:	70 95       	com	r23
    1604:	61 95       	neg	r22
    1606:	7f 4f       	sbci	r23, 0xFF	; 255
    1608:	8f 4f       	sbci	r24, 0xFF	; 255
    160a:	9f 4f       	sbci	r25, 0xFF	; 255
    160c:	99 23       	and	r25, r25
    160e:	a9 f0       	breq	.+42     	; 0x163a <__floatsisf+0x40>
    1610:	f9 2f       	mov	r31, r25
    1612:	96 e9       	ldi	r25, 0x96	; 150
    1614:	bb 27       	eor	r27, r27
    1616:	93 95       	inc	r25
    1618:	f6 95       	lsr	r31
    161a:	87 95       	ror	r24
    161c:	77 95       	ror	r23
    161e:	67 95       	ror	r22
    1620:	b7 95       	ror	r27
    1622:	f1 11       	cpse	r31, r1
    1624:	f8 cf       	rjmp	.-16     	; 0x1616 <__floatsisf+0x1c>
    1626:	fa f4       	brpl	.+62     	; 0x1666 <__floatsisf+0x6c>
    1628:	bb 0f       	add	r27, r27
    162a:	11 f4       	brne	.+4      	; 0x1630 <__floatsisf+0x36>
    162c:	60 ff       	sbrs	r22, 0
    162e:	1b c0       	rjmp	.+54     	; 0x1666 <__floatsisf+0x6c>
    1630:	6f 5f       	subi	r22, 0xFF	; 255
    1632:	7f 4f       	sbci	r23, 0xFF	; 255
    1634:	8f 4f       	sbci	r24, 0xFF	; 255
    1636:	9f 4f       	sbci	r25, 0xFF	; 255
    1638:	16 c0       	rjmp	.+44     	; 0x1666 <__floatsisf+0x6c>
    163a:	88 23       	and	r24, r24
    163c:	11 f0       	breq	.+4      	; 0x1642 <__floatsisf+0x48>
    163e:	96 e9       	ldi	r25, 0x96	; 150
    1640:	11 c0       	rjmp	.+34     	; 0x1664 <__floatsisf+0x6a>
    1642:	77 23       	and	r23, r23
    1644:	21 f0       	breq	.+8      	; 0x164e <__floatsisf+0x54>
    1646:	9e e8       	ldi	r25, 0x8E	; 142
    1648:	87 2f       	mov	r24, r23
    164a:	76 2f       	mov	r23, r22
    164c:	05 c0       	rjmp	.+10     	; 0x1658 <__floatsisf+0x5e>
    164e:	66 23       	and	r22, r22
    1650:	71 f0       	breq	.+28     	; 0x166e <__floatsisf+0x74>
    1652:	96 e8       	ldi	r25, 0x86	; 134
    1654:	86 2f       	mov	r24, r22
    1656:	70 e0       	ldi	r23, 0x00	; 0
    1658:	60 e0       	ldi	r22, 0x00	; 0
    165a:	2a f0       	brmi	.+10     	; 0x1666 <__floatsisf+0x6c>
    165c:	9a 95       	dec	r25
    165e:	66 0f       	add	r22, r22
    1660:	77 1f       	adc	r23, r23
    1662:	88 1f       	adc	r24, r24
    1664:	da f7       	brpl	.-10     	; 0x165c <__floatsisf+0x62>
    1666:	88 0f       	add	r24, r24
    1668:	96 95       	lsr	r25
    166a:	87 95       	ror	r24
    166c:	97 f9       	bld	r25, 7
    166e:	08 95       	ret

00001670 <__fp_cmp>:
    1670:	99 0f       	add	r25, r25
    1672:	00 08       	sbc	r0, r0
    1674:	55 0f       	add	r21, r21
    1676:	aa 0b       	sbc	r26, r26
    1678:	e0 e8       	ldi	r30, 0x80	; 128
    167a:	fe ef       	ldi	r31, 0xFE	; 254
    167c:	16 16       	cp	r1, r22
    167e:	17 06       	cpc	r1, r23
    1680:	e8 07       	cpc	r30, r24
    1682:	f9 07       	cpc	r31, r25
    1684:	c0 f0       	brcs	.+48     	; 0x16b6 <__fp_cmp+0x46>
    1686:	12 16       	cp	r1, r18
    1688:	13 06       	cpc	r1, r19
    168a:	e4 07       	cpc	r30, r20
    168c:	f5 07       	cpc	r31, r21
    168e:	98 f0       	brcs	.+38     	; 0x16b6 <__fp_cmp+0x46>
    1690:	62 1b       	sub	r22, r18
    1692:	73 0b       	sbc	r23, r19
    1694:	84 0b       	sbc	r24, r20
    1696:	95 0b       	sbc	r25, r21
    1698:	39 f4       	brne	.+14     	; 0x16a8 <__fp_cmp+0x38>
    169a:	0a 26       	eor	r0, r26
    169c:	61 f0       	breq	.+24     	; 0x16b6 <__fp_cmp+0x46>
    169e:	23 2b       	or	r18, r19
    16a0:	24 2b       	or	r18, r20
    16a2:	25 2b       	or	r18, r21
    16a4:	21 f4       	brne	.+8      	; 0x16ae <__fp_cmp+0x3e>
    16a6:	08 95       	ret
    16a8:	0a 26       	eor	r0, r26
    16aa:	09 f4       	brne	.+2      	; 0x16ae <__fp_cmp+0x3e>
    16ac:	a1 40       	sbci	r26, 0x01	; 1
    16ae:	a6 95       	lsr	r26
    16b0:	8f ef       	ldi	r24, 0xFF	; 255
    16b2:	81 1d       	adc	r24, r1
    16b4:	81 1d       	adc	r24, r1
    16b6:	08 95       	ret

000016b8 <__fp_inf>:
    16b8:	97 f9       	bld	r25, 7
    16ba:	9f 67       	ori	r25, 0x7F	; 127
    16bc:	80 e8       	ldi	r24, 0x80	; 128
    16be:	70 e0       	ldi	r23, 0x00	; 0
    16c0:	60 e0       	ldi	r22, 0x00	; 0
    16c2:	08 95       	ret

000016c4 <__fp_nan>:
    16c4:	9f ef       	ldi	r25, 0xFF	; 255
    16c6:	80 ec       	ldi	r24, 0xC0	; 192
    16c8:	08 95       	ret

000016ca <__fp_powser>:
    16ca:	df 93       	push	r29
    16cc:	cf 93       	push	r28
    16ce:	1f 93       	push	r17
    16d0:	0f 93       	push	r16
    16d2:	ff 92       	push	r15
    16d4:	ef 92       	push	r14
    16d6:	df 92       	push	r13
    16d8:	7b 01       	movw	r14, r22
    16da:	8c 01       	movw	r16, r24
    16dc:	68 94       	set
    16de:	05 c0       	rjmp	.+10     	; 0x16ea <__fp_powser+0x20>
    16e0:	da 2e       	mov	r13, r26
    16e2:	ef 01       	movw	r28, r30
    16e4:	76 d0       	rcall	.+236    	; 0x17d2 <__mulsf3x>
    16e6:	fe 01       	movw	r30, r28
    16e8:	e8 94       	clt
    16ea:	a5 91       	lpm	r26, Z+
    16ec:	25 91       	lpm	r18, Z+
    16ee:	35 91       	lpm	r19, Z+
    16f0:	45 91       	lpm	r20, Z+
    16f2:	55 91       	lpm	r21, Z+
    16f4:	ae f3       	brts	.-22     	; 0x16e0 <__fp_powser+0x16>
    16f6:	ef 01       	movw	r28, r30
    16f8:	2c de       	rcall	.-936    	; 0x1352 <__addsf3x>
    16fa:	fe 01       	movw	r30, r28
    16fc:	97 01       	movw	r18, r14
    16fe:	a8 01       	movw	r20, r16
    1700:	da 94       	dec	r13
    1702:	79 f7       	brne	.-34     	; 0x16e2 <__fp_powser+0x18>
    1704:	df 90       	pop	r13
    1706:	ef 90       	pop	r14
    1708:	ff 90       	pop	r15
    170a:	0f 91       	pop	r16
    170c:	1f 91       	pop	r17
    170e:	cf 91       	pop	r28
    1710:	df 91       	pop	r29
    1712:	08 95       	ret

00001714 <__fp_pscA>:
    1714:	00 24       	eor	r0, r0
    1716:	0a 94       	dec	r0
    1718:	16 16       	cp	r1, r22
    171a:	17 06       	cpc	r1, r23
    171c:	18 06       	cpc	r1, r24
    171e:	09 06       	cpc	r0, r25
    1720:	08 95       	ret

00001722 <__fp_pscB>:
    1722:	00 24       	eor	r0, r0
    1724:	0a 94       	dec	r0
    1726:	12 16       	cp	r1, r18
    1728:	13 06       	cpc	r1, r19
    172a:	14 06       	cpc	r1, r20
    172c:	05 06       	cpc	r0, r21
    172e:	08 95       	ret

00001730 <__fp_round>:
    1730:	09 2e       	mov	r0, r25
    1732:	03 94       	inc	r0
    1734:	00 0c       	add	r0, r0
    1736:	11 f4       	brne	.+4      	; 0x173c <__fp_round+0xc>
    1738:	88 23       	and	r24, r24
    173a:	52 f0       	brmi	.+20     	; 0x1750 <__fp_round+0x20>
    173c:	bb 0f       	add	r27, r27
    173e:	40 f4       	brcc	.+16     	; 0x1750 <__fp_round+0x20>
    1740:	bf 2b       	or	r27, r31
    1742:	11 f4       	brne	.+4      	; 0x1748 <__fp_round+0x18>
    1744:	60 ff       	sbrs	r22, 0
    1746:	04 c0       	rjmp	.+8      	; 0x1750 <__fp_round+0x20>
    1748:	6f 5f       	subi	r22, 0xFF	; 255
    174a:	7f 4f       	sbci	r23, 0xFF	; 255
    174c:	8f 4f       	sbci	r24, 0xFF	; 255
    174e:	9f 4f       	sbci	r25, 0xFF	; 255
    1750:	08 95       	ret

00001752 <__fp_split3>:
    1752:	57 fd       	sbrc	r21, 7
    1754:	90 58       	subi	r25, 0x80	; 128
    1756:	44 0f       	add	r20, r20
    1758:	55 1f       	adc	r21, r21
    175a:	59 f0       	breq	.+22     	; 0x1772 <__fp_splitA+0x10>
    175c:	5f 3f       	cpi	r21, 0xFF	; 255
    175e:	71 f0       	breq	.+28     	; 0x177c <__fp_splitA+0x1a>
    1760:	47 95       	ror	r20

00001762 <__fp_splitA>:
    1762:	88 0f       	add	r24, r24
    1764:	97 fb       	bst	r25, 7
    1766:	99 1f       	adc	r25, r25
    1768:	61 f0       	breq	.+24     	; 0x1782 <__fp_splitA+0x20>
    176a:	9f 3f       	cpi	r25, 0xFF	; 255
    176c:	79 f0       	breq	.+30     	; 0x178c <__fp_splitA+0x2a>
    176e:	87 95       	ror	r24
    1770:	08 95       	ret
    1772:	12 16       	cp	r1, r18
    1774:	13 06       	cpc	r1, r19
    1776:	14 06       	cpc	r1, r20
    1778:	55 1f       	adc	r21, r21
    177a:	f2 cf       	rjmp	.-28     	; 0x1760 <__fp_split3+0xe>
    177c:	46 95       	lsr	r20
    177e:	f1 df       	rcall	.-30     	; 0x1762 <__fp_splitA>
    1780:	08 c0       	rjmp	.+16     	; 0x1792 <__fp_splitA+0x30>
    1782:	16 16       	cp	r1, r22
    1784:	17 06       	cpc	r1, r23
    1786:	18 06       	cpc	r1, r24
    1788:	99 1f       	adc	r25, r25
    178a:	f1 cf       	rjmp	.-30     	; 0x176e <__fp_splitA+0xc>
    178c:	86 95       	lsr	r24
    178e:	71 05       	cpc	r23, r1
    1790:	61 05       	cpc	r22, r1
    1792:	08 94       	sec
    1794:	08 95       	ret

00001796 <__fp_zero>:
    1796:	e8 94       	clt

00001798 <__fp_szero>:
    1798:	bb 27       	eor	r27, r27
    179a:	66 27       	eor	r22, r22
    179c:	77 27       	eor	r23, r23
    179e:	cb 01       	movw	r24, r22
    17a0:	97 f9       	bld	r25, 7
    17a2:	08 95       	ret

000017a4 <__gesf2>:
    17a4:	65 df       	rcall	.-310    	; 0x1670 <__fp_cmp>
    17a6:	08 f4       	brcc	.+2      	; 0x17aa <__gesf2+0x6>
    17a8:	8f ef       	ldi	r24, 0xFF	; 255
    17aa:	08 95       	ret

000017ac <inverse>:
    17ac:	9b 01       	movw	r18, r22
    17ae:	ac 01       	movw	r20, r24
    17b0:	60 e0       	ldi	r22, 0x00	; 0
    17b2:	70 e0       	ldi	r23, 0x00	; 0
    17b4:	80 e8       	ldi	r24, 0x80	; 128
    17b6:	9f e3       	ldi	r25, 0x3F	; 63
    17b8:	85 ce       	rjmp	.-758    	; 0x14c4 <__divsf3>

000017ba <__mulsf3>:
    17ba:	0b d0       	rcall	.+22     	; 0x17d2 <__mulsf3x>
    17bc:	b9 cf       	rjmp	.-142    	; 0x1730 <__fp_round>
    17be:	aa df       	rcall	.-172    	; 0x1714 <__fp_pscA>
    17c0:	28 f0       	brcs	.+10     	; 0x17cc <__mulsf3+0x12>
    17c2:	af df       	rcall	.-162    	; 0x1722 <__fp_pscB>
    17c4:	18 f0       	brcs	.+6      	; 0x17cc <__mulsf3+0x12>
    17c6:	95 23       	and	r25, r21
    17c8:	09 f0       	breq	.+2      	; 0x17cc <__mulsf3+0x12>
    17ca:	76 cf       	rjmp	.-276    	; 0x16b8 <__fp_inf>
    17cc:	7b cf       	rjmp	.-266    	; 0x16c4 <__fp_nan>
    17ce:	11 24       	eor	r1, r1
    17d0:	e3 cf       	rjmp	.-58     	; 0x1798 <__fp_szero>

000017d2 <__mulsf3x>:
    17d2:	bf df       	rcall	.-130    	; 0x1752 <__fp_split3>
    17d4:	a0 f3       	brcs	.-24     	; 0x17be <__mulsf3+0x4>

000017d6 <__mulsf3_pse>:
    17d6:	95 9f       	mul	r25, r21
    17d8:	d1 f3       	breq	.-12     	; 0x17ce <__mulsf3+0x14>
    17da:	95 0f       	add	r25, r21
    17dc:	50 e0       	ldi	r21, 0x00	; 0
    17de:	55 1f       	adc	r21, r21
    17e0:	62 9f       	mul	r22, r18
    17e2:	f0 01       	movw	r30, r0
    17e4:	72 9f       	mul	r23, r18
    17e6:	bb 27       	eor	r27, r27
    17e8:	f0 0d       	add	r31, r0
    17ea:	b1 1d       	adc	r27, r1
    17ec:	63 9f       	mul	r22, r19
    17ee:	aa 27       	eor	r26, r26
    17f0:	f0 0d       	add	r31, r0
    17f2:	b1 1d       	adc	r27, r1
    17f4:	aa 1f       	adc	r26, r26
    17f6:	64 9f       	mul	r22, r20
    17f8:	66 27       	eor	r22, r22
    17fa:	b0 0d       	add	r27, r0
    17fc:	a1 1d       	adc	r26, r1
    17fe:	66 1f       	adc	r22, r22
    1800:	82 9f       	mul	r24, r18
    1802:	22 27       	eor	r18, r18
    1804:	b0 0d       	add	r27, r0
    1806:	a1 1d       	adc	r26, r1
    1808:	62 1f       	adc	r22, r18
    180a:	73 9f       	mul	r23, r19
    180c:	b0 0d       	add	r27, r0
    180e:	a1 1d       	adc	r26, r1
    1810:	62 1f       	adc	r22, r18
    1812:	83 9f       	mul	r24, r19
    1814:	a0 0d       	add	r26, r0
    1816:	61 1d       	adc	r22, r1
    1818:	22 1f       	adc	r18, r18
    181a:	74 9f       	mul	r23, r20
    181c:	33 27       	eor	r19, r19
    181e:	a0 0d       	add	r26, r0
    1820:	61 1d       	adc	r22, r1
    1822:	23 1f       	adc	r18, r19
    1824:	84 9f       	mul	r24, r20
    1826:	60 0d       	add	r22, r0
    1828:	21 1d       	adc	r18, r1
    182a:	82 2f       	mov	r24, r18
    182c:	76 2f       	mov	r23, r22
    182e:	6a 2f       	mov	r22, r26
    1830:	11 24       	eor	r1, r1
    1832:	9f 57       	subi	r25, 0x7F	; 127
    1834:	50 40       	sbci	r21, 0x00	; 0
    1836:	8a f0       	brmi	.+34     	; 0x185a <__mulsf3_pse+0x84>
    1838:	e1 f0       	breq	.+56     	; 0x1872 <__mulsf3_pse+0x9c>
    183a:	88 23       	and	r24, r24
    183c:	4a f0       	brmi	.+18     	; 0x1850 <__mulsf3_pse+0x7a>
    183e:	ee 0f       	add	r30, r30
    1840:	ff 1f       	adc	r31, r31
    1842:	bb 1f       	adc	r27, r27
    1844:	66 1f       	adc	r22, r22
    1846:	77 1f       	adc	r23, r23
    1848:	88 1f       	adc	r24, r24
    184a:	91 50       	subi	r25, 0x01	; 1
    184c:	50 40       	sbci	r21, 0x00	; 0
    184e:	a9 f7       	brne	.-22     	; 0x183a <__mulsf3_pse+0x64>
    1850:	9e 3f       	cpi	r25, 0xFE	; 254
    1852:	51 05       	cpc	r21, r1
    1854:	70 f0       	brcs	.+28     	; 0x1872 <__mulsf3_pse+0x9c>
    1856:	30 cf       	rjmp	.-416    	; 0x16b8 <__fp_inf>
    1858:	9f cf       	rjmp	.-194    	; 0x1798 <__fp_szero>
    185a:	5f 3f       	cpi	r21, 0xFF	; 255
    185c:	ec f3       	brlt	.-6      	; 0x1858 <__mulsf3_pse+0x82>
    185e:	98 3e       	cpi	r25, 0xE8	; 232
    1860:	dc f3       	brlt	.-10     	; 0x1858 <__mulsf3_pse+0x82>
    1862:	86 95       	lsr	r24
    1864:	77 95       	ror	r23
    1866:	67 95       	ror	r22
    1868:	b7 95       	ror	r27
    186a:	f7 95       	ror	r31
    186c:	e7 95       	ror	r30
    186e:	9f 5f       	subi	r25, 0xFF	; 255
    1870:	c1 f7       	brne	.-16     	; 0x1862 <__mulsf3_pse+0x8c>
    1872:	fe 2b       	or	r31, r30
    1874:	88 0f       	add	r24, r24
    1876:	91 1d       	adc	r25, r1
    1878:	96 95       	lsr	r25
    187a:	87 95       	ror	r24
    187c:	97 f9       	bld	r25, 7
    187e:	08 95       	ret

00001880 <square>:
    1880:	9b 01       	movw	r18, r22
    1882:	ac 01       	movw	r20, r24
    1884:	9a cf       	rjmp	.-204    	; 0x17ba <__mulsf3>

00001886 <__divmodhi4>:
    1886:	97 fb       	bst	r25, 7
    1888:	07 2e       	mov	r0, r23
    188a:	16 f4       	brtc	.+4      	; 0x1890 <__divmodhi4+0xa>
    188c:	00 94       	com	r0
    188e:	06 d0       	rcall	.+12     	; 0x189c <__divmodhi4_neg1>
    1890:	77 fd       	sbrc	r23, 7
    1892:	08 d0       	rcall	.+16     	; 0x18a4 <__divmodhi4_neg2>
    1894:	3e d0       	rcall	.+124    	; 0x1912 <__udivmodhi4>
    1896:	07 fc       	sbrc	r0, 7
    1898:	05 d0       	rcall	.+10     	; 0x18a4 <__divmodhi4_neg2>
    189a:	3e f4       	brtc	.+14     	; 0x18aa <__divmodhi4_exit>

0000189c <__divmodhi4_neg1>:
    189c:	90 95       	com	r25
    189e:	81 95       	neg	r24
    18a0:	9f 4f       	sbci	r25, 0xFF	; 255
    18a2:	08 95       	ret

000018a4 <__divmodhi4_neg2>:
    18a4:	70 95       	com	r23
    18a6:	61 95       	neg	r22
    18a8:	7f 4f       	sbci	r23, 0xFF	; 255

000018aa <__divmodhi4_exit>:
    18aa:	08 95       	ret

000018ac <__divmodsi4>:
    18ac:	05 2e       	mov	r0, r21
    18ae:	97 fb       	bst	r25, 7
    18b0:	16 f4       	brtc	.+4      	; 0x18b6 <__divmodsi4+0xa>
    18b2:	00 94       	com	r0
    18b4:	0f d0       	rcall	.+30     	; 0x18d4 <__negsi2>
    18b6:	57 fd       	sbrc	r21, 7
    18b8:	05 d0       	rcall	.+10     	; 0x18c4 <__divmodsi4_neg2>
    18ba:	3f d0       	rcall	.+126    	; 0x193a <__udivmodsi4>
    18bc:	07 fc       	sbrc	r0, 7
    18be:	02 d0       	rcall	.+4      	; 0x18c4 <__divmodsi4_neg2>
    18c0:	46 f4       	brtc	.+16     	; 0x18d2 <__divmodsi4_exit>
    18c2:	08 c0       	rjmp	.+16     	; 0x18d4 <__negsi2>

000018c4 <__divmodsi4_neg2>:
    18c4:	50 95       	com	r21
    18c6:	40 95       	com	r20
    18c8:	30 95       	com	r19
    18ca:	21 95       	neg	r18
    18cc:	3f 4f       	sbci	r19, 0xFF	; 255
    18ce:	4f 4f       	sbci	r20, 0xFF	; 255
    18d0:	5f 4f       	sbci	r21, 0xFF	; 255

000018d2 <__divmodsi4_exit>:
    18d2:	08 95       	ret

000018d4 <__negsi2>:
    18d4:	90 95       	com	r25
    18d6:	80 95       	com	r24
    18d8:	70 95       	com	r23
    18da:	61 95       	neg	r22
    18dc:	7f 4f       	sbci	r23, 0xFF	; 255
    18de:	8f 4f       	sbci	r24, 0xFF	; 255
    18e0:	9f 4f       	sbci	r25, 0xFF	; 255
    18e2:	08 95       	ret

000018e4 <__tablejump2__>:
    18e4:	ee 0f       	add	r30, r30
    18e6:	ff 1f       	adc	r31, r31
    18e8:	88 1f       	adc	r24, r24
    18ea:	8b bf       	out	0x3b, r24	; 59
    18ec:	07 90       	elpm	r0, Z+
    18ee:	f6 91       	elpm	r31, Z
    18f0:	e0 2d       	mov	r30, r0
    18f2:	19 94       	eijmp

000018f4 <__umulhisi3>:
    18f4:	a2 9f       	mul	r26, r18
    18f6:	b0 01       	movw	r22, r0
    18f8:	b3 9f       	mul	r27, r19
    18fa:	c0 01       	movw	r24, r0
    18fc:	a3 9f       	mul	r26, r19
    18fe:	70 0d       	add	r23, r0
    1900:	81 1d       	adc	r24, r1
    1902:	11 24       	eor	r1, r1
    1904:	91 1d       	adc	r25, r1
    1906:	b2 9f       	mul	r27, r18
    1908:	70 0d       	add	r23, r0
    190a:	81 1d       	adc	r24, r1
    190c:	11 24       	eor	r1, r1
    190e:	91 1d       	adc	r25, r1
    1910:	08 95       	ret

00001912 <__udivmodhi4>:
    1912:	aa 1b       	sub	r26, r26
    1914:	bb 1b       	sub	r27, r27
    1916:	51 e1       	ldi	r21, 0x11	; 17
    1918:	07 c0       	rjmp	.+14     	; 0x1928 <__udivmodhi4_ep>

0000191a <__udivmodhi4_loop>:
    191a:	aa 1f       	adc	r26, r26
    191c:	bb 1f       	adc	r27, r27
    191e:	a6 17       	cp	r26, r22
    1920:	b7 07       	cpc	r27, r23
    1922:	10 f0       	brcs	.+4      	; 0x1928 <__udivmodhi4_ep>
    1924:	a6 1b       	sub	r26, r22
    1926:	b7 0b       	sbc	r27, r23

00001928 <__udivmodhi4_ep>:
    1928:	88 1f       	adc	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	5a 95       	dec	r21
    192e:	a9 f7       	brne	.-22     	; 0x191a <__udivmodhi4_loop>
    1930:	80 95       	com	r24
    1932:	90 95       	com	r25
    1934:	bc 01       	movw	r22, r24
    1936:	cd 01       	movw	r24, r26
    1938:	08 95       	ret

0000193a <__udivmodsi4>:
    193a:	a1 e2       	ldi	r26, 0x21	; 33
    193c:	1a 2e       	mov	r1, r26
    193e:	aa 1b       	sub	r26, r26
    1940:	bb 1b       	sub	r27, r27
    1942:	fd 01       	movw	r30, r26
    1944:	0d c0       	rjmp	.+26     	; 0x1960 <__udivmodsi4_ep>

00001946 <__udivmodsi4_loop>:
    1946:	aa 1f       	adc	r26, r26
    1948:	bb 1f       	adc	r27, r27
    194a:	ee 1f       	adc	r30, r30
    194c:	ff 1f       	adc	r31, r31
    194e:	a2 17       	cp	r26, r18
    1950:	b3 07       	cpc	r27, r19
    1952:	e4 07       	cpc	r30, r20
    1954:	f5 07       	cpc	r31, r21
    1956:	20 f0       	brcs	.+8      	; 0x1960 <__udivmodsi4_ep>
    1958:	a2 1b       	sub	r26, r18
    195a:	b3 0b       	sbc	r27, r19
    195c:	e4 0b       	sbc	r30, r20
    195e:	f5 0b       	sbc	r31, r21

00001960 <__udivmodsi4_ep>:
    1960:	66 1f       	adc	r22, r22
    1962:	77 1f       	adc	r23, r23
    1964:	88 1f       	adc	r24, r24
    1966:	99 1f       	adc	r25, r25
    1968:	1a 94       	dec	r1
    196a:	69 f7       	brne	.-38     	; 0x1946 <__udivmodsi4_loop>
    196c:	60 95       	com	r22
    196e:	70 95       	com	r23
    1970:	80 95       	com	r24
    1972:	90 95       	com	r25
    1974:	9b 01       	movw	r18, r22
    1976:	ac 01       	movw	r20, r24
    1978:	bd 01       	movw	r22, r26
    197a:	cf 01       	movw	r24, r30
    197c:	08 95       	ret

0000197e <fdevopen>:
    197e:	0f 93       	push	r16
    1980:	1f 93       	push	r17
    1982:	cf 93       	push	r28
    1984:	df 93       	push	r29
    1986:	00 97       	sbiw	r24, 0x00	; 0
    1988:	31 f4       	brne	.+12     	; 0x1996 <fdevopen+0x18>
    198a:	61 15       	cp	r22, r1
    198c:	71 05       	cpc	r23, r1
    198e:	19 f4       	brne	.+6      	; 0x1996 <fdevopen+0x18>
    1990:	80 e0       	ldi	r24, 0x00	; 0
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	39 c0       	rjmp	.+114    	; 0x1a08 <fdevopen+0x8a>
    1996:	8b 01       	movw	r16, r22
    1998:	ec 01       	movw	r28, r24
    199a:	6e e0       	ldi	r22, 0x0E	; 14
    199c:	70 e0       	ldi	r23, 0x00	; 0
    199e:	81 e0       	ldi	r24, 0x01	; 1
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	47 d2       	rcall	.+1166   	; 0x1e32 <calloc>
    19a4:	fc 01       	movw	r30, r24
    19a6:	89 2b       	or	r24, r25
    19a8:	99 f3       	breq	.-26     	; 0x1990 <fdevopen+0x12>
    19aa:	80 e8       	ldi	r24, 0x80	; 128
    19ac:	83 83       	std	Z+3, r24	; 0x03
    19ae:	01 15       	cp	r16, r1
    19b0:	11 05       	cpc	r17, r1
    19b2:	71 f0       	breq	.+28     	; 0x19d0 <fdevopen+0x52>
    19b4:	13 87       	std	Z+11, r17	; 0x0b
    19b6:	02 87       	std	Z+10, r16	; 0x0a
    19b8:	81 e8       	ldi	r24, 0x81	; 129
    19ba:	83 83       	std	Z+3, r24	; 0x03
    19bc:	80 91 b4 03 	lds	r24, 0x03B4	; 0x8003b4 <__iob>
    19c0:	90 91 b5 03 	lds	r25, 0x03B5	; 0x8003b5 <__iob+0x1>
    19c4:	89 2b       	or	r24, r25
    19c6:	21 f4       	brne	.+8      	; 0x19d0 <fdevopen+0x52>
    19c8:	f0 93 b5 03 	sts	0x03B5, r31	; 0x8003b5 <__iob+0x1>
    19cc:	e0 93 b4 03 	sts	0x03B4, r30	; 0x8003b4 <__iob>
    19d0:	20 97       	sbiw	r28, 0x00	; 0
    19d2:	c9 f0       	breq	.+50     	; 0x1a06 <fdevopen+0x88>
    19d4:	d1 87       	std	Z+9, r29	; 0x09
    19d6:	c0 87       	std	Z+8, r28	; 0x08
    19d8:	83 81       	ldd	r24, Z+3	; 0x03
    19da:	82 60       	ori	r24, 0x02	; 2
    19dc:	83 83       	std	Z+3, r24	; 0x03
    19de:	80 91 b6 03 	lds	r24, 0x03B6	; 0x8003b6 <__iob+0x2>
    19e2:	90 91 b7 03 	lds	r25, 0x03B7	; 0x8003b7 <__iob+0x3>
    19e6:	89 2b       	or	r24, r25
    19e8:	71 f4       	brne	.+28     	; 0x1a06 <fdevopen+0x88>
    19ea:	f0 93 b7 03 	sts	0x03B7, r31	; 0x8003b7 <__iob+0x3>
    19ee:	e0 93 b6 03 	sts	0x03B6, r30	; 0x8003b6 <__iob+0x2>
    19f2:	80 91 b8 03 	lds	r24, 0x03B8	; 0x8003b8 <__iob+0x4>
    19f6:	90 91 b9 03 	lds	r25, 0x03B9	; 0x8003b9 <__iob+0x5>
    19fa:	89 2b       	or	r24, r25
    19fc:	21 f4       	brne	.+8      	; 0x1a06 <fdevopen+0x88>
    19fe:	f0 93 b9 03 	sts	0x03B9, r31	; 0x8003b9 <__iob+0x5>
    1a02:	e0 93 b8 03 	sts	0x03B8, r30	; 0x8003b8 <__iob+0x4>
    1a06:	cf 01       	movw	r24, r30
    1a08:	df 91       	pop	r29
    1a0a:	cf 91       	pop	r28
    1a0c:	1f 91       	pop	r17
    1a0e:	0f 91       	pop	r16
    1a10:	08 95       	ret

00001a12 <printf>:
    1a12:	cf 93       	push	r28
    1a14:	df 93       	push	r29
    1a16:	cd b7       	in	r28, 0x3d	; 61
    1a18:	de b7       	in	r29, 0x3e	; 62
    1a1a:	ae 01       	movw	r20, r28
    1a1c:	4a 5f       	subi	r20, 0xFA	; 250
    1a1e:	5f 4f       	sbci	r21, 0xFF	; 255
    1a20:	fa 01       	movw	r30, r20
    1a22:	61 91       	ld	r22, Z+
    1a24:	71 91       	ld	r23, Z+
    1a26:	af 01       	movw	r20, r30
    1a28:	80 91 b6 03 	lds	r24, 0x03B6	; 0x8003b6 <__iob+0x2>
    1a2c:	90 91 b7 03 	lds	r25, 0x03B7	; 0x8003b7 <__iob+0x3>
    1a30:	03 d0       	rcall	.+6      	; 0x1a38 <vfprintf>
    1a32:	df 91       	pop	r29
    1a34:	cf 91       	pop	r28
    1a36:	08 95       	ret

00001a38 <vfprintf>:
    1a38:	2f 92       	push	r2
    1a3a:	3f 92       	push	r3
    1a3c:	4f 92       	push	r4
    1a3e:	5f 92       	push	r5
    1a40:	6f 92       	push	r6
    1a42:	7f 92       	push	r7
    1a44:	8f 92       	push	r8
    1a46:	9f 92       	push	r9
    1a48:	af 92       	push	r10
    1a4a:	bf 92       	push	r11
    1a4c:	cf 92       	push	r12
    1a4e:	df 92       	push	r13
    1a50:	ef 92       	push	r14
    1a52:	ff 92       	push	r15
    1a54:	0f 93       	push	r16
    1a56:	1f 93       	push	r17
    1a58:	cf 93       	push	r28
    1a5a:	df 93       	push	r29
    1a5c:	cd b7       	in	r28, 0x3d	; 61
    1a5e:	de b7       	in	r29, 0x3e	; 62
    1a60:	2b 97       	sbiw	r28, 0x0b	; 11
    1a62:	0f b6       	in	r0, 0x3f	; 63
    1a64:	f8 94       	cli
    1a66:	de bf       	out	0x3e, r29	; 62
    1a68:	0f be       	out	0x3f, r0	; 63
    1a6a:	cd bf       	out	0x3d, r28	; 61
    1a6c:	6c 01       	movw	r12, r24
    1a6e:	7b 01       	movw	r14, r22
    1a70:	8a 01       	movw	r16, r20
    1a72:	fc 01       	movw	r30, r24
    1a74:	17 82       	std	Z+7, r1	; 0x07
    1a76:	16 82       	std	Z+6, r1	; 0x06
    1a78:	83 81       	ldd	r24, Z+3	; 0x03
    1a7a:	81 ff       	sbrs	r24, 1
    1a7c:	bf c1       	rjmp	.+894    	; 0x1dfc <vfprintf+0x3c4>
    1a7e:	ce 01       	movw	r24, r28
    1a80:	01 96       	adiw	r24, 0x01	; 1
    1a82:	3c 01       	movw	r6, r24
    1a84:	f6 01       	movw	r30, r12
    1a86:	93 81       	ldd	r25, Z+3	; 0x03
    1a88:	f7 01       	movw	r30, r14
    1a8a:	93 fd       	sbrc	r25, 3
    1a8c:	85 91       	lpm	r24, Z+
    1a8e:	93 ff       	sbrs	r25, 3
    1a90:	81 91       	ld	r24, Z+
    1a92:	7f 01       	movw	r14, r30
    1a94:	88 23       	and	r24, r24
    1a96:	09 f4       	brne	.+2      	; 0x1a9a <vfprintf+0x62>
    1a98:	ad c1       	rjmp	.+858    	; 0x1df4 <vfprintf+0x3bc>
    1a9a:	85 32       	cpi	r24, 0x25	; 37
    1a9c:	39 f4       	brne	.+14     	; 0x1aac <vfprintf+0x74>
    1a9e:	93 fd       	sbrc	r25, 3
    1aa0:	85 91       	lpm	r24, Z+
    1aa2:	93 ff       	sbrs	r25, 3
    1aa4:	81 91       	ld	r24, Z+
    1aa6:	7f 01       	movw	r14, r30
    1aa8:	85 32       	cpi	r24, 0x25	; 37
    1aaa:	21 f4       	brne	.+8      	; 0x1ab4 <vfprintf+0x7c>
    1aac:	b6 01       	movw	r22, r12
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	18 d3       	rcall	.+1584   	; 0x20e2 <fputc>
    1ab2:	e8 cf       	rjmp	.-48     	; 0x1a84 <vfprintf+0x4c>
    1ab4:	91 2c       	mov	r9, r1
    1ab6:	21 2c       	mov	r2, r1
    1ab8:	31 2c       	mov	r3, r1
    1aba:	ff e1       	ldi	r31, 0x1F	; 31
    1abc:	f3 15       	cp	r31, r3
    1abe:	d8 f0       	brcs	.+54     	; 0x1af6 <vfprintf+0xbe>
    1ac0:	8b 32       	cpi	r24, 0x2B	; 43
    1ac2:	79 f0       	breq	.+30     	; 0x1ae2 <vfprintf+0xaa>
    1ac4:	38 f4       	brcc	.+14     	; 0x1ad4 <vfprintf+0x9c>
    1ac6:	80 32       	cpi	r24, 0x20	; 32
    1ac8:	79 f0       	breq	.+30     	; 0x1ae8 <vfprintf+0xb0>
    1aca:	83 32       	cpi	r24, 0x23	; 35
    1acc:	a1 f4       	brne	.+40     	; 0x1af6 <vfprintf+0xbe>
    1ace:	23 2d       	mov	r18, r3
    1ad0:	20 61       	ori	r18, 0x10	; 16
    1ad2:	1d c0       	rjmp	.+58     	; 0x1b0e <vfprintf+0xd6>
    1ad4:	8d 32       	cpi	r24, 0x2D	; 45
    1ad6:	61 f0       	breq	.+24     	; 0x1af0 <vfprintf+0xb8>
    1ad8:	80 33       	cpi	r24, 0x30	; 48
    1ada:	69 f4       	brne	.+26     	; 0x1af6 <vfprintf+0xbe>
    1adc:	23 2d       	mov	r18, r3
    1ade:	21 60       	ori	r18, 0x01	; 1
    1ae0:	16 c0       	rjmp	.+44     	; 0x1b0e <vfprintf+0xd6>
    1ae2:	83 2d       	mov	r24, r3
    1ae4:	82 60       	ori	r24, 0x02	; 2
    1ae6:	38 2e       	mov	r3, r24
    1ae8:	e3 2d       	mov	r30, r3
    1aea:	e4 60       	ori	r30, 0x04	; 4
    1aec:	3e 2e       	mov	r3, r30
    1aee:	2a c0       	rjmp	.+84     	; 0x1b44 <vfprintf+0x10c>
    1af0:	f3 2d       	mov	r31, r3
    1af2:	f8 60       	ori	r31, 0x08	; 8
    1af4:	1d c0       	rjmp	.+58     	; 0x1b30 <vfprintf+0xf8>
    1af6:	37 fc       	sbrc	r3, 7
    1af8:	2d c0       	rjmp	.+90     	; 0x1b54 <vfprintf+0x11c>
    1afa:	20 ed       	ldi	r18, 0xD0	; 208
    1afc:	28 0f       	add	r18, r24
    1afe:	2a 30       	cpi	r18, 0x0A	; 10
    1b00:	40 f0       	brcs	.+16     	; 0x1b12 <vfprintf+0xda>
    1b02:	8e 32       	cpi	r24, 0x2E	; 46
    1b04:	b9 f4       	brne	.+46     	; 0x1b34 <vfprintf+0xfc>
    1b06:	36 fc       	sbrc	r3, 6
    1b08:	75 c1       	rjmp	.+746    	; 0x1df4 <vfprintf+0x3bc>
    1b0a:	23 2d       	mov	r18, r3
    1b0c:	20 64       	ori	r18, 0x40	; 64
    1b0e:	32 2e       	mov	r3, r18
    1b10:	19 c0       	rjmp	.+50     	; 0x1b44 <vfprintf+0x10c>
    1b12:	36 fe       	sbrs	r3, 6
    1b14:	06 c0       	rjmp	.+12     	; 0x1b22 <vfprintf+0xea>
    1b16:	8a e0       	ldi	r24, 0x0A	; 10
    1b18:	98 9e       	mul	r9, r24
    1b1a:	20 0d       	add	r18, r0
    1b1c:	11 24       	eor	r1, r1
    1b1e:	92 2e       	mov	r9, r18
    1b20:	11 c0       	rjmp	.+34     	; 0x1b44 <vfprintf+0x10c>
    1b22:	ea e0       	ldi	r30, 0x0A	; 10
    1b24:	2e 9e       	mul	r2, r30
    1b26:	20 0d       	add	r18, r0
    1b28:	11 24       	eor	r1, r1
    1b2a:	22 2e       	mov	r2, r18
    1b2c:	f3 2d       	mov	r31, r3
    1b2e:	f0 62       	ori	r31, 0x20	; 32
    1b30:	3f 2e       	mov	r3, r31
    1b32:	08 c0       	rjmp	.+16     	; 0x1b44 <vfprintf+0x10c>
    1b34:	8c 36       	cpi	r24, 0x6C	; 108
    1b36:	21 f4       	brne	.+8      	; 0x1b40 <vfprintf+0x108>
    1b38:	83 2d       	mov	r24, r3
    1b3a:	80 68       	ori	r24, 0x80	; 128
    1b3c:	38 2e       	mov	r3, r24
    1b3e:	02 c0       	rjmp	.+4      	; 0x1b44 <vfprintf+0x10c>
    1b40:	88 36       	cpi	r24, 0x68	; 104
    1b42:	41 f4       	brne	.+16     	; 0x1b54 <vfprintf+0x11c>
    1b44:	f7 01       	movw	r30, r14
    1b46:	93 fd       	sbrc	r25, 3
    1b48:	85 91       	lpm	r24, Z+
    1b4a:	93 ff       	sbrs	r25, 3
    1b4c:	81 91       	ld	r24, Z+
    1b4e:	7f 01       	movw	r14, r30
    1b50:	81 11       	cpse	r24, r1
    1b52:	b3 cf       	rjmp	.-154    	; 0x1aba <vfprintf+0x82>
    1b54:	98 2f       	mov	r25, r24
    1b56:	9f 7d       	andi	r25, 0xDF	; 223
    1b58:	95 54       	subi	r25, 0x45	; 69
    1b5a:	93 30       	cpi	r25, 0x03	; 3
    1b5c:	28 f4       	brcc	.+10     	; 0x1b68 <vfprintf+0x130>
    1b5e:	0c 5f       	subi	r16, 0xFC	; 252
    1b60:	1f 4f       	sbci	r17, 0xFF	; 255
    1b62:	9f e3       	ldi	r25, 0x3F	; 63
    1b64:	99 83       	std	Y+1, r25	; 0x01
    1b66:	0d c0       	rjmp	.+26     	; 0x1b82 <vfprintf+0x14a>
    1b68:	83 36       	cpi	r24, 0x63	; 99
    1b6a:	31 f0       	breq	.+12     	; 0x1b78 <vfprintf+0x140>
    1b6c:	83 37       	cpi	r24, 0x73	; 115
    1b6e:	71 f0       	breq	.+28     	; 0x1b8c <vfprintf+0x154>
    1b70:	83 35       	cpi	r24, 0x53	; 83
    1b72:	09 f0       	breq	.+2      	; 0x1b76 <vfprintf+0x13e>
    1b74:	55 c0       	rjmp	.+170    	; 0x1c20 <vfprintf+0x1e8>
    1b76:	20 c0       	rjmp	.+64     	; 0x1bb8 <vfprintf+0x180>
    1b78:	f8 01       	movw	r30, r16
    1b7a:	80 81       	ld	r24, Z
    1b7c:	89 83       	std	Y+1, r24	; 0x01
    1b7e:	0e 5f       	subi	r16, 0xFE	; 254
    1b80:	1f 4f       	sbci	r17, 0xFF	; 255
    1b82:	88 24       	eor	r8, r8
    1b84:	83 94       	inc	r8
    1b86:	91 2c       	mov	r9, r1
    1b88:	53 01       	movw	r10, r6
    1b8a:	12 c0       	rjmp	.+36     	; 0x1bb0 <vfprintf+0x178>
    1b8c:	28 01       	movw	r4, r16
    1b8e:	f2 e0       	ldi	r31, 0x02	; 2
    1b90:	4f 0e       	add	r4, r31
    1b92:	51 1c       	adc	r5, r1
    1b94:	f8 01       	movw	r30, r16
    1b96:	a0 80       	ld	r10, Z
    1b98:	b1 80       	ldd	r11, Z+1	; 0x01
    1b9a:	36 fe       	sbrs	r3, 6
    1b9c:	03 c0       	rjmp	.+6      	; 0x1ba4 <vfprintf+0x16c>
    1b9e:	69 2d       	mov	r22, r9
    1ba0:	70 e0       	ldi	r23, 0x00	; 0
    1ba2:	02 c0       	rjmp	.+4      	; 0x1ba8 <vfprintf+0x170>
    1ba4:	6f ef       	ldi	r22, 0xFF	; 255
    1ba6:	7f ef       	ldi	r23, 0xFF	; 255
    1ba8:	c5 01       	movw	r24, r10
    1baa:	90 d2       	rcall	.+1312   	; 0x20cc <strnlen>
    1bac:	4c 01       	movw	r8, r24
    1bae:	82 01       	movw	r16, r4
    1bb0:	f3 2d       	mov	r31, r3
    1bb2:	ff 77       	andi	r31, 0x7F	; 127
    1bb4:	3f 2e       	mov	r3, r31
    1bb6:	15 c0       	rjmp	.+42     	; 0x1be2 <vfprintf+0x1aa>
    1bb8:	28 01       	movw	r4, r16
    1bba:	22 e0       	ldi	r18, 0x02	; 2
    1bbc:	42 0e       	add	r4, r18
    1bbe:	51 1c       	adc	r5, r1
    1bc0:	f8 01       	movw	r30, r16
    1bc2:	a0 80       	ld	r10, Z
    1bc4:	b1 80       	ldd	r11, Z+1	; 0x01
    1bc6:	36 fe       	sbrs	r3, 6
    1bc8:	03 c0       	rjmp	.+6      	; 0x1bd0 <vfprintf+0x198>
    1bca:	69 2d       	mov	r22, r9
    1bcc:	70 e0       	ldi	r23, 0x00	; 0
    1bce:	02 c0       	rjmp	.+4      	; 0x1bd4 <vfprintf+0x19c>
    1bd0:	6f ef       	ldi	r22, 0xFF	; 255
    1bd2:	7f ef       	ldi	r23, 0xFF	; 255
    1bd4:	c5 01       	movw	r24, r10
    1bd6:	68 d2       	rcall	.+1232   	; 0x20a8 <strnlen_P>
    1bd8:	4c 01       	movw	r8, r24
    1bda:	f3 2d       	mov	r31, r3
    1bdc:	f0 68       	ori	r31, 0x80	; 128
    1bde:	3f 2e       	mov	r3, r31
    1be0:	82 01       	movw	r16, r4
    1be2:	33 fc       	sbrc	r3, 3
    1be4:	19 c0       	rjmp	.+50     	; 0x1c18 <vfprintf+0x1e0>
    1be6:	82 2d       	mov	r24, r2
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	88 16       	cp	r8, r24
    1bec:	99 06       	cpc	r9, r25
    1bee:	a0 f4       	brcc	.+40     	; 0x1c18 <vfprintf+0x1e0>
    1bf0:	b6 01       	movw	r22, r12
    1bf2:	80 e2       	ldi	r24, 0x20	; 32
    1bf4:	90 e0       	ldi	r25, 0x00	; 0
    1bf6:	75 d2       	rcall	.+1258   	; 0x20e2 <fputc>
    1bf8:	2a 94       	dec	r2
    1bfa:	f5 cf       	rjmp	.-22     	; 0x1be6 <vfprintf+0x1ae>
    1bfc:	f5 01       	movw	r30, r10
    1bfe:	37 fc       	sbrc	r3, 7
    1c00:	85 91       	lpm	r24, Z+
    1c02:	37 fe       	sbrs	r3, 7
    1c04:	81 91       	ld	r24, Z+
    1c06:	5f 01       	movw	r10, r30
    1c08:	b6 01       	movw	r22, r12
    1c0a:	90 e0       	ldi	r25, 0x00	; 0
    1c0c:	6a d2       	rcall	.+1236   	; 0x20e2 <fputc>
    1c0e:	21 10       	cpse	r2, r1
    1c10:	2a 94       	dec	r2
    1c12:	21 e0       	ldi	r18, 0x01	; 1
    1c14:	82 1a       	sub	r8, r18
    1c16:	91 08       	sbc	r9, r1
    1c18:	81 14       	cp	r8, r1
    1c1a:	91 04       	cpc	r9, r1
    1c1c:	79 f7       	brne	.-34     	; 0x1bfc <vfprintf+0x1c4>
    1c1e:	e1 c0       	rjmp	.+450    	; 0x1de2 <vfprintf+0x3aa>
    1c20:	84 36       	cpi	r24, 0x64	; 100
    1c22:	11 f0       	breq	.+4      	; 0x1c28 <vfprintf+0x1f0>
    1c24:	89 36       	cpi	r24, 0x69	; 105
    1c26:	39 f5       	brne	.+78     	; 0x1c76 <vfprintf+0x23e>
    1c28:	f8 01       	movw	r30, r16
    1c2a:	37 fe       	sbrs	r3, 7
    1c2c:	07 c0       	rjmp	.+14     	; 0x1c3c <vfprintf+0x204>
    1c2e:	60 81       	ld	r22, Z
    1c30:	71 81       	ldd	r23, Z+1	; 0x01
    1c32:	82 81       	ldd	r24, Z+2	; 0x02
    1c34:	93 81       	ldd	r25, Z+3	; 0x03
    1c36:	0c 5f       	subi	r16, 0xFC	; 252
    1c38:	1f 4f       	sbci	r17, 0xFF	; 255
    1c3a:	08 c0       	rjmp	.+16     	; 0x1c4c <vfprintf+0x214>
    1c3c:	60 81       	ld	r22, Z
    1c3e:	71 81       	ldd	r23, Z+1	; 0x01
    1c40:	07 2e       	mov	r0, r23
    1c42:	00 0c       	add	r0, r0
    1c44:	88 0b       	sbc	r24, r24
    1c46:	99 0b       	sbc	r25, r25
    1c48:	0e 5f       	subi	r16, 0xFE	; 254
    1c4a:	1f 4f       	sbci	r17, 0xFF	; 255
    1c4c:	f3 2d       	mov	r31, r3
    1c4e:	ff 76       	andi	r31, 0x6F	; 111
    1c50:	3f 2e       	mov	r3, r31
    1c52:	97 ff       	sbrs	r25, 7
    1c54:	09 c0       	rjmp	.+18     	; 0x1c68 <vfprintf+0x230>
    1c56:	90 95       	com	r25
    1c58:	80 95       	com	r24
    1c5a:	70 95       	com	r23
    1c5c:	61 95       	neg	r22
    1c5e:	7f 4f       	sbci	r23, 0xFF	; 255
    1c60:	8f 4f       	sbci	r24, 0xFF	; 255
    1c62:	9f 4f       	sbci	r25, 0xFF	; 255
    1c64:	f0 68       	ori	r31, 0x80	; 128
    1c66:	3f 2e       	mov	r3, r31
    1c68:	2a e0       	ldi	r18, 0x0A	; 10
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	a3 01       	movw	r20, r6
    1c6e:	75 d2       	rcall	.+1258   	; 0x215a <__ultoa_invert>
    1c70:	88 2e       	mov	r8, r24
    1c72:	86 18       	sub	r8, r6
    1c74:	44 c0       	rjmp	.+136    	; 0x1cfe <vfprintf+0x2c6>
    1c76:	85 37       	cpi	r24, 0x75	; 117
    1c78:	31 f4       	brne	.+12     	; 0x1c86 <vfprintf+0x24e>
    1c7a:	23 2d       	mov	r18, r3
    1c7c:	2f 7e       	andi	r18, 0xEF	; 239
    1c7e:	b2 2e       	mov	r11, r18
    1c80:	2a e0       	ldi	r18, 0x0A	; 10
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	25 c0       	rjmp	.+74     	; 0x1cd0 <vfprintf+0x298>
    1c86:	93 2d       	mov	r25, r3
    1c88:	99 7f       	andi	r25, 0xF9	; 249
    1c8a:	b9 2e       	mov	r11, r25
    1c8c:	8f 36       	cpi	r24, 0x6F	; 111
    1c8e:	c1 f0       	breq	.+48     	; 0x1cc0 <vfprintf+0x288>
    1c90:	18 f4       	brcc	.+6      	; 0x1c98 <vfprintf+0x260>
    1c92:	88 35       	cpi	r24, 0x58	; 88
    1c94:	79 f0       	breq	.+30     	; 0x1cb4 <vfprintf+0x27c>
    1c96:	ae c0       	rjmp	.+348    	; 0x1df4 <vfprintf+0x3bc>
    1c98:	80 37       	cpi	r24, 0x70	; 112
    1c9a:	19 f0       	breq	.+6      	; 0x1ca2 <vfprintf+0x26a>
    1c9c:	88 37       	cpi	r24, 0x78	; 120
    1c9e:	21 f0       	breq	.+8      	; 0x1ca8 <vfprintf+0x270>
    1ca0:	a9 c0       	rjmp	.+338    	; 0x1df4 <vfprintf+0x3bc>
    1ca2:	e9 2f       	mov	r30, r25
    1ca4:	e0 61       	ori	r30, 0x10	; 16
    1ca6:	be 2e       	mov	r11, r30
    1ca8:	b4 fe       	sbrs	r11, 4
    1caa:	0d c0       	rjmp	.+26     	; 0x1cc6 <vfprintf+0x28e>
    1cac:	fb 2d       	mov	r31, r11
    1cae:	f4 60       	ori	r31, 0x04	; 4
    1cb0:	bf 2e       	mov	r11, r31
    1cb2:	09 c0       	rjmp	.+18     	; 0x1cc6 <vfprintf+0x28e>
    1cb4:	34 fe       	sbrs	r3, 4
    1cb6:	0a c0       	rjmp	.+20     	; 0x1ccc <vfprintf+0x294>
    1cb8:	29 2f       	mov	r18, r25
    1cba:	26 60       	ori	r18, 0x06	; 6
    1cbc:	b2 2e       	mov	r11, r18
    1cbe:	06 c0       	rjmp	.+12     	; 0x1ccc <vfprintf+0x294>
    1cc0:	28 e0       	ldi	r18, 0x08	; 8
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	05 c0       	rjmp	.+10     	; 0x1cd0 <vfprintf+0x298>
    1cc6:	20 e1       	ldi	r18, 0x10	; 16
    1cc8:	30 e0       	ldi	r19, 0x00	; 0
    1cca:	02 c0       	rjmp	.+4      	; 0x1cd0 <vfprintf+0x298>
    1ccc:	20 e1       	ldi	r18, 0x10	; 16
    1cce:	32 e0       	ldi	r19, 0x02	; 2
    1cd0:	f8 01       	movw	r30, r16
    1cd2:	b7 fe       	sbrs	r11, 7
    1cd4:	07 c0       	rjmp	.+14     	; 0x1ce4 <vfprintf+0x2ac>
    1cd6:	60 81       	ld	r22, Z
    1cd8:	71 81       	ldd	r23, Z+1	; 0x01
    1cda:	82 81       	ldd	r24, Z+2	; 0x02
    1cdc:	93 81       	ldd	r25, Z+3	; 0x03
    1cde:	0c 5f       	subi	r16, 0xFC	; 252
    1ce0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ce2:	06 c0       	rjmp	.+12     	; 0x1cf0 <vfprintf+0x2b8>
    1ce4:	60 81       	ld	r22, Z
    1ce6:	71 81       	ldd	r23, Z+1	; 0x01
    1ce8:	80 e0       	ldi	r24, 0x00	; 0
    1cea:	90 e0       	ldi	r25, 0x00	; 0
    1cec:	0e 5f       	subi	r16, 0xFE	; 254
    1cee:	1f 4f       	sbci	r17, 0xFF	; 255
    1cf0:	a3 01       	movw	r20, r6
    1cf2:	33 d2       	rcall	.+1126   	; 0x215a <__ultoa_invert>
    1cf4:	88 2e       	mov	r8, r24
    1cf6:	86 18       	sub	r8, r6
    1cf8:	fb 2d       	mov	r31, r11
    1cfa:	ff 77       	andi	r31, 0x7F	; 127
    1cfc:	3f 2e       	mov	r3, r31
    1cfe:	36 fe       	sbrs	r3, 6
    1d00:	0d c0       	rjmp	.+26     	; 0x1d1c <vfprintf+0x2e4>
    1d02:	23 2d       	mov	r18, r3
    1d04:	2e 7f       	andi	r18, 0xFE	; 254
    1d06:	a2 2e       	mov	r10, r18
    1d08:	89 14       	cp	r8, r9
    1d0a:	58 f4       	brcc	.+22     	; 0x1d22 <vfprintf+0x2ea>
    1d0c:	34 fe       	sbrs	r3, 4
    1d0e:	0b c0       	rjmp	.+22     	; 0x1d26 <vfprintf+0x2ee>
    1d10:	32 fc       	sbrc	r3, 2
    1d12:	09 c0       	rjmp	.+18     	; 0x1d26 <vfprintf+0x2ee>
    1d14:	83 2d       	mov	r24, r3
    1d16:	8e 7e       	andi	r24, 0xEE	; 238
    1d18:	a8 2e       	mov	r10, r24
    1d1a:	05 c0       	rjmp	.+10     	; 0x1d26 <vfprintf+0x2ee>
    1d1c:	b8 2c       	mov	r11, r8
    1d1e:	a3 2c       	mov	r10, r3
    1d20:	03 c0       	rjmp	.+6      	; 0x1d28 <vfprintf+0x2f0>
    1d22:	b8 2c       	mov	r11, r8
    1d24:	01 c0       	rjmp	.+2      	; 0x1d28 <vfprintf+0x2f0>
    1d26:	b9 2c       	mov	r11, r9
    1d28:	a4 fe       	sbrs	r10, 4
    1d2a:	0f c0       	rjmp	.+30     	; 0x1d4a <vfprintf+0x312>
    1d2c:	fe 01       	movw	r30, r28
    1d2e:	e8 0d       	add	r30, r8
    1d30:	f1 1d       	adc	r31, r1
    1d32:	80 81       	ld	r24, Z
    1d34:	80 33       	cpi	r24, 0x30	; 48
    1d36:	21 f4       	brne	.+8      	; 0x1d40 <vfprintf+0x308>
    1d38:	9a 2d       	mov	r25, r10
    1d3a:	99 7e       	andi	r25, 0xE9	; 233
    1d3c:	a9 2e       	mov	r10, r25
    1d3e:	09 c0       	rjmp	.+18     	; 0x1d52 <vfprintf+0x31a>
    1d40:	a2 fe       	sbrs	r10, 2
    1d42:	06 c0       	rjmp	.+12     	; 0x1d50 <vfprintf+0x318>
    1d44:	b3 94       	inc	r11
    1d46:	b3 94       	inc	r11
    1d48:	04 c0       	rjmp	.+8      	; 0x1d52 <vfprintf+0x31a>
    1d4a:	8a 2d       	mov	r24, r10
    1d4c:	86 78       	andi	r24, 0x86	; 134
    1d4e:	09 f0       	breq	.+2      	; 0x1d52 <vfprintf+0x31a>
    1d50:	b3 94       	inc	r11
    1d52:	a3 fc       	sbrc	r10, 3
    1d54:	10 c0       	rjmp	.+32     	; 0x1d76 <vfprintf+0x33e>
    1d56:	a0 fe       	sbrs	r10, 0
    1d58:	06 c0       	rjmp	.+12     	; 0x1d66 <vfprintf+0x32e>
    1d5a:	b2 14       	cp	r11, r2
    1d5c:	80 f4       	brcc	.+32     	; 0x1d7e <vfprintf+0x346>
    1d5e:	28 0c       	add	r2, r8
    1d60:	92 2c       	mov	r9, r2
    1d62:	9b 18       	sub	r9, r11
    1d64:	0d c0       	rjmp	.+26     	; 0x1d80 <vfprintf+0x348>
    1d66:	b2 14       	cp	r11, r2
    1d68:	58 f4       	brcc	.+22     	; 0x1d80 <vfprintf+0x348>
    1d6a:	b6 01       	movw	r22, r12
    1d6c:	80 e2       	ldi	r24, 0x20	; 32
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	b8 d1       	rcall	.+880    	; 0x20e2 <fputc>
    1d72:	b3 94       	inc	r11
    1d74:	f8 cf       	rjmp	.-16     	; 0x1d66 <vfprintf+0x32e>
    1d76:	b2 14       	cp	r11, r2
    1d78:	18 f4       	brcc	.+6      	; 0x1d80 <vfprintf+0x348>
    1d7a:	2b 18       	sub	r2, r11
    1d7c:	02 c0       	rjmp	.+4      	; 0x1d82 <vfprintf+0x34a>
    1d7e:	98 2c       	mov	r9, r8
    1d80:	21 2c       	mov	r2, r1
    1d82:	a4 fe       	sbrs	r10, 4
    1d84:	0f c0       	rjmp	.+30     	; 0x1da4 <vfprintf+0x36c>
    1d86:	b6 01       	movw	r22, r12
    1d88:	80 e3       	ldi	r24, 0x30	; 48
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	aa d1       	rcall	.+852    	; 0x20e2 <fputc>
    1d8e:	a2 fe       	sbrs	r10, 2
    1d90:	16 c0       	rjmp	.+44     	; 0x1dbe <vfprintf+0x386>
    1d92:	a1 fc       	sbrc	r10, 1
    1d94:	03 c0       	rjmp	.+6      	; 0x1d9c <vfprintf+0x364>
    1d96:	88 e7       	ldi	r24, 0x78	; 120
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	02 c0       	rjmp	.+4      	; 0x1da0 <vfprintf+0x368>
    1d9c:	88 e5       	ldi	r24, 0x58	; 88
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	b6 01       	movw	r22, r12
    1da2:	0c c0       	rjmp	.+24     	; 0x1dbc <vfprintf+0x384>
    1da4:	8a 2d       	mov	r24, r10
    1da6:	86 78       	andi	r24, 0x86	; 134
    1da8:	51 f0       	breq	.+20     	; 0x1dbe <vfprintf+0x386>
    1daa:	a1 fe       	sbrs	r10, 1
    1dac:	02 c0       	rjmp	.+4      	; 0x1db2 <vfprintf+0x37a>
    1dae:	8b e2       	ldi	r24, 0x2B	; 43
    1db0:	01 c0       	rjmp	.+2      	; 0x1db4 <vfprintf+0x37c>
    1db2:	80 e2       	ldi	r24, 0x20	; 32
    1db4:	a7 fc       	sbrc	r10, 7
    1db6:	8d e2       	ldi	r24, 0x2D	; 45
    1db8:	b6 01       	movw	r22, r12
    1dba:	90 e0       	ldi	r25, 0x00	; 0
    1dbc:	92 d1       	rcall	.+804    	; 0x20e2 <fputc>
    1dbe:	89 14       	cp	r8, r9
    1dc0:	30 f4       	brcc	.+12     	; 0x1dce <vfprintf+0x396>
    1dc2:	b6 01       	movw	r22, r12
    1dc4:	80 e3       	ldi	r24, 0x30	; 48
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	8c d1       	rcall	.+792    	; 0x20e2 <fputc>
    1dca:	9a 94       	dec	r9
    1dcc:	f8 cf       	rjmp	.-16     	; 0x1dbe <vfprintf+0x386>
    1dce:	8a 94       	dec	r8
    1dd0:	f3 01       	movw	r30, r6
    1dd2:	e8 0d       	add	r30, r8
    1dd4:	f1 1d       	adc	r31, r1
    1dd6:	80 81       	ld	r24, Z
    1dd8:	b6 01       	movw	r22, r12
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	82 d1       	rcall	.+772    	; 0x20e2 <fputc>
    1dde:	81 10       	cpse	r8, r1
    1de0:	f6 cf       	rjmp	.-20     	; 0x1dce <vfprintf+0x396>
    1de2:	22 20       	and	r2, r2
    1de4:	09 f4       	brne	.+2      	; 0x1de8 <vfprintf+0x3b0>
    1de6:	4e ce       	rjmp	.-868    	; 0x1a84 <vfprintf+0x4c>
    1de8:	b6 01       	movw	r22, r12
    1dea:	80 e2       	ldi	r24, 0x20	; 32
    1dec:	90 e0       	ldi	r25, 0x00	; 0
    1dee:	79 d1       	rcall	.+754    	; 0x20e2 <fputc>
    1df0:	2a 94       	dec	r2
    1df2:	f7 cf       	rjmp	.-18     	; 0x1de2 <vfprintf+0x3aa>
    1df4:	f6 01       	movw	r30, r12
    1df6:	86 81       	ldd	r24, Z+6	; 0x06
    1df8:	97 81       	ldd	r25, Z+7	; 0x07
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <vfprintf+0x3c8>
    1dfc:	8f ef       	ldi	r24, 0xFF	; 255
    1dfe:	9f ef       	ldi	r25, 0xFF	; 255
    1e00:	2b 96       	adiw	r28, 0x0b	; 11
    1e02:	0f b6       	in	r0, 0x3f	; 63
    1e04:	f8 94       	cli
    1e06:	de bf       	out	0x3e, r29	; 62
    1e08:	0f be       	out	0x3f, r0	; 63
    1e0a:	cd bf       	out	0x3d, r28	; 61
    1e0c:	df 91       	pop	r29
    1e0e:	cf 91       	pop	r28
    1e10:	1f 91       	pop	r17
    1e12:	0f 91       	pop	r16
    1e14:	ff 90       	pop	r15
    1e16:	ef 90       	pop	r14
    1e18:	df 90       	pop	r13
    1e1a:	cf 90       	pop	r12
    1e1c:	bf 90       	pop	r11
    1e1e:	af 90       	pop	r10
    1e20:	9f 90       	pop	r9
    1e22:	8f 90       	pop	r8
    1e24:	7f 90       	pop	r7
    1e26:	6f 90       	pop	r6
    1e28:	5f 90       	pop	r5
    1e2a:	4f 90       	pop	r4
    1e2c:	3f 90       	pop	r3
    1e2e:	2f 90       	pop	r2
    1e30:	08 95       	ret

00001e32 <calloc>:
    1e32:	0f 93       	push	r16
    1e34:	1f 93       	push	r17
    1e36:	cf 93       	push	r28
    1e38:	df 93       	push	r29
    1e3a:	86 9f       	mul	r24, r22
    1e3c:	80 01       	movw	r16, r0
    1e3e:	87 9f       	mul	r24, r23
    1e40:	10 0d       	add	r17, r0
    1e42:	96 9f       	mul	r25, r22
    1e44:	10 0d       	add	r17, r0
    1e46:	11 24       	eor	r1, r1
    1e48:	c8 01       	movw	r24, r16
    1e4a:	0d d0       	rcall	.+26     	; 0x1e66 <malloc>
    1e4c:	ec 01       	movw	r28, r24
    1e4e:	00 97       	sbiw	r24, 0x00	; 0
    1e50:	21 f0       	breq	.+8      	; 0x1e5a <calloc+0x28>
    1e52:	a8 01       	movw	r20, r16
    1e54:	60 e0       	ldi	r22, 0x00	; 0
    1e56:	70 e0       	ldi	r23, 0x00	; 0
    1e58:	32 d1       	rcall	.+612    	; 0x20be <memset>
    1e5a:	ce 01       	movw	r24, r28
    1e5c:	df 91       	pop	r29
    1e5e:	cf 91       	pop	r28
    1e60:	1f 91       	pop	r17
    1e62:	0f 91       	pop	r16
    1e64:	08 95       	ret

00001e66 <malloc>:
    1e66:	0f 93       	push	r16
    1e68:	1f 93       	push	r17
    1e6a:	cf 93       	push	r28
    1e6c:	df 93       	push	r29
    1e6e:	82 30       	cpi	r24, 0x02	; 2
    1e70:	91 05       	cpc	r25, r1
    1e72:	10 f4       	brcc	.+4      	; 0x1e78 <malloc+0x12>
    1e74:	82 e0       	ldi	r24, 0x02	; 2
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	e0 91 bc 03 	lds	r30, 0x03BC	; 0x8003bc <__flp>
    1e7c:	f0 91 bd 03 	lds	r31, 0x03BD	; 0x8003bd <__flp+0x1>
    1e80:	20 e0       	ldi	r18, 0x00	; 0
    1e82:	30 e0       	ldi	r19, 0x00	; 0
    1e84:	a0 e0       	ldi	r26, 0x00	; 0
    1e86:	b0 e0       	ldi	r27, 0x00	; 0
    1e88:	30 97       	sbiw	r30, 0x00	; 0
    1e8a:	19 f1       	breq	.+70     	; 0x1ed2 <malloc+0x6c>
    1e8c:	40 81       	ld	r20, Z
    1e8e:	51 81       	ldd	r21, Z+1	; 0x01
    1e90:	02 81       	ldd	r16, Z+2	; 0x02
    1e92:	13 81       	ldd	r17, Z+3	; 0x03
    1e94:	48 17       	cp	r20, r24
    1e96:	59 07       	cpc	r21, r25
    1e98:	c8 f0       	brcs	.+50     	; 0x1ecc <malloc+0x66>
    1e9a:	84 17       	cp	r24, r20
    1e9c:	95 07       	cpc	r25, r21
    1e9e:	69 f4       	brne	.+26     	; 0x1eba <malloc+0x54>
    1ea0:	10 97       	sbiw	r26, 0x00	; 0
    1ea2:	31 f0       	breq	.+12     	; 0x1eb0 <malloc+0x4a>
    1ea4:	12 96       	adiw	r26, 0x02	; 2
    1ea6:	0c 93       	st	X, r16
    1ea8:	12 97       	sbiw	r26, 0x02	; 2
    1eaa:	13 96       	adiw	r26, 0x03	; 3
    1eac:	1c 93       	st	X, r17
    1eae:	27 c0       	rjmp	.+78     	; 0x1efe <malloc+0x98>
    1eb0:	00 93 bc 03 	sts	0x03BC, r16	; 0x8003bc <__flp>
    1eb4:	10 93 bd 03 	sts	0x03BD, r17	; 0x8003bd <__flp+0x1>
    1eb8:	22 c0       	rjmp	.+68     	; 0x1efe <malloc+0x98>
    1eba:	21 15       	cp	r18, r1
    1ebc:	31 05       	cpc	r19, r1
    1ebe:	19 f0       	breq	.+6      	; 0x1ec6 <malloc+0x60>
    1ec0:	42 17       	cp	r20, r18
    1ec2:	53 07       	cpc	r21, r19
    1ec4:	18 f4       	brcc	.+6      	; 0x1ecc <malloc+0x66>
    1ec6:	9a 01       	movw	r18, r20
    1ec8:	bd 01       	movw	r22, r26
    1eca:	ef 01       	movw	r28, r30
    1ecc:	df 01       	movw	r26, r30
    1ece:	f8 01       	movw	r30, r16
    1ed0:	db cf       	rjmp	.-74     	; 0x1e88 <malloc+0x22>
    1ed2:	21 15       	cp	r18, r1
    1ed4:	31 05       	cpc	r19, r1
    1ed6:	f9 f0       	breq	.+62     	; 0x1f16 <malloc+0xb0>
    1ed8:	28 1b       	sub	r18, r24
    1eda:	39 0b       	sbc	r19, r25
    1edc:	24 30       	cpi	r18, 0x04	; 4
    1ede:	31 05       	cpc	r19, r1
    1ee0:	80 f4       	brcc	.+32     	; 0x1f02 <malloc+0x9c>
    1ee2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee6:	61 15       	cp	r22, r1
    1ee8:	71 05       	cpc	r23, r1
    1eea:	21 f0       	breq	.+8      	; 0x1ef4 <malloc+0x8e>
    1eec:	fb 01       	movw	r30, r22
    1eee:	93 83       	std	Z+3, r25	; 0x03
    1ef0:	82 83       	std	Z+2, r24	; 0x02
    1ef2:	04 c0       	rjmp	.+8      	; 0x1efc <malloc+0x96>
    1ef4:	90 93 bd 03 	sts	0x03BD, r25	; 0x8003bd <__flp+0x1>
    1ef8:	80 93 bc 03 	sts	0x03BC, r24	; 0x8003bc <__flp>
    1efc:	fe 01       	movw	r30, r28
    1efe:	32 96       	adiw	r30, 0x02	; 2
    1f00:	44 c0       	rjmp	.+136    	; 0x1f8a <malloc+0x124>
    1f02:	fe 01       	movw	r30, r28
    1f04:	e2 0f       	add	r30, r18
    1f06:	f3 1f       	adc	r31, r19
    1f08:	81 93       	st	Z+, r24
    1f0a:	91 93       	st	Z+, r25
    1f0c:	22 50       	subi	r18, 0x02	; 2
    1f0e:	31 09       	sbc	r19, r1
    1f10:	39 83       	std	Y+1, r19	; 0x01
    1f12:	28 83       	st	Y, r18
    1f14:	3a c0       	rjmp	.+116    	; 0x1f8a <malloc+0x124>
    1f16:	20 91 ba 03 	lds	r18, 0x03BA	; 0x8003ba <__brkval>
    1f1a:	30 91 bb 03 	lds	r19, 0x03BB	; 0x8003bb <__brkval+0x1>
    1f1e:	23 2b       	or	r18, r19
    1f20:	41 f4       	brne	.+16     	; 0x1f32 <malloc+0xcc>
    1f22:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1f26:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1f2a:	30 93 bb 03 	sts	0x03BB, r19	; 0x8003bb <__brkval+0x1>
    1f2e:	20 93 ba 03 	sts	0x03BA, r18	; 0x8003ba <__brkval>
    1f32:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1f36:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1f3a:	21 15       	cp	r18, r1
    1f3c:	31 05       	cpc	r19, r1
    1f3e:	41 f4       	brne	.+16     	; 0x1f50 <malloc+0xea>
    1f40:	2d b7       	in	r18, 0x3d	; 61
    1f42:	3e b7       	in	r19, 0x3e	; 62
    1f44:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1f48:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1f4c:	24 1b       	sub	r18, r20
    1f4e:	35 0b       	sbc	r19, r21
    1f50:	e0 91 ba 03 	lds	r30, 0x03BA	; 0x8003ba <__brkval>
    1f54:	f0 91 bb 03 	lds	r31, 0x03BB	; 0x8003bb <__brkval+0x1>
    1f58:	e2 17       	cp	r30, r18
    1f5a:	f3 07       	cpc	r31, r19
    1f5c:	a0 f4       	brcc	.+40     	; 0x1f86 <malloc+0x120>
    1f5e:	2e 1b       	sub	r18, r30
    1f60:	3f 0b       	sbc	r19, r31
    1f62:	28 17       	cp	r18, r24
    1f64:	39 07       	cpc	r19, r25
    1f66:	78 f0       	brcs	.+30     	; 0x1f86 <malloc+0x120>
    1f68:	ac 01       	movw	r20, r24
    1f6a:	4e 5f       	subi	r20, 0xFE	; 254
    1f6c:	5f 4f       	sbci	r21, 0xFF	; 255
    1f6e:	24 17       	cp	r18, r20
    1f70:	35 07       	cpc	r19, r21
    1f72:	48 f0       	brcs	.+18     	; 0x1f86 <malloc+0x120>
    1f74:	4e 0f       	add	r20, r30
    1f76:	5f 1f       	adc	r21, r31
    1f78:	50 93 bb 03 	sts	0x03BB, r21	; 0x8003bb <__brkval+0x1>
    1f7c:	40 93 ba 03 	sts	0x03BA, r20	; 0x8003ba <__brkval>
    1f80:	81 93       	st	Z+, r24
    1f82:	91 93       	st	Z+, r25
    1f84:	02 c0       	rjmp	.+4      	; 0x1f8a <malloc+0x124>
    1f86:	e0 e0       	ldi	r30, 0x00	; 0
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	cf 01       	movw	r24, r30
    1f8c:	df 91       	pop	r29
    1f8e:	cf 91       	pop	r28
    1f90:	1f 91       	pop	r17
    1f92:	0f 91       	pop	r16
    1f94:	08 95       	ret

00001f96 <free>:
    1f96:	cf 93       	push	r28
    1f98:	df 93       	push	r29
    1f9a:	00 97       	sbiw	r24, 0x00	; 0
    1f9c:	09 f4       	brne	.+2      	; 0x1fa0 <free+0xa>
    1f9e:	81 c0       	rjmp	.+258    	; 0x20a2 <free+0x10c>
    1fa0:	fc 01       	movw	r30, r24
    1fa2:	32 97       	sbiw	r30, 0x02	; 2
    1fa4:	13 82       	std	Z+3, r1	; 0x03
    1fa6:	12 82       	std	Z+2, r1	; 0x02
    1fa8:	a0 91 bc 03 	lds	r26, 0x03BC	; 0x8003bc <__flp>
    1fac:	b0 91 bd 03 	lds	r27, 0x03BD	; 0x8003bd <__flp+0x1>
    1fb0:	10 97       	sbiw	r26, 0x00	; 0
    1fb2:	81 f4       	brne	.+32     	; 0x1fd4 <free+0x3e>
    1fb4:	20 81       	ld	r18, Z
    1fb6:	31 81       	ldd	r19, Z+1	; 0x01
    1fb8:	82 0f       	add	r24, r18
    1fba:	93 1f       	adc	r25, r19
    1fbc:	20 91 ba 03 	lds	r18, 0x03BA	; 0x8003ba <__brkval>
    1fc0:	30 91 bb 03 	lds	r19, 0x03BB	; 0x8003bb <__brkval+0x1>
    1fc4:	28 17       	cp	r18, r24
    1fc6:	39 07       	cpc	r19, r25
    1fc8:	51 f5       	brne	.+84     	; 0x201e <free+0x88>
    1fca:	f0 93 bb 03 	sts	0x03BB, r31	; 0x8003bb <__brkval+0x1>
    1fce:	e0 93 ba 03 	sts	0x03BA, r30	; 0x8003ba <__brkval>
    1fd2:	67 c0       	rjmp	.+206    	; 0x20a2 <free+0x10c>
    1fd4:	ed 01       	movw	r28, r26
    1fd6:	20 e0       	ldi	r18, 0x00	; 0
    1fd8:	30 e0       	ldi	r19, 0x00	; 0
    1fda:	ce 17       	cp	r28, r30
    1fdc:	df 07       	cpc	r29, r31
    1fde:	40 f4       	brcc	.+16     	; 0x1ff0 <free+0x5a>
    1fe0:	4a 81       	ldd	r20, Y+2	; 0x02
    1fe2:	5b 81       	ldd	r21, Y+3	; 0x03
    1fe4:	9e 01       	movw	r18, r28
    1fe6:	41 15       	cp	r20, r1
    1fe8:	51 05       	cpc	r21, r1
    1fea:	f1 f0       	breq	.+60     	; 0x2028 <free+0x92>
    1fec:	ea 01       	movw	r28, r20
    1fee:	f5 cf       	rjmp	.-22     	; 0x1fda <free+0x44>
    1ff0:	d3 83       	std	Z+3, r29	; 0x03
    1ff2:	c2 83       	std	Z+2, r28	; 0x02
    1ff4:	40 81       	ld	r20, Z
    1ff6:	51 81       	ldd	r21, Z+1	; 0x01
    1ff8:	84 0f       	add	r24, r20
    1ffa:	95 1f       	adc	r25, r21
    1ffc:	c8 17       	cp	r28, r24
    1ffe:	d9 07       	cpc	r29, r25
    2000:	59 f4       	brne	.+22     	; 0x2018 <free+0x82>
    2002:	88 81       	ld	r24, Y
    2004:	99 81       	ldd	r25, Y+1	; 0x01
    2006:	84 0f       	add	r24, r20
    2008:	95 1f       	adc	r25, r21
    200a:	02 96       	adiw	r24, 0x02	; 2
    200c:	91 83       	std	Z+1, r25	; 0x01
    200e:	80 83       	st	Z, r24
    2010:	8a 81       	ldd	r24, Y+2	; 0x02
    2012:	9b 81       	ldd	r25, Y+3	; 0x03
    2014:	93 83       	std	Z+3, r25	; 0x03
    2016:	82 83       	std	Z+2, r24	; 0x02
    2018:	21 15       	cp	r18, r1
    201a:	31 05       	cpc	r19, r1
    201c:	29 f4       	brne	.+10     	; 0x2028 <free+0x92>
    201e:	f0 93 bd 03 	sts	0x03BD, r31	; 0x8003bd <__flp+0x1>
    2022:	e0 93 bc 03 	sts	0x03BC, r30	; 0x8003bc <__flp>
    2026:	3d c0       	rjmp	.+122    	; 0x20a2 <free+0x10c>
    2028:	e9 01       	movw	r28, r18
    202a:	fb 83       	std	Y+3, r31	; 0x03
    202c:	ea 83       	std	Y+2, r30	; 0x02
    202e:	49 91       	ld	r20, Y+
    2030:	59 91       	ld	r21, Y+
    2032:	c4 0f       	add	r28, r20
    2034:	d5 1f       	adc	r29, r21
    2036:	ec 17       	cp	r30, r28
    2038:	fd 07       	cpc	r31, r29
    203a:	61 f4       	brne	.+24     	; 0x2054 <free+0xbe>
    203c:	80 81       	ld	r24, Z
    203e:	91 81       	ldd	r25, Z+1	; 0x01
    2040:	84 0f       	add	r24, r20
    2042:	95 1f       	adc	r25, r21
    2044:	02 96       	adiw	r24, 0x02	; 2
    2046:	e9 01       	movw	r28, r18
    2048:	99 83       	std	Y+1, r25	; 0x01
    204a:	88 83       	st	Y, r24
    204c:	82 81       	ldd	r24, Z+2	; 0x02
    204e:	93 81       	ldd	r25, Z+3	; 0x03
    2050:	9b 83       	std	Y+3, r25	; 0x03
    2052:	8a 83       	std	Y+2, r24	; 0x02
    2054:	e0 e0       	ldi	r30, 0x00	; 0
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	12 96       	adiw	r26, 0x02	; 2
    205a:	8d 91       	ld	r24, X+
    205c:	9c 91       	ld	r25, X
    205e:	13 97       	sbiw	r26, 0x03	; 3
    2060:	00 97       	sbiw	r24, 0x00	; 0
    2062:	19 f0       	breq	.+6      	; 0x206a <free+0xd4>
    2064:	fd 01       	movw	r30, r26
    2066:	dc 01       	movw	r26, r24
    2068:	f7 cf       	rjmp	.-18     	; 0x2058 <free+0xc2>
    206a:	8d 91       	ld	r24, X+
    206c:	9c 91       	ld	r25, X
    206e:	11 97       	sbiw	r26, 0x01	; 1
    2070:	9d 01       	movw	r18, r26
    2072:	2e 5f       	subi	r18, 0xFE	; 254
    2074:	3f 4f       	sbci	r19, 0xFF	; 255
    2076:	82 0f       	add	r24, r18
    2078:	93 1f       	adc	r25, r19
    207a:	20 91 ba 03 	lds	r18, 0x03BA	; 0x8003ba <__brkval>
    207e:	30 91 bb 03 	lds	r19, 0x03BB	; 0x8003bb <__brkval+0x1>
    2082:	28 17       	cp	r18, r24
    2084:	39 07       	cpc	r19, r25
    2086:	69 f4       	brne	.+26     	; 0x20a2 <free+0x10c>
    2088:	30 97       	sbiw	r30, 0x00	; 0
    208a:	29 f4       	brne	.+10     	; 0x2096 <free+0x100>
    208c:	10 92 bd 03 	sts	0x03BD, r1	; 0x8003bd <__flp+0x1>
    2090:	10 92 bc 03 	sts	0x03BC, r1	; 0x8003bc <__flp>
    2094:	02 c0       	rjmp	.+4      	; 0x209a <free+0x104>
    2096:	13 82       	std	Z+3, r1	; 0x03
    2098:	12 82       	std	Z+2, r1	; 0x02
    209a:	b0 93 bb 03 	sts	0x03BB, r27	; 0x8003bb <__brkval+0x1>
    209e:	a0 93 ba 03 	sts	0x03BA, r26	; 0x8003ba <__brkval>
    20a2:	df 91       	pop	r29
    20a4:	cf 91       	pop	r28
    20a6:	08 95       	ret

000020a8 <strnlen_P>:
    20a8:	fc 01       	movw	r30, r24
    20aa:	05 90       	lpm	r0, Z+
    20ac:	61 50       	subi	r22, 0x01	; 1
    20ae:	70 40       	sbci	r23, 0x00	; 0
    20b0:	01 10       	cpse	r0, r1
    20b2:	d8 f7       	brcc	.-10     	; 0x20aa <strnlen_P+0x2>
    20b4:	80 95       	com	r24
    20b6:	90 95       	com	r25
    20b8:	8e 0f       	add	r24, r30
    20ba:	9f 1f       	adc	r25, r31
    20bc:	08 95       	ret

000020be <memset>:
    20be:	dc 01       	movw	r26, r24
    20c0:	01 c0       	rjmp	.+2      	; 0x20c4 <memset+0x6>
    20c2:	6d 93       	st	X+, r22
    20c4:	41 50       	subi	r20, 0x01	; 1
    20c6:	50 40       	sbci	r21, 0x00	; 0
    20c8:	e0 f7       	brcc	.-8      	; 0x20c2 <memset+0x4>
    20ca:	08 95       	ret

000020cc <strnlen>:
    20cc:	fc 01       	movw	r30, r24
    20ce:	61 50       	subi	r22, 0x01	; 1
    20d0:	70 40       	sbci	r23, 0x00	; 0
    20d2:	01 90       	ld	r0, Z+
    20d4:	01 10       	cpse	r0, r1
    20d6:	d8 f7       	brcc	.-10     	; 0x20ce <strnlen+0x2>
    20d8:	80 95       	com	r24
    20da:	90 95       	com	r25
    20dc:	8e 0f       	add	r24, r30
    20de:	9f 1f       	adc	r25, r31
    20e0:	08 95       	ret

000020e2 <fputc>:
    20e2:	0f 93       	push	r16
    20e4:	1f 93       	push	r17
    20e6:	cf 93       	push	r28
    20e8:	df 93       	push	r29
    20ea:	fb 01       	movw	r30, r22
    20ec:	23 81       	ldd	r18, Z+3	; 0x03
    20ee:	21 fd       	sbrc	r18, 1
    20f0:	03 c0       	rjmp	.+6      	; 0x20f8 <fputc+0x16>
    20f2:	8f ef       	ldi	r24, 0xFF	; 255
    20f4:	9f ef       	ldi	r25, 0xFF	; 255
    20f6:	2c c0       	rjmp	.+88     	; 0x2150 <fputc+0x6e>
    20f8:	22 ff       	sbrs	r18, 2
    20fa:	16 c0       	rjmp	.+44     	; 0x2128 <fputc+0x46>
    20fc:	46 81       	ldd	r20, Z+6	; 0x06
    20fe:	57 81       	ldd	r21, Z+7	; 0x07
    2100:	24 81       	ldd	r18, Z+4	; 0x04
    2102:	35 81       	ldd	r19, Z+5	; 0x05
    2104:	42 17       	cp	r20, r18
    2106:	53 07       	cpc	r21, r19
    2108:	44 f4       	brge	.+16     	; 0x211a <fputc+0x38>
    210a:	a0 81       	ld	r26, Z
    210c:	b1 81       	ldd	r27, Z+1	; 0x01
    210e:	9d 01       	movw	r18, r26
    2110:	2f 5f       	subi	r18, 0xFF	; 255
    2112:	3f 4f       	sbci	r19, 0xFF	; 255
    2114:	31 83       	std	Z+1, r19	; 0x01
    2116:	20 83       	st	Z, r18
    2118:	8c 93       	st	X, r24
    211a:	26 81       	ldd	r18, Z+6	; 0x06
    211c:	37 81       	ldd	r19, Z+7	; 0x07
    211e:	2f 5f       	subi	r18, 0xFF	; 255
    2120:	3f 4f       	sbci	r19, 0xFF	; 255
    2122:	37 83       	std	Z+7, r19	; 0x07
    2124:	26 83       	std	Z+6, r18	; 0x06
    2126:	14 c0       	rjmp	.+40     	; 0x2150 <fputc+0x6e>
    2128:	8b 01       	movw	r16, r22
    212a:	ec 01       	movw	r28, r24
    212c:	fb 01       	movw	r30, r22
    212e:	00 84       	ldd	r0, Z+8	; 0x08
    2130:	f1 85       	ldd	r31, Z+9	; 0x09
    2132:	e0 2d       	mov	r30, r0
    2134:	19 95       	eicall
    2136:	89 2b       	or	r24, r25
    2138:	e1 f6       	brne	.-72     	; 0x20f2 <fputc+0x10>
    213a:	d8 01       	movw	r26, r16
    213c:	16 96       	adiw	r26, 0x06	; 6
    213e:	8d 91       	ld	r24, X+
    2140:	9c 91       	ld	r25, X
    2142:	17 97       	sbiw	r26, 0x07	; 7
    2144:	01 96       	adiw	r24, 0x01	; 1
    2146:	17 96       	adiw	r26, 0x07	; 7
    2148:	9c 93       	st	X, r25
    214a:	8e 93       	st	-X, r24
    214c:	16 97       	sbiw	r26, 0x06	; 6
    214e:	ce 01       	movw	r24, r28
    2150:	df 91       	pop	r29
    2152:	cf 91       	pop	r28
    2154:	1f 91       	pop	r17
    2156:	0f 91       	pop	r16
    2158:	08 95       	ret

0000215a <__ultoa_invert>:
    215a:	fa 01       	movw	r30, r20
    215c:	aa 27       	eor	r26, r26
    215e:	28 30       	cpi	r18, 0x08	; 8
    2160:	51 f1       	breq	.+84     	; 0x21b6 <__ultoa_invert+0x5c>
    2162:	20 31       	cpi	r18, 0x10	; 16
    2164:	81 f1       	breq	.+96     	; 0x21c6 <__ultoa_invert+0x6c>
    2166:	e8 94       	clt
    2168:	6f 93       	push	r22
    216a:	6e 7f       	andi	r22, 0xFE	; 254
    216c:	6e 5f       	subi	r22, 0xFE	; 254
    216e:	7f 4f       	sbci	r23, 0xFF	; 255
    2170:	8f 4f       	sbci	r24, 0xFF	; 255
    2172:	9f 4f       	sbci	r25, 0xFF	; 255
    2174:	af 4f       	sbci	r26, 0xFF	; 255
    2176:	b1 e0       	ldi	r27, 0x01	; 1
    2178:	3e d0       	rcall	.+124    	; 0x21f6 <__ultoa_invert+0x9c>
    217a:	b4 e0       	ldi	r27, 0x04	; 4
    217c:	3c d0       	rcall	.+120    	; 0x21f6 <__ultoa_invert+0x9c>
    217e:	67 0f       	add	r22, r23
    2180:	78 1f       	adc	r23, r24
    2182:	89 1f       	adc	r24, r25
    2184:	9a 1f       	adc	r25, r26
    2186:	a1 1d       	adc	r26, r1
    2188:	68 0f       	add	r22, r24
    218a:	79 1f       	adc	r23, r25
    218c:	8a 1f       	adc	r24, r26
    218e:	91 1d       	adc	r25, r1
    2190:	a1 1d       	adc	r26, r1
    2192:	6a 0f       	add	r22, r26
    2194:	71 1d       	adc	r23, r1
    2196:	81 1d       	adc	r24, r1
    2198:	91 1d       	adc	r25, r1
    219a:	a1 1d       	adc	r26, r1
    219c:	20 d0       	rcall	.+64     	; 0x21de <__ultoa_invert+0x84>
    219e:	09 f4       	brne	.+2      	; 0x21a2 <__ultoa_invert+0x48>
    21a0:	68 94       	set
    21a2:	3f 91       	pop	r19
    21a4:	2a e0       	ldi	r18, 0x0A	; 10
    21a6:	26 9f       	mul	r18, r22
    21a8:	11 24       	eor	r1, r1
    21aa:	30 19       	sub	r19, r0
    21ac:	30 5d       	subi	r19, 0xD0	; 208
    21ae:	31 93       	st	Z+, r19
    21b0:	de f6       	brtc	.-74     	; 0x2168 <__ultoa_invert+0xe>
    21b2:	cf 01       	movw	r24, r30
    21b4:	08 95       	ret
    21b6:	46 2f       	mov	r20, r22
    21b8:	47 70       	andi	r20, 0x07	; 7
    21ba:	40 5d       	subi	r20, 0xD0	; 208
    21bc:	41 93       	st	Z+, r20
    21be:	b3 e0       	ldi	r27, 0x03	; 3
    21c0:	0f d0       	rcall	.+30     	; 0x21e0 <__ultoa_invert+0x86>
    21c2:	c9 f7       	brne	.-14     	; 0x21b6 <__ultoa_invert+0x5c>
    21c4:	f6 cf       	rjmp	.-20     	; 0x21b2 <__ultoa_invert+0x58>
    21c6:	46 2f       	mov	r20, r22
    21c8:	4f 70       	andi	r20, 0x0F	; 15
    21ca:	40 5d       	subi	r20, 0xD0	; 208
    21cc:	4a 33       	cpi	r20, 0x3A	; 58
    21ce:	18 f0       	brcs	.+6      	; 0x21d6 <__ultoa_invert+0x7c>
    21d0:	49 5d       	subi	r20, 0xD9	; 217
    21d2:	31 fd       	sbrc	r19, 1
    21d4:	40 52       	subi	r20, 0x20	; 32
    21d6:	41 93       	st	Z+, r20
    21d8:	02 d0       	rcall	.+4      	; 0x21de <__ultoa_invert+0x84>
    21da:	a9 f7       	brne	.-22     	; 0x21c6 <__ultoa_invert+0x6c>
    21dc:	ea cf       	rjmp	.-44     	; 0x21b2 <__ultoa_invert+0x58>
    21de:	b4 e0       	ldi	r27, 0x04	; 4
    21e0:	a6 95       	lsr	r26
    21e2:	97 95       	ror	r25
    21e4:	87 95       	ror	r24
    21e6:	77 95       	ror	r23
    21e8:	67 95       	ror	r22
    21ea:	ba 95       	dec	r27
    21ec:	c9 f7       	brne	.-14     	; 0x21e0 <__ultoa_invert+0x86>
    21ee:	00 97       	sbiw	r24, 0x00	; 0
    21f0:	61 05       	cpc	r22, r1
    21f2:	71 05       	cpc	r23, r1
    21f4:	08 95       	ret
    21f6:	9b 01       	movw	r18, r22
    21f8:	ac 01       	movw	r20, r24
    21fa:	0a 2e       	mov	r0, r26
    21fc:	06 94       	lsr	r0
    21fe:	57 95       	ror	r21
    2200:	47 95       	ror	r20
    2202:	37 95       	ror	r19
    2204:	27 95       	ror	r18
    2206:	ba 95       	dec	r27
    2208:	c9 f7       	brne	.-14     	; 0x21fc <__ultoa_invert+0xa2>
    220a:	62 0f       	add	r22, r18
    220c:	73 1f       	adc	r23, r19
    220e:	84 1f       	adc	r24, r20
    2210:	95 1f       	adc	r25, r21
    2212:	a0 1d       	adc	r26, r0
    2214:	08 95       	ret

00002216 <_exit>:
    2216:	f8 94       	cli

00002218 <__stop_program>:
    2218:	ff cf       	rjmp	.-2      	; 0x2218 <__stop_program>
