#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jan  4 11:18:45 2021
# Process ID: 11448
# Current directory: D:/FACULTATE III/CN2/Lucrare_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7372 D:\FACULTATE III\CN2\Lucrare_lab3\Lucrare_lab2.xpr
# Log file: D:/FACULTATE III/CN2/Lucrare_lab3/vivado.log
# Journal file: D:/FACULTATE III/CN2/Lucrare_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.xpr}
update_compile_order -fileset sources_1
close [ open {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v} w ]
add_files {{D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sources_1/new/branch.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v} w ]
add_files -fileset sim_1 {{D:/FACULTATE III/CN2/Lucrare_lab3/Lucrare_lab2.srcs/sim_1/new/RISC_V_TB_2.v}}
update_compile_order -fileset sim_1
set_property top RISC_V_TB_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {150ns} -objects [get_filesets sim_1]
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 4}
add_wave {{/RISC_V_TB_2/RV/branch_instance/zero}} {{/RISC_V_TB_2/RV/branch_instance/branch}} {{/RISC_V_TB_2/RV/branch_instance/execute}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
run 150 ns
current_wave_config {Untitled 4}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inc}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ind}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 5}
add_wave {{/RISC_V_TB_2/RV/branch_instance/zero}} {{/RISC_V_TB_2/RV/branch_instance/branch}} {{/RISC_V_TB_2/RV/branch_instance/execute}} 
restart
run 150 ns
current_wave_config {Untitled 5}
add_wave {{/RISC_V_TB_2/RV/control_path_instance/opcode}} {{/RISC_V_TB_2/RV/control_path_instance/control_sel}} {{/RISC_V_TB_2/RV/control_path_instance/MemRead}} {{/RISC_V_TB_2/RV/control_path_instance/MemtoReg}} {{/RISC_V_TB_2/RV/control_path_instance/MemWrite}} {{/RISC_V_TB_2/RV/control_path_instance/RegWrite}} {{/RISC_V_TB_2/RV/control_path_instance/Branch}} {{/RISC_V_TB_2/RV/control_path_instance/ALUSrc}} {{/RISC_V_TB_2/RV/control_path_instance/ALUop}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 11}
add_wave {{/RISC_V_TB_2/RV/data_memory_instance/clk}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_read}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_write}} {{/RISC_V_TB_2/RV/data_memory_instance/address}} {{/RISC_V_TB_2/RV/data_memory_instance/write_data}} {{/RISC_V_TB_2/RV/data_memory_instance/read_data}} {{/RISC_V_TB_2/RV/data_memory_instance/memory}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 12}
add_wave {{/RISC_V_TB_2/RV/data_memory_instance/clk}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_read}} {{/RISC_V_TB_2/RV/data_memory_instance/mem_write}} {{/RISC_V_TB_2/RV/data_memory_instance/address}} {{/RISC_V_TB_2/RV/data_memory_instance/write_data}} {{/RISC_V_TB_2/RV/data_memory_instance/read_data}} {{/RISC_V_TB_2/RV/data_memory_instance/memory}} {{/RISC_V_TB_2/RV/data_memory_instance/i}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 15}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
run 150 ns
current_wave_config {Untitled 15}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/inc}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/ind}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 16}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
run 150 ns
current_wave_config {Untitled 16}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1}} 
restart
run 150 ns
current_wave_config {Untitled 16}
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
current_wave_config {Untitled 16}
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 20}
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 21}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance}} 
restart
run 150 ns
current_wave_config {Untitled 21}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux41_instance1}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 22}
add_wave {{/RISC_V_TB_2/clk}} {{/RISC_V_TB_2/reset}} {{/RISC_V_TB_2/PC_EX}} {{/RISC_V_TB_2/ALU_OUT_EX}} {{/RISC_V_TB_2/PC_MEM}} {{/RISC_V_TB_2/PCSrc}} {{/RISC_V_TB_2/DATA_MEMORY_MEM}} {{/RISC_V_TB_2/ALU_DATA_WB}} {{/RISC_V_TB_2/forwardA}} {{/RISC_V_TB_2/forwardB}} {{/RISC_V_TB_2/pipeline_stall}} 
restart
run 150 ns
current_wave_config {Untitled 22}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ALUop}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/zero}} {{/RISC_V_TB_2/RV/EX_instance/alu_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 23}
add_wave {{/RISC_V_TB_2/RV/EX_instance/alu_instance}} 
restart
run 150 ns
current_wave_config {Untitled 23}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux21_instance}} 
restart
run 150 ns
current_wave_config {Untitled 23}
add_wave {{/RISC_V_TB_2/RV/ID_instance/imm_instance/out}} 
restart
run 150 ns
current_wave_config {Untitled 23}
add_wave {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/ina}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/inb}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/sel}} {{/RISC_V_TB_2/RV/EX_instance/mux21_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 24}
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
launch_simulation
source RISC_V_TB_2.tcl
current_wave_config {Untitled 27}
add_wave {{/RISC_V_TB_2/RV/WB_instance/ina}} {{/RISC_V_TB_2/RV/WB_instance/inb}} {{/RISC_V_TB_2/RV/WB_instance/sel}} {{/RISC_V_TB_2/RV/WB_instance/out}} 
restart
run 150 ns
close_sim
launch_simulation
source RISC_V_TB_2.tcl
close_sim
