// Seed: 2294106272
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4,
    output tri id_5,
    input uwire id_6
    , id_10,
    input supply0 id_7
    , id_11,
    output tri id_8
);
  assign id_2  = id_4;
  assign id_11 = 1;
  always @(posedge id_6 or posedge id_11);
  wire id_12;
  wire id_13 = 1 | id_1;
  wire id_14;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output logic id_5,
    output wire  id_6,
    input  tri   id_7,
    input  tri   id_8,
    output tri1  id_9,
    output tri1  id_10
);
  always for (id_10 = id_7; id_4 - id_7; id_5 = id_3) id_5 = -1;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6,
      id_6,
      id_8,
      id_9,
      id_7,
      id_7,
      id_10
  );
endmodule
