; -----------------------------------------------------------------------------
; File         : modelsim.ini
; Description  : local modelsim initialization for nios_siso exercise
; Author       : Sabih Gerez, University of Twente
; Creation date: August 7, 2015
; -----------------------------------------------------------------------------
;  $Rev: 3$
;  $Author: gerezsh$
;  $Date: Thu Sep 29 13:45:34 CEST 2022$
;  $Log$
; -----------------------------------------------------------------------------

; use VHDL 2008
[vcom]
VHDL93 = 2008

[Library]

; libraries used by NIOS_SISO
altera_ver = $NIOS_SISO_LIBS/altera_ver/
lpm_ver = $NIOS_SISO_LIBS/lpm_ver/
sgate_ver = $NIOS_SISO_LIBS/sgate_ver/
altera_mf_ver = $NIOS_SISO_LIBS/altera_mf_ver/
altera_lnsim_ver = $NIOS_SISO_LIBS/altera_lnsim_ver/
cyclonev_ver = $NIOS_SISO_LIBS/cyclonev_ver/
cyclonev_hssi_ver = $NIOS_SISO_LIBS/cyclonev_hssi_ver/
cyclonev_pcie_hip_ver = $NIOS_SISO_LIBS/cyclonev_pcie_hip_ver/
altera = $NIOS_SISO_LIBS/altera/
lpm = $NIOS_SISO_LIBS/lpm/
sgate = $NIOS_SISO_LIBS/sgate/
altera_mf = $NIOS_SISO_LIBS/altera_mf/
altera_lnsim = $NIOS_SISO_LIBS/altera_lnsim/
cyclonev = $NIOS_SISO_LIBS/cyclonev/
error_adapter_0 = $NIOS_SISO_LIBS/error_adapter_0/
avalon_st_adapter = $NIOS_SISO_LIBS/avalon_st_adapter/
rsp_mux_001 = $NIOS_SISO_LIBS/rsp_mux_001/
rsp_mux = $NIOS_SISO_LIBS/rsp_mux/
rsp_demux = $NIOS_SISO_LIBS/rsp_demux/
cmd_mux_002 = $NIOS_SISO_LIBS/cmd_mux_002/
cmd_mux = $NIOS_SISO_LIBS/cmd_mux/
cmd_demux_001 = $NIOS_SISO_LIBS/cmd_demux_001/
cmd_demux = $NIOS_SISO_LIBS/cmd_demux/
router_004 = $NIOS_SISO_LIBS/router_004/
router_002 = $NIOS_SISO_LIBS/router_002/
router_001 = $NIOS_SISO_LIBS/router_001/
router = $NIOS_SISO_LIBS/router/
jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo = $NIOS_SISO_LIBS/jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo/
jtag_uart_0_avalon_jtag_slave_agent = $NIOS_SISO_LIBS/jtag_uart_0_avalon_jtag_slave_agent/
nios2_gen2_data_master_agent = $NIOS_SISO_LIBS/nios2_gen2_data_master_agent/
jtag_uart_0_avalon_jtag_slave_translator = $NIOS_SISO_LIBS/jtag_uart_0_avalon_jtag_slave_translator/
nios2_gen2_data_master_translator = $NIOS_SISO_LIBS/nios2_gen2_data_master_translator/
cpu = $NIOS_SISO_LIBS/cpu/
rst_controller = $NIOS_SISO_LIBS/rst_controller/
irq_mapper = $NIOS_SISO_LIBS/irq_mapper/
mm_interconnect_0 = $NIOS_SISO_LIBS/mm_interconnect_0/
on_chip_ra = $NIOS_SISO_LIBS/on_chip_ra/
nios2_gen2 = $NIOS_SISO_LIBS/nios2_gen2/
jtag_uart_0 = $NIOS_SISO_LIBS/jtag_uart_0/

; others = /home/socadmin/defaults/modelsim-2015.ini
others = $SOC_ROOT/defaults/modelsim-2022.ini

; all other settings that do not have the default value

work = work
[vsim]

; SG: optimizations off
; VoptFlow = 0

; SG: set to ps
Resolution = ps

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; SG: activate
StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit
packages.
; SG: activate
NumericStdNoWarnings = 1

; VSIM Startup command
Startup = do simulate.tcl

DefaultRadix = hexadecimal
IterationLimit = 10000000
RunLength = 100 ps
[Project]
** Warning: ; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 8
Project_File_0 = /home/s3310914/Documents/nio/altera_avalon_clock_source.vhd
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716064 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 0 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_1 = /home/s3310914/Documents/nio/tvc_nios_siso.vhd
Project_File_P_1 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716065 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 6 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_2 = /home/s3310914/Documents/nio/nios_siso.vhd
Project_File_P_2 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716065 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 4 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_3 = /home/s3310914/Documents/nio/gp_custom_filter.vhd
Project_File_P_3 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696782423 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 3 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_4 = /home/s3310914/Documents/nio/tb_nios_siso.vhd
Project_File_P_4 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716065 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 5 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_5 = /home/s3310914/Documents/nio/gp_custom_ent.vhd
Project_File_P_5 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716064 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 2 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_File_6 = /home/s3310914/Documents/nio/conf_tb_nios_siso_sec_filter.vhd
Project_File_P_6 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696718137 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 0 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 7 cover_nosub 0 dont_compile 0 vhdl_use93 2008
Project_File_7 = /home/s3310914/Documents/nio/altera_avalon_reset_source.vhd
Project_File_P_7 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1696716064 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 0 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2008
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
TDB_DoubleClick = Edit
TDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
DEBUGDATABASE_DoubleClick = Edit
DEBUGDATABASE_CustomDoubleClick = 
DEBUGARCHIVE_DoubleClick = Edit
DEBUGARCHIVE_CustomDoubleClick = 
Project_Major_Version = 2020
Project_Minor_Version = 4
