0.6
2019.1
May 24 2019
14:51:52
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb-and4gate.sv,1731320216,systemVerilog,,,,tb_and4gate,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb-halfadder.sv,1731320191,systemVerilog,,,,tb_halfadder,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb_fulladder.sv,1731322467,systemVerilog,,,,tb_fulladder,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/and4gate.sv,1731319071,systemVerilog,,/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/andgate.sv,,and4gate,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/andgate.sv,1731317583,systemVerilog,,/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb-and4gate.sv,,andgate,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/fulladder.sv,1731322916,systemVerilog,,/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/halfadder.sv,,fulladder,,,,,,,,
/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/halfadder.sv,1731319595,systemVerilog,,/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb_fulladder.sv,,halfadder,,,,,,,,
