make[1]: Entering directory `/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original'

################################################################################
##                                  PRINT ENV                                 ##
################################################################################
FPGA_LOCAL_DISK_COMP_DIR=
FPGA_LOCAL_DISK_COMP=NO
VCS_ARCH_OVERRIDE=linux
VCS_HOME=/opt/coe/synopsys/vcs/Q-2020.03-SP2-12
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
XILINX_LOCAL_USER_DATA=no
ZEBU_AURA_FW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/fw
ZEBU_AURA_SW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/sw
ZEBU_COMPILATION_OBJECTIVE=
ZEBU_DRIVER_PATH=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/drivers
ZEBU_FPGA_MODULE_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0
ZEBU_FPGA_ORIGINAL_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original
ZEBU_FPGA_SRC_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.src
ZEBU_ROOT=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4
ZEBU_SDF_ANALYSIS=1
ZEBU_SYSTEM_DIR=/mnt/quinn_zebu/ZEBU_SYSTEM_DIR
ZEBU_TRITON_ZS2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs2
ZEBU_TRITON_ZS3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs3
ZEBU_XIL=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/ise/ISE_DS
ZEBU_XIL_VIVADO=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/
ZEBU_XIL_VIVADO_P2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p2/
ZEBU_XIL_VIVADO_P3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p3/ids_lite
ZEBU_XIL_VIVADO_P4=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p4/


####################################################################
###################### VERIFICATION MACHINE  #######################
####################################################################
Host name is csce-quinn-s1.engr.tamu.edu
Fpga compilation directory : /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original

Make process id 4239
------[ CPU info (40 cores) ]-----------------------------
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 63
model name	: Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
stepping	: 2
microcode	: 0x49
cpu MHz		: 3000.079
cache size	: 25600 KB
physical id	: 0
siblings	: 20
core id		: 0
cpu cores	: 10
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 15
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm epb invpcid_single ssbd rsb_ctxsw ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid cqm xsaveopt cqm_llc cqm_occup_llc dtherm ida arat pln pts md_clear spec_ctrl intel_stibp flush_l1d
bogomips	: 4600.38
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
------[ top (51 lines) ]---------------------------------
top - 23:56:43 up 84 days, 14:56,  3 users,  load average: 0.25, 0.09, 0.07
Tasks: 433 total,   1 running, 431 sleeping,   1 stopped,   0 zombie
%Cpu(s):  0.5 us,  0.7 sy,  0.0 ni, 98.8 id,  0.0 wa,  0.0 hi,  0.0 si,  0.0 st
KiB Mem : 19781961+total, 17873289+free,  3928088 used, 15158644 buff/cache
KiB Swap:  4194300 total,  4194300 free,        0 used. 19193795+avail Mem 

  PID USER      PR  NI    VIRT    RES    SHR S  %CPU %MEM     TIME+ COMMAND
 1206 root      20   0  812056 270400  87708 S  10.5  0.1   1416:43 esensor
 4300 sujaysi+  20   0  164672   2600   1668 R  10.5  0.0   0:00.04 top
    1 root      20   0  202308   7240   4228 S   0.0  0.0  41:14.20 systemd
    2 root      20   0       0      0      0 S   0.0  0.0   0:02.93 kthreadd
    4 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/0:+
    6 root      20   0       0      0      0 S   0.0  0.0   0:16.78 ksoftirqd/0
    7 root      rt   0       0      0      0 S   0.0  0.0   0:00.92 migration/0
    8 root      20   0       0      0      0 S   0.0  0.0   0:00.00 rcu_bh
    9 root      20   0       0      0      0 S   0.0  0.0  35:19.40 rcu_sched
   10 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 lru-add-dr+
   11 root      rt   0       0      0      0 S   0.0  0.0   0:14.75 watchdog/0
   12 root      rt   0       0      0      0 S   0.0  0.0   0:15.88 watchdog/1
   13 root      rt   0       0      0      0 S   0.0  0.0   0:00.74 migration/1
   14 root      20   0       0      0      0 S   0.0  0.0   0:00.77 ksoftirqd/1
   16 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/1:+
   18 root      rt   0       0      0      0 S   0.0  0.0   0:13.56 watchdog/2
   19 root      rt   0       0      0      0 S   0.0  0.0   0:01.01 migration/2
   20 root      20   0       0      0      0 S   0.0  0.0   0:01.65 ksoftirqd/2
   22 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/2:+
   24 root      rt   0       0      0      0 S   0.0  0.0   0:15.00 watchdog/3
   25 root      rt   0       0      0      0 S   0.0  0.0   0:00.73 migration/3
   26 root      20   0       0      0      0 S   0.0  0.0   0:00.67 ksoftirqd/3
   27 root      20   0       0      0      0 S   0.0  0.0   0:00.00 kworker/3:0
   28 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/3:+
   29 root      rt   0       0      0      0 S   0.0  0.0   0:13.50 watchdog/4
   30 root      rt   0       0      0      0 S   0.0  0.0   0:01.27 migration/4
   31 root      20   0       0      0      0 S   0.0  0.0   0:01.03 ksoftirqd/4
   33 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/4:+
   34 root      rt   0       0      0      0 S   0.0  0.0   0:15.06 watchdog/5
   35 root      rt   0       0      0      0 S   0.0  0.0   0:00.80 migration/5
   36 root      20   0       0      0      0 S   0.0  0.0   0:00.62 ksoftirqd/5
   38 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/5:+
   39 root      rt   0       0      0      0 S   0.0  0.0   0:13.18 watchdog/6
   40 root      rt   0       0      0      0 S   0.0  0.0   0:01.09 migration/6
   41 root      20   0       0      0      0 S   0.0  0.0   0:14.61 ksoftirqd/6
   43 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/6:+
   44 root      rt   0       0      0      0 S   0.0  0.0   0:14.84 watchdog/7
   45 root      rt   0       0      0      0 S   0.0  0.0   0:00.59 migration/7
   46 root      20   0       0      0      0 S   0.0  0.0   0:00.52 ksoftirqd/7
   48 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/7:+
   49 root      rt   0       0      0      0 S   0.0  0.0   0:13.35 watchdog/8
   50 root      rt   0       0      0      0 S   0.0  0.0   0:00.82 migration/8
   51 root      20   0       0      0      0 S   0.0  0.0   0:09.06 ksoftirqd/8
   53 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/8:+
----------------------------------------------------------------



touch zNetgen_property.db






[SW-FPGA] - INFO : run in Original target, cleaning fpga_info.log log file


################################################################################
##                                 STEP ZNETGEN                               ##
################################################################################
znetgen start time: 1713416208
if ! [ -e znetgen_skipped.info ]; then START_TIME=$(date +%s) ; time  zNetgen design.tcl  && touch design_zlcr.zdc ; END_TIME=$(date +%s) ; ZFILENAME=xdlRename.log; if ( [ -f $ZFILENAME ] ) && ! gzip -t $ZFILENAME &> /dev/null; then gzip -f $ZFILENAME; mv ${ZFILENAME}.gz $ZFILENAME; fi; mv xdlRename.log ./fpga_reports/zNetgen/xdlRename.log.gz ; echo "`date +%s` `date +%X`     |=> zNetgen: $(( ($END_TIME - $START_TIME ) /60 )) mins" >> fpga_info.log ; fi

                                    ZeBu (R)
                                    zNetgen

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zNetgen design.tcl 

# start time is Wed Apr 17 23:56:48 2024




# Build Date : Oct 18 2022 - 00:58:44
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.90 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 0.23 0.09 0.07 1/484 4482
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.108.1.el7.x86_64
# Memory     Total: 193183 MB Free: 174441 MB
#            Total Free including cache: 187842 MB
#            Swap cache: 0 MB Cached space: 13401 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 426 MB VmPeak: 426 MB
# Disk Space Total: 50 GB Available: 27 GB Used: 23 GB
#            Free inodes: 104738117
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


### warning in zNetgen [CCT0300W] : can't set stack to unlimited, zNetgen may randomly crash.
#   step INIT : Advanced commands have been loaded
zNetgen_common_pkg has been loaded
##############################################
# 1 LOAD EDIFS
##############################################
#   step ZNF PARSER : reading netlist from ZNF file 'wrapper.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'fpga.edf.gz'
##############################################
# 2 MERGE
##############################################
#   step EDIF LOADER : reading EDIF file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/libXilinx.edif.gz'
#   step merge : merging file 'wrapper.edf.gz'
#   step merge : merging file 'fpga.edf.gz'
#   step set_top : setting module 'design' as top of netlist 'zmerge from NULL'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 121 modules created
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_read_edifs.
#   step FETCH_MODE : Performing fetch mode clock instrumentation for Critical Path Optimization
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000SD_40B, MOD=SendClockRegionD1__1, PV=I
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000SD_40B, MOD=SendClockRegionD1__1, PV=O
##############################################
# 3 NETLIST PROCESSING
##############################################
# ZNETGEN REPORT INFO: ZOPT mode=off
   ##############################################
   # 3.0 ZEBU_DONT_TOUCH
   ##############################################
#   step DONT TOUCH : Protect all instances with 'ZEBU_VIVADO_STOP_TIMING' attribute.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step DONT TOUCH : 29 instances have been protected.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
      ##############################################
      # 3.0 INCREMENTAL MANIPULATION
      ##############################################
         ##############################################
         # 3.0 TRISTATE REMAPPING
         ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step TRISTATE_REMAP : 0 lonely zebu_PULL macros were found.
#   step remap_tristate : 0 tristate buses were remapped as pullup to ISE-compatible logic in context design.
   ##############################################
   # 3.1 ZVIEW
   ##############################################
#   step zview : 118 zview found
#   step zview : 118 zview processed (50 fd added, 67 fd instr, 0 zview duplicated, 1 zview gnd)
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall preprocessing.
#   step $DUMPVARS : Configuring for Virtex V7, waveform capture gen2.
   ##############################################
   # 3.2 XDL RENAME
   ##############################################
#   step XDL RENAME : Log file named xdlRename.log
   ##############################################
   # 3.4 MULTI-RTB
   ##############################################
#   step INSTR_MULTI_RTB : Performing multi-rtb manipulation for netlist 'zmerge'.
#   step INSTR_MULTI_RTB : '0' instances has been manipulated.
   ##############################################
   # 3.5 FW MACROS
   ##############################################
   ##############################################
   # 3.51 CLOCKLOOP
   ##############################################
   ##############################################
   # 3.52 SETUP STABILITY
   ##############################################
   ##############################################
   # 3.6 ZXLSYS
   ##############################################
#   step instr_ztig_reg : 45 instances of the writeback blackbox registers replaced.
#   step instr_zxlsys : zxlsys manipulation 
   ##############################################
   # 3.7 ZPLUG
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 223 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.8 CLEANING CLOCKS
   ##############################################
   ##############################################
   # 3.9 INSERT ADDITIONAL BUFG
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 51 modules created
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Found 8 BUFGs in the design (max 12)
   ##############################################
   # 3.10 SPLIT FANOUT
   ##############################################
   ##############################################
   # 3.11 SYNCHRO
   ##############################################
#   step synchro : design synchronization statistics
#   step CLOCK NETWORK : writing report for design 'design'
#   info :    #-------- Summary 

#   info :      - 1950 synchronous items
#   info :      - 4 primary clocks 
#   info :      - 32 derived clocks 
#   info :      - 0 multi-driven clock 
#   info :      - 14 stuck clocks 
#   info :      - 0 undriven clock
#   info :      - Total : 50 clocks

#   info :      - 1 zxlsys instance


#   info :    #-------- PRIMARY clocks

#   info :        372 items : design.U0_M0_F0.zebu_zdly_z_dclk_delay_12524327392187371745 (BUFG)
#   info :         99 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.sys_idel_clk (BUFG)
#   info :         45 items : design.U0_M0_F0.zcgen_w_zcg_filterClock (BUFG)
#   info :          7 items : design.U0_M0_F0.zcgen_w_zcg_compositeClock (BUFG)
#   info :  

#   info :    #-------- DERIVED clocks

#   info :        455 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk.u_xst_wrapper_0.O (BUFG)
#   info :        236 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_srb_clk.u_xst_wrapper_0.O (BUFG)
#   info :        183 items : design.U0_M0_F0.U0_M0_F0_core.zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1.zdelay_regFilterPos
#   info :        179 items : design.U0_M0_F0.U0_M0_F0_core.zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0.zdelay_regFilterPos
#   info :        164 items : design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0.u_xst_wrapper_0.clk_dv
#   info :         56 items : design.U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.u0_clkg.zebu_filter_clkout.zdelay_regFilterPos
#   info :          9 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk_hs.u_xst_wrapper_0.O (BUFG)
#   info :          7 items : design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0.u_xst_wrapper_0.clk_hs
#   info :          2 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.O (BUFG)
#   info :          2 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.mxfcmxfx_sys_xclk2_zpt_xbuf
#   info :          1 items : design.zkprctrl.mxfcmxfx_sys_xclk_zpt_xbuf
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_fb
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk_hs.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout3
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_srb_clk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d4
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_2.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d8
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info : 

#   info :    #-------- STUCK clocks

#   info :          2 items : design.zebu_fake_zview.gnd (STUCK)
#   info :          1 items : design.ddr3_ctrl_empty_32x64_0.wrapper.zpl_out_srb_data_rd[1] (STUCK)
#   info :          1 items : design.ddr3_ctrl_empty_32x64_1.wrapper.zpl_out_srb_data_rd[1] (STUCK)
#   info :          1 items : design.ckpad_AB40.wrapper.x_idelay_0.u_xst_wrapper_0.N0 (STUCK)
#   info :          1 items : design.ckpad_AC39.wrapper.x_idelay_0.u_xst_wrapper_0.N0 (STUCK)
#   info :          1 items : design.ckpad_AC41.wrapper.x_idelay_0.u_xst_wrapper_0.N0 (STUCK)
#   info :          1 items : design.ckpad_AD41.wrapper.x_idelay_0.u_xst_wrapper_0.N0 (STUCK)
#   info :          1 items : design.ckpad_AE42.wrapper.x_idelay_0.u_xst_wrapper_0.N0 (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_100_zMem_multiport_TO_clk_100_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_200_zMem_multiport_TO_clk_200_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_25_zMem_multiport_TO_clk_25_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_50_zMem_multiport_TO_clk_50_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_zMem_multiport_TO_.gnd (STUCK)
#   info :          1 items : design.zebu_fake_ztig.gnd (STUCK)
#   info : 


#   info : # clock buffer list:
#   info : #        bufg   design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.bufg_0     net: design.zpl_wr_zkprctrlsys_idel_clk
#   info : #        bufg   design.U0_M0_F0.zbufg_zebu_zdly_z_dclk_delay_12524327392187371745     net: design.U0_M0_F0.zebu_zdly_z_dclk_delay_12524327392187371745
#   info : #        bufg   design.U0_M0_F0.zbufg_zcgen_w_zcg_compositeClock     net: design.zpad_dut_clk
#   info : #        bufg   design.U0_M0_F0.zbufg_zcgen_w_zcg_filterClock     net: design.U0_M0_F0.zcgen_w_zcg_filterClock

#   info : # 4 clock buffer(s) found

   ##############################################
   # 8.1 FPGA STATS
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                1862 |                1159 |                   2 |                   0 |               65536 |                   0 |                  15 |                  16 |                1162 |                  78 |                   0 |                   0 |                   0 || design
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 946 |                 280 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  56 |                  78 |                   0 |                   0 |                   0 || design.U0_M0_F0.U0_M0_F0_core
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.12 MANIPULATION OF MUXCY/XORCY
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step instr_muxcy_xorcy : 0 muxcy chains broken because of size greater then 73
#   step query_undriven_nets : Found 2 undriven nets in the netlist.
#   step query_undriven_nets : Found 0 undriven pins in the netlist.
#   step query_undriven_nets : See './fpga_reports/zNetgen/undriven_nets_and_pins.rpt.gz' report for additional information regarding undriven elements in the netlist.
##############################################
# 7 CONSISTENCY CHECK
##############################################
#   step Consistency Check : Performing consistency check on the netlist
   ##############################################
   # 3.18 VD
   ##############################################
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_before_DAP.
#   step Property DB : writing property DB into file 'zNetgen_property.db'
#   step CLUSTER_SPLIT : ZEBU_MDTMX_USE is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_SOFT_USE is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_PARTONLY is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_FORCE_PDM is not used
#   step CLUSTER_SPLIT : Applying FLOW_NA
#   step CLUSTER_SPLIT : DAP engine: default - softDAP is not used
#   step CLUSTER_SPLIT : DAP mode: default
#   step CLUSTER_SPLIT : ZEBU_POST_OPT_FILTER is not used (Option is 0).
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall postprocessing.
#   step $DUMPVARS : Configuring for Virtex V7, waveform capture gen2.
#   step $DUMPVARS : 6 Logical $dumpvar/dpi/ccall were mapped on 6 physical High Speed packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 138 signals, 6 logical groups were mapped on 6 physical groups.
#   step $DUMPVARS : 0 Logical $dumpvar/dpi/ccall were mapped on 0 physical Qiwc packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : 0 Logical $dumpvar/dpi/ccall were mapped on 0 physical Toggle Activity packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : 0 attributes cleaned-up.
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.11 LOCK_SOCKET
   ##############################################
#   step XDC GENERATOR : Writing XDC file 'design_zlcr.zdc.incr_tmp' with 4 constraints
#   step XDC GENERATOR : constraints have changed - regenerate XDC file 'design_zlcr.zdc'
##############################################
# 5 GENERATION
##############################################
##############################################
# 6 CHECK AND FIX NETLIST
##############################################
#   step CHECK_AND_FIX_NETLIST : Performing check and fix for netlist 'zmerge'.
#   step RESOLVE_NAME_CONFLICTS : 0 ports have been renamed.
#   step clean_netlist : cleaning netlist 'zmerge'
#   step XDC GENERATOR : Writing XDC file 'design_fw.zdc' with 191 constraints
#   step XDC GENERATOR : Writing XDC file 'design_bufg.zdc' with 14 constraints
#   step SERIALIZE : writing netlist 'zmerge' into znl file './fpga_reports/zNetgen/design_db.znf'
#   step SERIALIZE : #bytes in: 3694932, #bytes out: 726979, compression ratio: 5.082584
##############################################
# 7 VIVADO WA
##############################################
#   step aggregate_topgnd : # info : Found 547464 design IO ports on GND. 1095 new GND driver created
# Checkin RAMB16
   ##############################################
   # 7 CLEAN PROPERTIES
   ##############################################
##############################################
# 8 STATS AND INFOS
##############################################
   ##############################################
   # .0 BLACKBOXES
   ##############################################
#   step show_black_box : Searching blackbox in module 'design' :
#   step show_black_box : Number of blackbox found : 0.
      ##############################################
      # 8.1  STATS
      ##############################################
#   step FPGA STATS : xilinx primitives
#   step FPGA STATS :         1188 gnd
#   step FPGA STATS :          492 fd
#   step FPGA STATS :          403 lut2
#   step FPGA STATS :          374 ld
#   step FPGA STATS :          218 fdc
#   step FPGA STATS :          203 muxcy
#   step FPGA STATS :          199 fdre
#   step FPGA STATS :          195 fde
#   step FPGA STATS :          182 lut3
#   step FPGA STATS :          180 lut4
#   step FPGA STATS :          172 lut6
#   step FPGA STATS :          154 lut1
#   step FPGA STATS :          123 fdce
#   step FPGA STATS :          103 xorcy
#   step FPGA STATS :           81 lut5
#   step FPGA STATS :           71 vcc
#   step FPGA STATS :           68 fds
#   step FPGA STATS :           65 fdp
#   step FPGA STATS :           53 obuf
#   step FPGA STATS :           46 fdse
#   step FPGA STATS :           41 fd_1
#   step FPGA STATS :           40 carry4
#   step FPGA STATS :           32 or3
#   step FPGA STATS :           31 and2
#   step FPGA STATS :           25 fdr
#   step FPGA STATS :           18 ram256x1s
#   step FPGA STATS :           17 ibufds
#   step FPGA STATS :           16 iobuf
#   step FPGA STATS :           13 obufds
#   step FPGA STATS :           13 fdpe
#   step FPGA STATS :           11 bufgctrl
#   step FPGA STATS :            7 oserdese2
#   step FPGA STATS :            7 muxf7
#   step FPGA STATS :            7 iserdese2
#   step FPGA STATS :            7 idelaye2
#   step FPGA STATS :            6 xor2
#   step FPGA STATS :            5 iodelay
#   step FPGA STATS :            4 mmcme2_base
#   step FPGA STATS :            4 bufg
#   step FPGA STATS :            3 oddr
#   step FPGA STATS :            2 ramb36_exp
#   step FPGA STATS :            2 muxcy_l
#   step FPGA STATS :            2 fdrs
#   step FPGA STATS :            1 sysmon
#   step FPGA STATS :            1 startupe2
#   step FPGA STATS :            1 muxf8
#   step FPGA STATS :            1 ld_1
#   step FPGA STATS :            1 idelayctrl
#   step FPGA STATS :            1 capturee2
#   step FPGA STATS :            1 bufr
#   step FPGA STATS :            1 bufio
#   step FPGA STATS : hierachic instances
#   step FPGA STATS : 
#   step FPGA STATS : This fpga has an interface of 1 wires (0 recv_out, recv_out_fast, recv_out_direct and 1 send_in, send_in_fast, send_in_direct)
#   step FPGA STATS : 
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |                         1 |         2 |         3 |      4 |      5 |      6 |      7 |       8 |   9 |  10 |  11 |  12 |  13 |  14 |  15 |  16 |   17 |   18 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |  socket_00_00_00_08(LVDS) | U0/M0/F00 | U0/M0/F08 |      0 |      1 |      0 |      0 |    1/24 |   0 |   1 |   0 |   0 |   1 |   1 |   1 |   1 |    0 |    0 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : 1  => socket name
#   step FPGA STATS : 2  => fpga from
#   step FPGA STATS : 3  => fpga to
#   step FPGA STATS : 4  => design wire out with xdr
#   step FPGA STATS : 5  => design wire out with sdr
#   step FPGA STATS : 6  => design wire in with xdr
#   step FPGA STATS : 7  => design wire in with sdr
#   step FPGA STATS : 8  => physical wire used/physical wire total
#   step FPGA STATS : 9  => physical wire used out with xdr
#   step FPGA STATS : 10  => physical wire used out with sdr
#   step FPGA STATS : 11  => physical wire used in with xdr
#   step FPGA STATS : 12  => physical wire used in with sdr
#   step FPGA STATS : 13  => min xdr out
#   step FPGA STATS : 14 => max xdr out
#   step FPGA STATS : 15 => min xdr in
#   step FPGA STATS : 16 => max xdr in
#   step FPGA STATS : 17 => Available slot out
#   step FPGA STATS : 18 => Available slot in
#   step FPGA STATS : 
#   step FPGA STATS : Number of Flip Flop Or Latches controls set (ce, s, r, pre, clr, ge) : 101 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set (ce, s, r, pre, ge, clr, we, clk) : 154 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set with Ise approximation used (ce, s, r, pre, clr. clk) : 66 
#   step FPGA STATS : 
      ##############################################
      # 8.1 SUBSYSTEM STATS
      ##############################################
#   step NtgTclTDMRegMarking : Setting inter-die TDM properties ZDEL(366 new, 0 existed) and DUT(874 new, 0 existed) on registers.
#   step NtgTclTDMRegMarking : inserted 1240 inter-die TDM properties in total.

#   step FalsePathFeedThroughInserter : inserted 0 false path feedthrough(s).
#   step NtgTclFilterRegMarking : Setting 0 filter register for replication among 3 total filter registers.
#   step NtgTclFilterRegMarking : Setting 0 LUT1 for replication in Aux --> LUT1(INV) --> LD path.
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_after_DAP.
#   step NtgTclTDMRegMarking : Sanity check PASS, no duplicated attribute found on primitives.
#   step INSTPORTATTR : EDIF driver: Duplicated 24 instance port attributes
#   step EDIF GENERATOR : writing netlist 'clean_properties' into EDIF file 'design.edf.gz'
#   step extract : Extract ZEBU_VIVADO_STOP_TIMING attributes
### warning in Extract vivado stop timing informations [CCC0521W] : Port 'I' on Instance 'design.U0_M0_F0.U0_M0_F0_core.u_stb.inv4' cannot be found, please check the netlist for more informations.
### warning in Extract vivado stop timing informations [CCC0521W] : Port 'I' on Instance 'design.U0_M0_F0.U0_M0_F0_core.u_stb.inv4' cannot be found, please check the netlist for more informations.
#   step xdlExtract : Extract XDL Names

#   exec summary :    3 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m28.875s, sys 0m0.945s
#   exec summary : Total memory: 2189456 kB - RSS memory: 1813096 kB - Data memory: 1820908 kB
#   exec summary : Successful execution

# end time is Wed Apr 17 23:57:19 2024
#   step GENERATE_DESIGN_INFO :  design_info.mk file generated

real	0m31.529s
user	0m28.906s
sys	0m1.067s




time xdc_sorter -i design_zpar.zdc design_fw.zdc design_zlcr.zdc design_bufg.zdc resyn_constr.zdc design_fwc.zdc -o design.xdc
time  /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ise/xdc_sorter -i design_zpar.zdc design_fw.zdc design_zlcr.zdc design_bufg.zdc resyn_constr.zdc design_fwc.zdc -o design.xdc
 ---------------------------------- 
|   xdc_sorter v3.3 (09/24/2021)   |
|                                  |
|            SEV - 2021            |
 ---------------------------------- 

Reading XDC files... 
-> Reading design_zpar.zdc... OK
-> Reading design_fw.zdc... OK
-> Reading design_zlcr.zdc... OK
-> Reading design_bufg.zdc... OK
-> Reading resyn_constr.zdc... OK
-> Reading design_fwc.zdc... OK

Generating sorted XDC file... OK

[INFO] Sorting accomplished succesfully :
=> design.xdc (196 constraints)
1.15user 2.93system 0:03.76elapsed 108%CPU (0avgtext+0avgdata 1716maxresident)k
8inputs+432outputs (0major+702606minor)pagefaults 0swaps
cat: md5sum.txt: No such file or directory
cat: md5sum.txt: No such file or directory
/bin/sh: /READ//cache_read_write.sh: No such file or directory



##########################################################################
##                              STEP VIVADO                             ##
##########################################################################
# Vivado DCP Temp Dir: tmp_dcp
vivado start time: 1713416252
WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2019.1_EP06_159265 (64-bit)
  **** SW Build (by stepheny) on Fri Oct 11 16:37:07 PDT 2019
  **** IP Build 2548770 on Wed May 29 13:01:34 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Sourcing tcl script '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/scripts/Vivado_init.tcl'
source /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vivado_v7/compil_vivado_v7.tcl -notrace
[SW_FPGA] - INFO : Loading zebu_fpga_compile_env.tcl
[SW_FPGA] - INFO : Loading vivado_common_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_proc_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_v7_pkg.tcl
[SW_FPGA] - INFO : Loading triton_common_pkg.tcl

[SW_FPGA] - INFO : Generating XDC WA for Vivado V7 Link_design

[SW_FPGA] - INFO : Vivado Parameters used 
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
VIVADO_ENABLE_MULTI_MACHINE_MPF=0

[SW_FPGA] - INFO : top fpga name is: fx_top
[SW_FPGA] - INFO : bitgen options sets [-w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable] 
0 Beta devices matching pattern found, 0 enabled.
[SW_FPGA] - INFO : Default Vivado params loaded
[SW_FPGA] - INFO : Disable place.autoLaguna
[SW_FPGA] - INFO : place.opportunisticLagunaRegUse  false
[SW_FPGA] - INFO : physynth.enableLagunaSites  false
[SW_FPGA] - INFO : physynth.slrCrossingOptTnsInExplore false
[SW_FPGA] - INFO : VIVADO_FORCE_REPLICATION=ON
[SW_FPGA] - INFO : Default Vivado message config loaded
[SW_FPGA] - INFO : FPGA (FX)=F00 is being compiled
[SW_FPGA] - INFO : Advanced Vivado Debug parameters [Enabled]
[SW_FPGA] - INFO : Vivado params selectable: Delete Empty Hierarchy with Dont touch => [enabled]
[SW_FPGA] - hw_type is v7
[SW_FPGA] - INFO : Vivado params selectable: Multithreading value = 4
[SW_FPGA] - INFO : Vivado params selectable: Global Hold Iter => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: route SLL Assignment  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: place_design BUFG insertion in 2017.3  => [enabled]
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_set_options_variable 1 mins
[SW_FPGA] - INFO : Extra BUFG Insertion by Vivado [disabled]

[SW_FPGA] - INFO : Sources files loading ...


[SW_FPGA]: Link design
Command: link_design -top fx_top -part xc7v2000tflg1925-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Parsing EDIF File [./design.edf]
Finished Parsing EDIF File [./design.edf]
INFO: [Project 1-454] Reading design checkpoint '/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/vd_top.dcp' for cell 'vd_top'
INFO: [Project 1-454] Reading design checkpoint '/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/vde_mon_top.dcp' for cell 'vde_mon_top'
INFO: [Project 1-454] Reading design checkpoint '/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/fwc_ip_hs_cluster_32.dcp' for cell 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]'
INFO: [Project 1-454] Reading design checkpoint '/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/qiwc_ip_cluster.dcp' for cell 'wc_ip_top/wrapper/qiwc_ip_cluster'
INFO: [Netlist 29-17] Analyzing 4844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_AR69152
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/no_dont_touch.xdc]
Finished Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/no_dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3458.441 ; gain = 0.000 ; free physical = 172494 ; free virtual = 189999
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2692 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 68 instances
  AND2 => LUT2: 31 instances
  FD => FDRE: 492 instances
  FDC => FDCE: 218 instances
  FDE => FDRE: 195 instances
  FDP => FDPE: 65 instances
  FDR => FDRE: 25 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 2 instances
  FDS => FDSE: 68 instances
  FD_1 => FDRE (inverted pins: C): 41 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IODELAY => IDELAYE2: 5 instances
  LD => LDCE: 374 instances
  LD_1 => LDCE (inverted pins: G): 1 instances
  MMCME2_BASE => MMCME2_ADV: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  OR3 => LUT3: 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 18 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances
  RAMB36_EXP => RAMB36E1: 2 instances
  SYSMON => XADC: 1 instances
  XOR2 => LUT2: 6 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3458.441 ; gain = 1976.391 ; free physical = 172494 ; free virtual = 189999
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.collectionResultDisplayLimit, tcl.statsThreshold
[SW_FPGA] - INFO : Link design ended successfully
Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/dont_touch.xdc]
Finished Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/dont_touch.xdc]
[SW_FPGA] - INFO : Sources files loaded and linked
[SW_FPGA] - INFO : Vivado message settings set
[SW_FPGA] - INFO : Settings based on environment variables beginning with VIVADO_KNOB_ :




  

#################################################################################
##                 VIVADO : STEP NETLIST_ANALYSIS_PREPROCESSING                ##
#################################################################################
##  phase:linked_analysis  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 168 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.98|0.39|0.18 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start netlist_analys_preproc phase
netlist_analys_preproc start time: 1713416331
netlist_analys_preproc start date: Wed Apr 17 23:58:51 CDT 2024



[SW_FPGA] - REPORTS : running zVreports_fpgaIO
  |- Total interface : 1 IO + 0 MGT IO
      |- 0  	 Socket input
      |- 1  	 Socket output
      |- 0  	 MGT_Socket input
      |- 0 	 MGT_Socket output
           |- MGT version: GT_GP

[SW_FPGA] - REPORTS : running zVreports_fpgaIO_distribution target=V7
+----------------------------------++-----------------------------+
| bank 22 | R=0     | S=0          || bank 42 | R=0     | S=0     |
| bank 21 | R=0     | S=0          || bank 41 | R=0     | S=0     |
| bank 20 | R=0     | S=0          || bank 40 | R=0     | S=1     |
+----------------------------------++-----------------------------+
| bank 19 | R=0     | S=0          || bank 39 | R=0     | S=0     |
| bank 18 | R=0     | S=0          || bank 38 | R=0     | S=0     |
| bank 17 | R=0     | S=0          || bank 37 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 16 | R=0     | S=0          || bank 36 | R=0     | S=0     |
| bank 15 | R=0     | S=0          || bank 35 | R=0     | S=0     |
| bank 14 | R=0     | S=0          || bank 34 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 13 | R=0     | S=0          || bank 33 | R=0     | S=0     |
| bank 12 | R=0     | S=0          || bank 32 | R=0     | S=0     |
| bank 11 | R=0     | S=0          || bank 31 | R=0     | S=0     |
+----------------------------------++-----------------------------+

[SW_FPGA] - REPORTS : running zVreports_zview
  |- 53 zview cells
  |- 146 FF cells as zview
       |- 0 FF cells as zview in sockets
  |- Total = 199 cells used

[SW_FPGA] - REPORTS : running pVivado_check_zpv_data
  |- 136 fwc
  |- 0 qiwc

[SW_FPGA] - REPORTS : running zVreports_BUFG_pins @ phase: linked

design/U0_M0_F0/zbufg_zcgen_w_zcg_compositeClock
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 12488   | 12488   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 45      | 44      | 1       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/U0_M0_F0/zbufg_zebu_zdly_z_dclk_delay_12524327392187371745
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 372     | 0       | 372     | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 826     | 799     | 0       | 20      | 0       | 7       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk_hs/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 9       | 2       | 0       | 0       | 7       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clko/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 2474    | 2471    | 0       | 1       | 1       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 99      | 96      | 0       | 0       | 0       | 0       | 0       | 0       | 1       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_1/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 9761    | 3494    | 0       | 18      | 6249    | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_3/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0
[SW_FPGA] - REPORTS : running zVreports_get_CST_fanout > 1000
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins -of_objects [get_cells * -hier -filter { REF_NAME == GND }] -filter { DIRECTION == OUT }] -filter { FLAT_PIN_COUNT == 1 }'.
   |- GND cells impacted: 4
      |- 10615 	: design/zaddsafe22_GND
      |- 1267 	: wc_ip_top/wrapper/N1
      |- 1409 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_qiwc_fifo_l2_to_pc_0_0/fifo16383x36_fwft_0/N0
      |- 1216 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/GND_1
   |- VCC cells impacted: 1
      |- 1027 	: wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/VCC_1


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy
wc_ip_top  : count=56491   ioPort=536765
wc_ip_top/wrapper  : count=56489   ioPort=536861
wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]  : count=50818   ioPort=12461


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy_zNetgen
    |- file_name = csv/subsystems_ordered_by_norm_design_ZN.csv
    |- module_name=fx_macro_xclk2_DEVICE_7_0  |  REG%=47  |  REG=865  |  LUT%=69  |  LUT%=804  |  IO=0  |  instance=0

[SW_FPGA] - INFO : Check Multidriver Nets
    |- No multi driven nets found

[SW_FPGA] - INFO : Check unconneced LUT inputs pins
    |- No Unconnected lut pins found






  

#################################################################################
##                             VIVADO : STEP READ_CONSTRAINTS                  ##
#################################################################################
##  phase:constraints  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 168 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.99|0.41|0.19 / 40  MemAvail: 181 GB

[SW_FPGA] - INFO : start read_constraints phase
read_constraints start time: 1713416340
read_constraints start date: Wed Apr 17 23:59:00 CDT 2024

[SW_FPGA] - PROC : zVivado_MDTMX_DisableSocketPblock done
Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2]'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2_dv4]'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:57]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2_dv4'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks {CLK_sys_xclk2 CLK_sys_xclk2_dv4}]'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_dut_event_0[*]/zwc_dut_clk_r'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-through [get_nets {wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_dut_event_0[*]/zwc_dut_clk_r}]'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:251]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:252]
INFO: [Vivado 12-3520] Assignment of 'ser0' to a pblock 'pblock_bk40' means that all children of 'ClockRegion000SD_40B' are in the pblock. Changing the pblock assignment to 'ClockRegion000SD_40B'. [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:260]
Finished Parsing XDC File [/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]

[SW_FPGA] - INFO : Generating zpar false path constraints
[SW-FPGA] - PROC : called zVreports_zrm



  

#################################################################################
##                             VIVADO : STEP OPT_DESIGN                        ##
#################################################################################
##  phase:opt  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.93|0.45|0.21 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start opt_design phase
opt_design start time: 1713416373
opt_design start date: Wed Apr 17 23:59:33 CDT 2024

[SW_FPGA] - INFO : Vivado opt_design_options [-verbose -retarget -propconst -sweep ]
Command: opt_design -verbose -retarget -propconst -sweep
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1184 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4382.078 ; gain = 49.863 ; free physical = 171590 ; free virtual = 189095

Starting Logic Optimization Task

Phase 1 Retarget
Phase 1 Retarget | Checksum: 1d4fb0e03

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4513.078 ; gain = 65.004 ; free physical = 171612 ; free virtual = 189118

Phase 2 Constant propagation
Phase 2 Constant propagation | Checksum: 25ecd335e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4513.078 ; gain = 65.004 ; free physical = 171596 ; free virtual = 189106

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2702b4272

Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 4513.078 ; gain = 65.004 ; free physical = 171713 ; free virtual = 189240

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 2561dba49

Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 4513.078 ; gain = 65.004 ; free physical = 171713 ; free virtual = 189241
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |            1147  |            1798  |                                             43  |
|  Constant propagation     |            1766  |           23104  |                                          12258  |
|  Sweep                    |             384  |           28479  |                                            250  |
|  Post Processing Netlist  |               0  |               4  |                                             69  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10966f777

Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 4513.078 ; gain = 65.004 ; free physical = 171742 ; free virtual = 189269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171797 ; free virtual = 189325
Ending Netlist Obfuscation Task | Checksum: 10966f777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171797 ; free virtual = 189325
INFO: [Common 17-83] Releasing license: Implementation
156789 Infos, 1190 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 4513.078 ; gain = 188.867 ; free physical = 171800 ; free virtual = 189327
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold





  

#################################################################################
##             VIVADO : STEP POST_OPT_NETLIST_ANALYS_PROCESSING                ##
#################################################################################
[SW_FPGA] - INFO : start post_opt_netlist_analys_preproc phase
post_opt_netlist_analys_preproc start time: 1713416512
post_opt_netlist_analys_preproc start date: Thu Apr 18 00:01:52 CDT 2024


[SW-FPGA] - INFO : No MUXCY/XORCY in the netlist


  

#################################################################################
##                             VIVADO : STEP TRITON                            ##
#################################################################################
##  phase:triton  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 1.09|0.70|0.34 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start triton phase
triton start time: 1713416513
triton start date: Thu Apr 18 00:01:53 CDT 2024

[SW_FPGA] - INFO : Deleting intermediate triton file
[SW_FPGA] - INFO : ZEBU_TRITON_ZS3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs3
[SW_FPGA] - INFO : Found: 8 BUFG : max for triton run is set to [15]
[SW_FPGA] - INFO : TRITON flow generating false_path_zpar.xdc file for triton constraints
[SW_FPGA] - INFO : TRITON flow generating fx_macro_slr.xdc file for triton constraints
[SW_FPGA] - INFO : removing un-supported DONT_TOUCH property from design_triton.xdc
[SW_FPGA] - INFO : Applying triton WA on -quiet option
[SW_FPGA] - INFO : design_triton.xdc well generated
[SW_FPGA] - INFO : design_triton.edf well generated

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.80 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171787 ; free virtual = 189315

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171788 ; free virtual = 189317

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171788 ; free virtual = 189317

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171788 ; free virtual = 189317

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171788 ; free virtual = 189317

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171785 ; free virtual = 189314

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171785 ; free virtual = 189313

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4513.078 ; gain = 0.000 ; free physical = 171802 ; free virtual = 189330

[SW_FPGA] - INFO : ioclock.xdc well generated

[SW_FPGA] - INFO : design_triton.xdc modified for triton
[SW_FPGA] - INFO : Triton param [target_util 10]
LUT6 rate for adaptive triton lut6 config is 965
[SW_FPGA] - INFO : File triton.tcl file generated

[SW_FPGA] - INFO : Runing triton with triton.tcl file
[SW_FPGA] - INFO : Triton placer ended successfully
[SW_FPGA] - INFO : Getting design or placement information after First pass triton
                    ################# Design information #######################
                    # SLL CUT between SLR3 and SLR2 ==>	  2
                    # SLL CUT between SLR2 and SLR1 ==>	  18
                    # SLL CUT between SLR1 and SLR0 ==>	  8
                    # SLR3 utilization              ==>	  0.0%
                    # SLR2 utilization              ==>	  3.4%
                    # SLR1 utilization              ==>	  0.0%
                    # SLR0 utilization              ==>	  0.0%
                    # Timing results - violated ?   ==>	  0
                    ###########################################################

[SW_FPGA] - INFO : Launching Adaptive trition run



  

#################################################################################
##                             VIVADO : STEP POST_TRITON                       ##
#################################################################################
##  phase:post_triton  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.88|0.75|0.40 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start post_triton phase
post_triton start time: 1713416634
post_triton start date: Thu Apr 18 00:03:54 CDT 2024

[SW_FPGA] - INFO : Sourcing placement.tcl
[SW-FPGA]: Sourcing placement.tcl in compressed format
[SW-FPGA]: Sourcing placement.tcl - phase 2
[SW_FPGA] - INFO : Sourcing placement.tcl 2nd time
[SW_FPGA] - INFO : Deleting intermediate triton file
[SW_FPGA] - INFO : launching zVivado_unplace_if_timing_KO
[SW_FPGA] - INFO : Vivado_unplace_if_timing_KO : No cells detected for iZRM
[SW_FPGA] - INFO : Continue with Triton Placer
[SW_FPGA] - CATCH :   COMMAND: zVreports_tritonLog_wo_wrapper run1   ERROR_MSG: couldn't open "./fpga_reports/run1/triton.log": no such file or directory

 ####################################################################################
  ##                             VIVADO : STEP INCR_DFLOW                      ##
  #################################################################################


  

#################################################################################
##                             VIVADO : STEP PLACE_DESIGN                      ##
#################################################################################
##  phase:place  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.48|0.66|0.39 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start place_design phase
place_design start time: 1713416675
place_design start date: Thu Apr 18 00:04:35 CDT 2024

[SW_FPGA] - INFO : setting vivado place_design param regarding Triton flow
[SW_FPGA] - INFO : Vivado place_design_options [-timing_summary -directive Quick ]

Command: place_design -timing_summary -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 134 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171778 ; free virtual = 189306
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d22b551b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171778 ; free virtual = 189306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171871 ; free virtual = 189399

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad1660a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171842 ; free virtual = 189370

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e061dbf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171832 ; free virtual = 189360

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e061dbf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171832 ; free virtual = 189359
Phase 1 Placer Initialization | Checksum: 17e061dbf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 171832 ; free virtual = 189359

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17e061dbf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.098 ; gain = 19.016 ; free physical = 171792 ; free virtual = 189319

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: ea754c2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171683 ; free virtual = 189211
Phase 2 Global Placement | Checksum: ea754c2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171702 ; free virtual = 189229

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ea754c2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171702 ; free virtual = 189229

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165d48564

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171645 ; free virtual = 189173

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea754c2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171642 ; free virtual = 189169

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ea754c2d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171642 ; free virtual = 189169

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14f1746b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171693 ; free virtual = 189220

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171693 ; free virtual = 189221

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171693 ; free virtual = 189221
Phase 3 Detail Placement | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171693 ; free virtual = 189221

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171691 ; free virtual = 189219

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171728 ; free virtual = 189255

Phase 4.3 Placer Reporting

Phase 4.3.1 updateTiming final
Phase 4.3.1 updateTiming final | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171728 ; free virtual = 189255
Phase 4.3 Placer Reporting | Checksum: 14f1746b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171728 ; free virtual = 189255

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4548.102 ; gain = 0.000 ; free physical = 171728 ; free virtual = 189255
Phase 4.4 Final Placement Cleanup | Checksum: 16ed0fd2f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171728 ; free virtual = 189255
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ed0fd2f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171728 ; free virtual = 189255
Ending Placer Task | Checksum: 78386cc7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4548.102 ; gain = 35.020 ; free physical = 171729 ; free virtual = 189256
INFO: [Common 17-83] Releasing license: Implementation
156801 Infos, 1191 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold

# ===========================================
# place_design Summary
# ===========================================

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_place_design 1 mins
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1_EP06_159265 (lin64) Build 0 Fri Oct 11 16:37:07 PDT 2019
| Date         : Thu Apr 18 00:04:57 2024
| Host         : csce-quinn-s1.engr.tamu.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file ./fpga_reports/vivado/report_placed_ulization.rpt
| Design       : fx_top
| Device       : 7v2000tflg1925-1
| Design State : Fully Placed
----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity and Clocking Utilization
12. SLR Connectivity Matrix
13. SLR Slice Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3963 |  3961 |   1221600 |  0.32 |
|   LUT as Logic             | 3282 |  3280 |   1221600 |  0.27 |
|   LUT as Memory            |  681 |   681 |    344800 |  0.20 |
|     LUT as Distributed RAM |  264 |   264 |           |       |
|     LUT as Shift Register  |  417 |   417 |           |       |
| Slice Registers            | 4169 |  4169 |   2443200 |  0.17 |
|   Register as Flip Flop    | 3795 |  3795 |   2443200 |  0.16 |
|   Register as Latch        |  374 |   374 |   2443200 |  0.02 |
| F7 Muxes                   |  125 |   125 |    610800 |  0.02 |
| F8 Muxes                   |   51 |    51 |    305400 |  0.02 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 2     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 130   |          Yes |           - |          Set |
| 932   |          Yes |           - |        Reset |
| 115   |          Yes |         Set |            - |
| 2990  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2585 |     0 |    305400 |  0.85 |
|   SLICEL                                   | 1634 |     0 |           |       |
|   SLICEM                                   |  951 |     0 |           |       |
| LUT as Logic                               | 3282 |  3280 |   1221600 |  0.27 |
|   using O5 output only                     |  272 |       |           |       |
|   using O6 output only                     | 2532 |       |           |       |
|   using O5 and O6                          |  478 |       |           |       |
| LUT as Memory                              |  681 |   681 |    344800 |  0.20 |
|   LUT as Distributed RAM                   |  264 |   264 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  264 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |  417 |   417 |           |       |
|     using O5 output only                   |  384 |       |           |       |
|     using O6 output only                   |   33 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 4169 |     0 |   2443200 |  0.17 |
|   Register driven from within the Slice    | 1167 |       |           |       |
|   Register driven from outside the Slice   | 3002 |       |           |       |
|     LUT in front of the register is unused | 2606 |       |           |       |
|     LUT in front of the register is used   |  396 |       |           |       |
| Unique Control Sets                        |  223 |       |    305400 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |      1292 |  0.31 |
|   RAMB36/FIFO*    |    4 |     4 |      1292 |  0.31 |
|     RAMB36E1 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      2584 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2160 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  129 |   129 |      1200 | 10.75 |
|   IOB Master Pads           |   67 |       |           |       |
|   IOB Slave Pads            |   62 |       |           |       |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        24 |  0.00 |
| PHASER_REF                  |    0 |     0 |        24 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        96 |  0.00 |
| IN_FIFO                     |    0 |     0 |        96 |  0.00 |
| IDELAYCTRL                  |    3 |     0 |        24 | 12.50 |
| IBUFDS                      |   17 |    17 |      1152 |  1.48 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        96 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        96 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |   12 |    12 |      1200 |  1.00 |
|   IDELAYE2 only             |   12 |    12 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1200 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    7 |     7 |      1200 |  0.58 |
|   ISERDES                   |    7 |     7 |           |       |
| OLOGIC                      |   10 |    10 |      1200 |  0.83 |
|   OUTFF_ODDR_Register       |    3 |     3 |           |       |
|   OSERDES                   |    7 |     7 |           |       |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+--------------+------+-------+-----------+-------+
|   Site Type  | Used | Fixed | Available | Util% |
+--------------+------+-------+-----------+-------+
| BUFGCTRL     |    8 |     3 |       128 |  6.25 |
| BUFIO        |    1 |     1 |        96 |  1.04 |
|   BUFIO only |    1 |     1 |           |       |
| MMCME2_ADV   |    4 |     2 |        24 | 16.67 |
| PLLE2_ADV    |    0 |     0 |        24 |  0.00 |
| BUFMRCE      |    0 |     0 |        48 |  0.00 |
| BUFHCE       |    0 |     0 |       288 |  0.00 |
| BUFR         |    1 |     0 |        96 |  1.04 |
+--------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |        16 |   0.00 |
| CAPTUREE2   |    4 |     0 |         4 | 100.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         4 |   0.00 |
| ICAPE2      |    0 |     0 |         8 |   0.00 |
| PCIE_2_1    |    0 |     0 |         4 |   0.00 |
| STARTUPE2   |    4 |     0 |         4 | 100.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2992 |        Flop & Latch |
| LUT2       |  975 |                 LUT |
| LUT6       |  965 |                 LUT |
| LUT3       |  713 |                 LUT |
| LUT4       |  629 |                 LUT |
| FDCE       |  558 |        Flop & Latch |
| LUT5       |  386 |                 LUT |
| SRL16E     |  384 |  Distributed Memory |
| LDCE       |  374 |        Flop & Latch |
| CARRY4     |  209 |          CarryLogic |
| RAMS32     |  192 |  Distributed Memory |
| FDPE       |  130 |        Flop & Latch |
| MUXF7      |  125 |               MuxFx |
| FDSE       |  115 |        Flop & Latch |
| LUT1       |   92 |                 LUT |
| RAMS64E    |   72 |  Distributed Memory |
| OBUF       |   53 |                  IO |
| MUXF8      |   51 |               MuxFx |
| SRLC32E    |   33 |  Distributed Memory |
| OBUFDS     |   17 |                  IO |
| IBUFDS     |   17 |                  IO |
| OBUFT      |   16 |                  IO |
| IBUF       |   16 |                  IO |
| IDELAYE2   |   12 |                  IO |
| OSERDESE2  |    7 |                  IO |
| ISERDESE2  |    7 |                  IO |
| STARTUPE2  |    4 |              Others |
| RAMB36E1   |    4 |        Block Memory |
| MMCME2_ADV |    4 |               Clock |
| INV        |    4 |                 LUT |
| CAPTUREE2  |    4 |              Others |
| BUFGCTRL   |    4 |               Clock |
| BUFG       |    4 |               Clock |
| ODDR       |    3 |                  IO |
| IDELAYCTRL |    3 |                  IO |
| XADC       |    1 |              Others |
| BUFR       |    1 |               Clock |
| BUFIO      |    1 |               Clock |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| fwc_ip_hs_cluster_32 |    1 |
| design               |    1 |
+----------------------+------+


11. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR3     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               1 |   <0.01 |                 |              |       |       |
| SLR2     |                 |         |               4 |            0 |     1 |     2 |
| ||||||-> |              10 |    0.07 |                 |              |       |       |
| SLR1     |                 |         |               4 |            0 |     0 |     2 |
| ||||||-> |               6 |    0.04 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    1 |    1 |    1 |
| SLR2      |    1 |    0 |    6 |    1 |
| SLR1      |    0 |   10 |    0 |    1 |
| SLR0      |    0 |    3 |    6 |    0 |
+-----------+------+------+------+------+


13. SLR Slice Logic and Dedicated Block Utilization
---------------------------------------------------

+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR Index | Slices | (%)Slices | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | DSPs |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR3      |      2 |     <0.01 |          2 |           0 |         <0.01 |         3 |     0 |    0 |
| SLR2      |   2579 |      3.38 |       3956 |         681 |          1.30 |      4166 |     4 |    0 |
| SLR1      |      2 |     <0.01 |          3 |           0 |         <0.01 |         0 |     0 |    0 |
| SLR0      |      2 |     <0.01 |          2 |           0 |         <0.01 |         0 |     0 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| Total     |   2585 |           |       3963 |         681 |               |      4169 |     4 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         4 |    1.33 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        33 |   11.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        16 |    5.33 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |        76 |   25.33 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       129 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



[SW-FPGA] - INFO: zVivado_get_UtilizationReports
     |- Control Set            : 223
     |- SLL crossing SLR3-SLR2 : 1 - 0.01%
     |- SLL crossing SLR2-SLR1 : 10 - 0.07%
     |- SLL crossing SLR1-SLR0 : 6 - 0.04%

[SW-FPGA] - INFO: GP/DP placements check: SLL results
   |- relevant files are not found
 
[SW-FPGA] - INFO: Generating report_design_analysis command for congestion

[SW-FPGA] - INFO: zVivado_get_Congestion_FromTile reports
      |- North : congestionLevel= 3
      |- South : congestionLevel= 3
      |- east  : congestionlevel= 3
      |- west  : congestionlevel= 3
      |- vertical  : congestionlevel = 101
      |- horizontal: congestionlevel = 101

[SW-FPGA] - INFO: Generating Intermediate Timing Status

[SW_FPGA] - INFO : *****************************************
[SW_FPGA] - INFO : *****   REPORT_TIMING ANALYSIS HOLD *****
[SW_FPGA] - INFO : *****************************************
[SW_FPGA] - INFO :     - Timing slack: -0.188
[SW_FPGA] - INFO :     - Path Type   : Hold
[SW_FPGA] - INFO :     - Clock       : CLK_sys_idel_clk_dv4 -> CLK_sys_idel_clk_dv4
[SW_FPGA] - INFO :     - Source      : wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_6/C
[SW_FPGA] - INFO :     - Destination : wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[6]
[SW_FPGA] - INFO : *****************************************

[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO : *****   REPORT_TIMING ANALYSIS SETUP  *****
[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO :     - Timing slack: 1.484
[SW_FPGA] - INFO :     - Path Type   : Setup
[SW_FPGA] - INFO :     - Clock       : CLK_sys_idel_clk -> CLK_sys_idel_clk
[SW_FPGA] - INFO :     - Source      : design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/cnt_period_ok_1/C
[SW_FPGA] - INFO :     - Destination : design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/socket_lvds_sys_slave_0/u_xst_wrapper_0/socket_lvds_sys_slave_reset_0/cnt_period_ok_0/CE
[SW_FPGA] - INFO : *******************************************
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_timing_SH 1 mins


  

       #################################################################################
       ##                    VIVADO : STEP POST_PLACE_PHYS_OPT_DESIGN                 ##
       #################################################################################
##  phase:phys_opt_place  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.74|0.71|0.41 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start post_place_phys phase
post_place_phys start time: 1713416701
post_place_phys start date: Thu Apr 18 00:05:01 CDT 2024

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_slack 1 mins
[SW_FPGA] - WNS after placement is 1.484
[SW_FPGA] - TNS after placement is 0.000
[SW_FPGA] - WHS after placement is -0.188
[SW_FPGA] - THS after placement is -1.804
[SW_FPGA] - INFO : THS -1.804 is better than -10000 , phys_opt_design will not be running for Hold-Fix
[SW_FPGA] - INFO : WNS 1.484 is better than -0.5 , phys_opt_design for setup is bypassed
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_post_place_phys_opt_design 1 mins



[SW-FPGA] - REPORTS : CLB Utilization by die
   - CNT% USE  : number of primitives in the SLICE / USED (slice)
   - CNT% TOT  : number of primitives in the SLICE / TOTAL (slr slice)
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+
| SLR index | SLICEs | % SLICEs | CNT/USED | CNT%/TOT | LUTs   | LUTs % |  REGs  | REGs % |  FWCs  | FWCs % | QIWCs  | QIWCs %|
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+
| SLR3      | 2      | 0.0      | 15.62    | 0.0      | 2      | 0.0    | 3      | 0.0    | 0      | 0.0    | 0      | 0      |
| SLR2      | 2579   | 3.37     | 21.77    | 0.73     | 3751   | 0.3    | 4168   | 0.17   | 0      | 0.0    | 0      | 0      |
| SLR1      | 2      | 0.0      | 9.37     | 0.0      | 3      | 0.0    | 0      | 0.0    | 0      | 0.0    | 0      | 0      |
| SLR0      | 2      | 0.0      | 6.25     | 0.0      | 2      | 0.0    | 0      | 0.0    | 0      | 0.0    | 0      | 0      |
+-----------+--------+----------+----------+----------+--------+--------+--------+--------+--------+--------+--------+--------+

[SW-FPGA] : INFO : Post Placement zTime Analysis [disabled]. To enable, please use utf command or set ZEBU_FORCE_REPORT_TIMING=1

[SW-FPGA] : INFO : Post Optimization on Fitler paths [disabled]. To enable, please use utf command or set ZEBU_POST_OPT_FILTER=1


[SW-FPGA] : INFO : Post Optimization on Data paths [disabled]. To enable, please use utf command or set ZEBU_POST_OPT_DATA=1

[SW_FPGA] - INFO : elapsed time of the procedure zVivado_Get_PreRoute_WNS 1 mins


  

#################################################################################
##                             VIVADO : STEP ROUTE_DESIGN                      ##
#################################################################################
##  phase:route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 167 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.76|0.71|0.41 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start route_design phase
route_design start time: 1713416710
route_design start date: Thu Apr 18 00:05:10 CDT 2024

[SW_FPGA] - INFO : Vivado route_design_options []

Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1ea22a7e ConstDB: 0 ShapeSum: 59964249 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f89a0c05

Time (s): cpu = 00:03:38 ; elapsed = 00:02:16 . Memory (MB): peak = 5208.797 ; gain = 660.695 ; free physical = 170940 ; free virtual = 188468
Post Restoration Checksum: NetGraph: 8486c4c5 NumContArr: 74134740 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f89a0c05

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 5208.797 ; gain = 660.695 ; free physical = 170940 ; free virtual = 188468

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f89a0c05

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 5226.047 ; gain = 677.945 ; free physical = 170882 ; free virtual = 188410

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f89a0c05

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 5226.047 ; gain = 677.945 ; free physical = 170882 ; free virtual = 188411
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1650876d2

Time (s): cpu = 00:03:56 ; elapsed = 00:02:34 . Memory (MB): peak = 5563.203 ; gain = 1015.102 ; free physical = 170848 ; free virtual = 188376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.363  | TNS=0.000  | WHS=-0.338 | THS=-97.451|

Phase 2 Router Initialization | Checksum: 1e30fd939

Time (s): cpu = 00:03:58 ; elapsed = 00:02:35 . Memory (MB): peak = 5563.203 ; gain = 1015.102 ; free physical = 170831 ; free virtual = 188359

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7723
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7722
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc2fd6ee

Time (s): cpu = 00:04:07 ; elapsed = 00:02:39 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170808 ; free virtual = 188336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.404  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d242843f

Time (s): cpu = 00:04:12 ; elapsed = 00:02:42 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170806 ; free virtual = 188334
Phase 4 Rip-up And Reroute | Checksum: 1d242843f

Time (s): cpu = 00:04:12 ; elapsed = 00:02:42 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170806 ; free virtual = 188334

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f715356

Time (s): cpu = 00:04:13 ; elapsed = 00:02:42 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170805 ; free virtual = 188333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.486  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10f715356

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170805 ; free virtual = 188333

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10f715356

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170805 ; free virtual = 188333
Phase 5 Delay and Skew Optimization | Checksum: 10f715356

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170805 ; free virtual = 188333

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d3521573

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170806 ; free virtual = 188334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.486  | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14404fc0f

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170806 ; free virtual = 188334
Phase 6 Post Hold Fix | Checksum: 14404fc0f

Time (s): cpu = 00:04:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170806 ; free virtual = 188334

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.117351 %
  Global Horizontal Routing Utilization  = 0.265559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1651cce7a

Time (s): cpu = 00:04:15 ; elapsed = 00:02:43 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170795 ; free virtual = 188323

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1651cce7a

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170795 ; free virtual = 188323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dff4a92d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170795 ; free virtual = 188323

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.486  | TNS=0.000  | WHS=0.072  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dff4a92d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170804 ; free virtual = 188332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170915 ; free virtual = 188444

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
156815 Infos, 1191 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:02:49 . Memory (MB): peak = 5564.207 ; gain = 1016.105 ; free physical = 170916 ; free virtual = 188444
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.statsThreshold
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_route_design 3 mins

[SW_FPGA] - INFO : Checking router status
   |- Routed wirelength Vertical  : NA
   |- Routed wirelength Horizontal: NA
   |- Global routing Vertical     : 0.117351
   |- Global routing Horizontal   : 0.265559
   |- 7749 routable nets / 81199 Total nets
   |- 0 nets in errors
[SW_FPGA] - INFO : Router successful. No unroutes/partial routes found

[SW-FPGA] - PROC : called zVreports_CLB_congestioned_routed. rc=1


  

#################################################################################
##                    VIVADO : STEP POST_ROUTE_PHYS_OPT_DESIGN                 ##
#################################################################################
##  phase:phys_opt_route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.98|0.97|0.57 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start post_route_physopt phase
post_route_physopt start time: 1713416882
post_route_physopt start date: Thu Apr 18 00:08:02 CDT 2024

[SW_FPGA] - INFO : Slack 1.488 is better than/equal to  0 , so no need to run phys_opt_design  for fixing setup
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route 1 mins


  

#################################################################################
##                        VIVADO : STEP ROUTE_DESIGN_HOLD                      ##
#################################################################################
##  phase:hold_WA_route  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.98|0.97|0.57 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : Hold time is met: No need to run router again
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route_Hold 1 mins



  

#################################################################################
##                            VIVADO : STEP TIMING                             ##
#################################################################################
##  phase:timing  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.98|0.97|0.57 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start report_timing phase
report_timing start time: 1713416885
report_timing start date: Thu Apr 18 00:08:05 CDT 2024


[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : timing_report skipped. No error detected
[SW_FPGA] - INFO : ***********************************



  

#################################################################################
##                            VIVADO : STEP DRC_BITSTREAM_CHECK                ##
#################################################################################
##  phase:bitstream  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.83|0.94|0.57 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start write_bitstream phase
write_bitstream start time: 1713416896
write_bitstream start date: Thu Apr 18 00:08:16 CDT 2024

[SW_FPGA] - INFO : bitgen extracting option [x32 ] 
[SW_FPGA] - INFO : bitgen extracting option [Enable] 
[SW_FPGA] - INFO : bitgen extracting option [CCLK ] 

Command: write_bitstream -force design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:pcie_pipe_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie_pipe_debug_v1_0/pcie_pipe_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:pcie_pipe_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie3_pipe_debug_v1_0/pcie_pipe_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/interfaces/pcie_pipe_debug_v1_0/pcie_pipe_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:lbus_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:gt_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:drp_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:otn_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:statistics_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ctrl_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_fab_to_ip_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ip_to_pins.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_bidir.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_fab_to_ip.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_tx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ip_to_pins_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_tx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_rx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_rx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_ctrl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_5/interfaces/hssio_data_bidir_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ctrl_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_fab_to_ip_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ip_to_pins.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_bidir.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_fab_to_ip.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_tx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ip_to_pins_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_tx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_rx.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_rx_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ctrl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_bidir_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:dsc_bypass:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_cfg_control.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:xdma_debug_ports_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:int_shared_logic_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:int_shared_logic:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_cfg_control_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_cfg_control_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:dsc_bypass_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_pcie_id.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:pcie3_us_transceiver_debug_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:xdma_status_ports:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_xdma:xdma_status_ports_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_pcie_id_rtl:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id_rtl.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_pcie_id_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_xdma:xdma_debug_ports:1.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/drp_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/shared_logic_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/lbus_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/an_lt_ctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/rs_fec_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/an_lt_ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/gt_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/statistics_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ieee_1588_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/otn_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:lbus_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/lbus_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/flowctrl_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/shared_logic_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:gt_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/gt_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/flowctrl_ports_int.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:drp_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/drp_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ieee_1588_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:otn_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/otn_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:rs_fec_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/rs_fec_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:statistics_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/statistics_ports.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_cmac_usplus:ctrl_ports:2.0' found within IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
File in use: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports.xml
File ignored: /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip/xilinx/cmac_usplus_v2_5/interfaces/ctrl_ports.xml
INFO: [Common 17-14] Message 'IP_Flow 19-1694' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: MDRV-1
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_fx_macro_slr overlaps with pblock_fxmacro : 32.17% .
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
156827 Infos, 1301 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 6689.465 ; gain = 1125.258 ; free physical = 170587 ; free virtual = 188169

[SW_FPGA] - INFO : Generating post bitstream checkpoint: disabled
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_write_bitstream 2 mins



  

#################################################################################
##                            VIVADO : STEP ZTIME_ANALYSE_ROUTE                ##
#################################################################################
##  phase:extra_timing  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 0.97|0.94|0.61 / 40  MemAvail: 179 GB

[SW_FPGA] - INFO : start zTime_analyse_Route phase
zTime_analyse_Route start time: 1713417002
zTime_analyse_Route start date: Thu Apr 18 00:10:02 CDT 2024

[SW-FPGA] : INFO : Generate SDF or post FPGA timing report for system timing
[SW_FPGA] - Write_sdf is enabled
[SW_FPGA] - Write_sdf is attempted at /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original 
[SW_FPGA] - genSdfMap is not enabled
[SW-FPGA] : INFO : writing SDF. Post FPGA zTime analysis is skipped because ZEBU_SDF_ANALYSIS =1



  

#################################################################################
##                            VIVADO : STEP LOCATION_BUILDING                  ##
#################################################################################
[SW_FPGA] - INFO : start location_building phase
location_building start time: 1713417005
location_building start date: Thu Apr 18 00:10:05 CDT 2024

[SW_FPGA] - INFO : Start of Cells Location Builing
[SW_FPGA] - INFO : End of  Cells Location Builing
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_build_design_location 1 mins


/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original

INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 00:10:06 2024...

real	12m35.757s
user	13m0.553s
sys	1m16.183s
################################################################################
##                                  STEP ZRDB                                 ##
################################################################################
zrdb start time: 1713417010
zrdb start date: Thu Apr 18 00:10:10 CDT 2024

                                    ZeBu (R)
                                      zRDB

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zRDB -krb -edf ./fpga_reports/zNetgen/design_db.znf -virtex 7 -o zrdb/ZebuDB.zdb -xdl design.loc -db zxl_base.zdb -forceTopName top -fpga F0 -unit U0 -module M0 

# start time is Thu Apr 18 00:10:10 2024




# Build Date : Oct 18 2022 - 01:00:11
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.90 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 1.19 0.99 0.63 1/493 17671
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.108.1.el7.x86_64
# Memory     Total: 193183 MB Free: 174290 MB
#            Total Free including cache: 187697 MB
#            Swap cache: 0 MB Cached space: 13407 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 353 MB VmPeak: 353 MB
# Disk Space Total: 50 GB Available: 27 GB Used: 23 GB
#            Free inodes: 104738057
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.2.0 RW
#   step EDIF LOADER : reading EDIF file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/libXilinx.edif.gz'
#   step DATABASE : checking and preparing netlist.
#   step DATABASE : uniquified algo will be used.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 156 modules created
#   step DATABASE : Referencing nodes (top instances)
#   step DATABASE : 1 nodes referenced in 0 seconds. Total of 0 referenced nodes.
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':3800 - reading a FD/LD section
#   step ZVP : 'design.loc':4176 - reading a BRAM section
#   step ZVP : 'design.loc':4182 - reading a URAM section
#   step ZVP : 'design.loc':4184 - reading a RAMLUT section
#   step ZVP : 420 ramluts found, 264 unsupported or unknown ramluts
#   step ZVP : 'design.loc':4660 - reading an SRL section
#   step ZVP : 'design.loc':5079 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 0 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 0 seconds
#   step VVD : Collected 4171 register locations, 4926 constant or removed registers, 417 SRL locations, 4 BRAM locations, 0 URAM locations, and 210 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
#   step KRB : Building top list
#   step KRB : added top 'U0_M0_F0/U0_M0_F0_core'
#   step DB : Top name set to 'top'
### warning in DATABASE [KRB0041W] : Property value 'and_0' for wire sva_end_0_has_edge is not correct.
### warning in DATABASE [KRB0041W] : Property value 'and_0' for wire sva_end_0_has_edge is not correct.
### warning in DATABASE [KRB0041W] : Property value 'and_0' for wire sva_end_0_has_edge is not correct.
### warning in DATABASE [KRB0041W] : Property value 'and_0' for wire sva_end_0_has_edge is not correct.
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[0]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[10]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[11]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[12]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[13]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[14]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[15]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[16]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[17]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[18]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[19]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[1]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[20]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[21]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[22]'
### warning in RDB0308W [Netlist] : Reached max count for message, next warning of this id won't be displayed.
#   step FWC : Allowed netlist top path : 'U0_M0_F0/U0_M0_F0_core' -> 'top'
#   step FWC : Allowed netlist top path : 'design/ZSVA' -> 'ZSVA'
#   step FWC : Starting FWC coordinate retrieval
#   step FWC : Exploring netlist step 1/3 : fetch all FWC coordinates
#   step FWC : Exploring netlist step 1/3 : done in 0 seconds
#   step FWC : Exploring netlist step 2/3 : associating FWC coordinates to paths
#   step FWC : Exploring netlist step 2/3 : done in 0 seconds
#   step FWC : Exploring netlist step 3/3 : clean backend datastructures
#   step FWC : Exploring netlist step 3/3 : done in 0 seconds
#   step FWC : Saving to file './zrdb/fwc_local_table.zrdb'
#   step FILE : Opening file './zrdb/fwc_local_table.zrdb' in write mode
#   step DICTIONARY : Serializing dictionary
#   step DICTIONARY : Serialized dictionary in 0 seconds, 184 different names
#   step FWC : Serializing 3 ValueSets
#   step FWC : Serializing value set 'ZSVA'
#   step FWC : Serializing valueset
#   step FWC : Serialized 14 hierarchical references, 21 signals, 24 coordinates in 0 seconds
#   step FWC : Serializing value set 'fwc_essential_signals'
#   step FWC : Serializing valueset
#   step FWC : Serialized 16 hierarchical references, 22 signals, 22 coordinates in 0 seconds
#   step FWC : Serializing value set 'fwc_fifo_ports'
#   step FWC : Serializing valueset
#   step FWC : Serialized 18 hierarchical references, 220 signals, 220 coordinates in 0 seconds
#   step FWC : All ValueSets serialized in 0 seconds
#   step FWC : Saved in 0 seconds'
#   step FWC : All done in '0 seconds'
### warning in DATABASE [RDB0289W] : Found 7239 mismatches between Xilinx file and Edif netlist
#   step KRB : Writing SAC to './zrdb/tree.zrdb'.
#   step KRB : Wrote SAC in 0 seconds.
#   step CompositeBuilder : Saving composite DB to './zrdb/composites.zrdb'
#   step FILE : Opening file './zrdb/composites.zrdb' in write mode

#   step zlog : Ran into 417 messages with id 'Netlist', yet only 16 were displayed in the log as per user request.
#   exec summary :  422 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m2s, user 0m1.38s, sys 0m0.187s
#   exec summary : Total memory: 892176 kB - RSS memory: 482972 kB - Data memory: 728144 kB
#   exec summary : Successful execution

# end time is Thu Apr 18 00:10:12 2024

real	0m1.424s
user	0m1.039s
sys	0m0.227s
################################################################################
##                                   STEP ZDB                                 ##
################################################################################
zdb start time: 1713417012
zdb start date: Thu Apr 18 00:10:12 CDT 2024

                                    ZeBu (R)
                                      zDB

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zDB -edf ./fpga_reports/zNetgen/design_db.znf -virtex 7 -o zrdb/ZebuDB.zdb -xdl design.loc -db zxl_base.zdb -forceTopName top -fpga F0 -board U0/M0 

# start time is Thu Apr 18 00:10:12 2024




# Build Date : Oct 18 2022 - 00:58:07
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.90 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 1.19 0.99 0.63 1/493 17751
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.108.1.el7.x86_64
# Memory     Total: 193183 MB Free: 174473 MB
#            Total Free including cache: 187880 MB
#            Swap cache: 0 MB Cached space: 13407 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 111 MB VmPeak: 111 MB
# Disk Space Total: 50 GB Available: 27 GB Used: 23 GB
#            Free inodes: 104738052
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.2.0 RW
#   step EDIF LOADER : reading EDIF file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/libXilinx.edif.gz'
#   step DATABASE : checking and preparing netlist.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 152 modules created
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':3800 - reading a FD/LD section
#   step ZVP : 'design.loc':4176 - reading a BRAM section
#   step ZVP : 'design.loc':4182 - reading a URAM section
#   step ZVP : 'design.loc':4184 - reading a RAMLUT section
#   step ZVP : 420 ramluts found, 264 unsupported or unknown ramluts
#   step ZVP : 'design.loc':4660 - reading an SRL section
#   step ZVP : 'design.loc':5079 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 0 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 0 seconds
#   step VVD : Collected 4171 register locations, 4926 constant or removed registers, 417 SRL locations, 4 BRAM locations, 0 URAM locations, and 210 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP' in edif
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[3]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[4]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[5]/fwc_ip_hs_memory_0/memory_0[9]'
#   step TOP : forcing top name : 'top'
#   step DATABASE : writing data base 'zrdb/ZebuDB.zdb'

#   exec summary :  194 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.977s, sys 0m0.113s
#   exec summary : Total memory: 501580 kB - RSS memory: 262456 kB - Data memory: 378652 kB
#   exec summary : Successful execution

# end time is Thu Apr 18 00:10:13 2024

real	0m1.209s
user	0m0.982s
sys	0m0.164s



make[1]: Leaving directory `/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/F00.Original'

FPGA compilation finished with status 0
