# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl" --include "../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl" --include "../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/434f/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"dma_wrapper_time_synth.v" \

# Do not sort compile order
nosort
