<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.exe                 *
****************************************************************************************************
-->
<sensor name="AR0820AT"
	part_number="AR0820AT"
	version="2"
	version_name="REV2"
	width="3848"
	height="2168"
	image_type="BAYER"
	bits_per_clock="12"
	clocks_per_pixel="1"
	pixel_clock_polarity="1"
	full_width="3848"
	full_height="2168"
	reg_addr_size="16"
	reg_data_size="8"
	ship_base_address="0x20 0x30 0x40 0x50 0x60 0x70 0x6C 0x6E"
	connection_type="MIPI"
	lanes="4"
	serial_bit_depth="24"
	embedded_data="Y"
	ship_speed="400">
	<demo_system>
		<version_reg_read reg="CUSTOMER_REV" mask="0xF" value="2"></version_reg_read>
		<product_variant name="RCCB"  reg="CUSTOMER_REV" mask="0x70" value="3"></product_variant>
		<product_variant name="RYYCY"  reg="CUSTOMER_REV" mask="0x70" value="4"></product_variant>
		<product_variant name="RCCC"  reg="CUSTOMER_REV" mask="0x70" value="6"></product_variant>
	</demo_system>
	<addr_spaces>
		<space name="PARAM" type="REG" value="1" desc="SMIA Parameter Limits"></space>
		<space name="MFR2" type="REG" value="2" desc="Manufacturer Specific 2"></space>
		<space name="MFR" type="REG" value="3" desc="Manufacturer Specific"></space>
	</addr_spaces>
	<registers>
		<reg  name="INTEGRATION_TIME_CAPABILITY" addr="0x1000" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="integration_time_capability" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>integration_time_capability</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_MIN" addr="0x1004" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="coarse_integration_time_min" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time_min</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_MAX_MARGIN" addr="0x1006" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="coarse_integration_time_max_margin" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time_max_margin</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME4_MIN" addr="0x1010" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="fine_integration_time4_min" range="0x0000 0xFFFF" default="0x0115"><detail>fine_integration_time4_min</detail></reg>
		<reg  name="DIGITAL_GAIN_CAPABILITY" addr="0x1080" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="digital_gain_capability" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>digital_gain_capability</detail></reg>
		<reg  name="DIGITAL_GAIN_MIN" addr="0x1084" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="digital_gain_min" range="0x0000 0xFFFF" default="0x0001" rw="RO" datatype="ufixed8"><detail>digital_gain_min</detail></reg>
		<reg  name="DIGITAL_GAIN_MAX" addr="0x1086" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="digital_gain_max" range="0x0000 0xFFFF" default="0x07FF" rw="RO" datatype="ufixed8"><detail>digital_gain_max</detail></reg>
		<reg  name="DIGITAL_GAIN_STEP_SIZE" addr="0x1088" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="digital_gain_step_size" range="0x0000 0xFFFF" default="0x0001" rw="RO" datatype="ufixed8"><detail>digital_gain_step_size</detail></reg>
		<reg  name="MIN_EXT_CLK_FREQ_MHZ" addr="0x1100" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="min_ext_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x40000000" rw="RO" datatype="float"><detail>min_ext_clk_freq_mhz</detail></reg>
		<reg  name="MAX_EXT_CLK_FREQ_MHZ" addr="0x1104" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="max_ext_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x42800000" rw="RO" datatype="float"><detail>max_ext_clk_freq_mhz</detail></reg>
		<reg  name="MIN_PRE_PLL_CLK_DIV" addr="0x1108" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_pre_pll_clk_div" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>min_pre_pll_clk_div</detail></reg>
		<reg  name="MAX_PRE_PLL_CLK_DIV" addr="0x110A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_pre_pll_clk_div" range="0x0000 0xFFFF" default="0x0040" rw="RO"><detail>max_pre_pll_clk_div</detail></reg>
		<reg  name="MIN_PLL_IP_FREQ_MHZ" addr="0x110C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="min_pll_ip_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x40800000" rw="RO" datatype="float"><detail>min_pll_ip_freq_mhz</detail></reg>
		<reg  name="MAX_PLL_IP_FREQ_MHZ" addr="0x1110" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="max_pll_ip_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x41C00000" rw="RO" datatype="float"><detail>max_pll_ip_freq_mhz</detail></reg>
		<reg  name="MIN_PLL_MULTIPLIER" addr="0x1114" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_pll_multiplier" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>min_pll_multiplier</detail></reg>
		<reg  name="MAX_PLL_MULTIPLIER" addr="0x1116" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_pll_multiplier" range="0x0000 0xFFFF" default="0x0180" rw="RO"><detail>max_pll_multiplier</detail></reg>
		<reg  name="MIN_PLL_OP_FREQ_MHZ" addr="0x1118" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="min_pll_op_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x43C00000" rw="RO" datatype="float"><detail>min_pll_op_freq_mhz</detail></reg>
		<reg  name="MAX_PLL_OP_FREQ_MHZ" addr="0x111C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="max_pll_op_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x44400000" rw="RO" datatype="float"><detail>max_pll_op_freq_mhz</detail></reg>
		<reg  name="MIN_VT_SYS_CLK_DIV" addr="0x1120" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_vt_sys_clk_div" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>min_vt_sys_clk_div</detail></reg>
		<reg  name="MAX_VT_SYS_CLK_DIV" addr="0x1122" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_vt_sys_clk_div" range="0x0000 0xFFFF" default="0x0010" rw="RO"><detail>max_vt_sys_clk_div</detail></reg>
		<reg  name="MIN_VT_SYS_CLK_FREQ_MHZ" addr="0x1124" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="min_vt_sys_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x41F00000" rw="RO" datatype="float"><detail>min_vt_sys_clk_freq_mhz</detail></reg>
		<reg  name="MAX_VT_SYS_CLK_FREQ_MHZ" addr="0x1128" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="max_vt_sys_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x4439A000" rw="RO" datatype="float"><detail>max_vt_sys_clk_freq_mhz</detail></reg>
		<reg  name="MIN_VT_PIX_CLK_FREQ_MHZ" addr="0x112C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="min_vt_pix_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x40C00000" rw="RO" datatype="float"><detail>min_vt_pix_clk_freq_mhz</detail></reg>
		<reg  name="MAX_VT_PIX_CLK_FREQ_MHZ" addr="0x1130" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="max_vt_pix_clk_freq_mhz" range="0x00000000 0xFFFFFFFF" default="0x42948000" rw="RO" datatype="float"><detail>max_vt_pix_clk_freq_mhz</detail></reg>
		<reg  name="MIN_VT_PIX_CLK_DIV" addr="0x1134" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_vt_pix_clk_div" range="0x0000 0xFFFF" default="0x0004" rw="RO"><detail>min_vt_pix_clk_div</detail></reg>
		<reg  name="MAX_VT_PIX_CLK_DIV" addr="0x1136" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_vt_pix_clk_div" range="0x0000 0xFFFF" default="0x0010" rw="RO"><detail>max_vt_pix_clk_div</detail></reg>
		<reg  name="MIN_FRAME_LENGTH_LINES" addr="0x1140" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_frame_length_lines" range="0x0000 0xFFFF" default="0x004C" rw="RO"><detail>min_frame_length_lines</detail></reg>
		<reg  name="MAX_FRAME_LENGTH_LINES" addr="0x1142" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_frame_length_lines" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>max_frame_length_lines</detail></reg>
		<reg  name="MIN_LINE_LENGTH_PCK" addr="0x1144" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_line_length_pck" range="0x0000 0xFFFF" default="0x1FD0" rw="RO"><detail>min_line_length_pck</detail></reg>
		<reg  name="MAX_LINE_LENGTH_PCK" addr="0x1146" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_line_length_pck" range="0x0000 0xFFFF" default="0x7FFE" rw="RO"><detail>max_line_length_pck</detail></reg>
		<reg  name="MIN_LINE_BLANKING_PCK" addr="0x1148" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_line_blanking_pck" range="0x0000 0xFFFF" default="0x0098" rw="RO"><detail>min_line_blanking_pck</detail></reg>
		<reg  name="MIN_FRAME_BLANKING_LINES" addr="0x114A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_frame_blanking_lines" range="0x0000 0xFFFF" default="0x0038" rw="RO"><detail>min_frame_blanking_lines</detail></reg>
		<reg  name="X_ADDR_MIN" addr="0x1180" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="x_addr_min" range="0x0000 0xFFFF" rw="RO"><detail>x_addr_min</detail></reg>
		<reg  name="Y_ADDR_MIN" addr="0x1182" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="y_addr_min" range="0x0000 0xFFFF" rw="RO"><detail>y_addr_min</detail></reg>
		<reg  name="X_ADDR_MAX" addr="0x1184" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="x_addr_max" range="0x0000 0xFFFF" default="0x0F07" rw="RO"><detail>x_addr_max</detail></reg>
		<reg  name="Y_ADDR_MAX" addr="0x1186" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="y_addr_max" range="0x0000 0xFFFF" default="0x0877" rw="RO"><detail>y_addr_max</detail></reg>
		<reg  name="MIN_EVEN_INC" addr="0x11C0" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_even_inc" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>min_even_inc</detail></reg>
		<reg  name="MAX_EVEN_INC" addr="0x11C2" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_even_inc" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>max_even_inc</detail></reg>
		<reg  name="MIN_ODD_INC" addr="0x11C4" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="min_odd_inc" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>min_odd_inc</detail></reg>
		<reg  name="MAX_ODD_INC" addr="0x11C6" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="max_odd_inc" range="0x0000 0xFFFF" default="0x0005" rw="RO"><detail>max_odd_inc</detail></reg>
		<reg  name="SCALING_CAPABILITY" addr="0x1200" space="PARAM" span="2" confidential="Y" mask="0x0003" display_name="scaling_capability" range="0x0000 0x0003" default="0x0002" rw="RO"><detail>scaling_capability</detail></reg>
		<reg  name="FRAME_COUNT2_" addr="0x2000" space="MFR2" span="2" mask="0xFFFF" display_name="frame_count2_" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>frame_count2_</detail></reg>
		<reg  name="FRAME_COUNT_" addr="0x2002" space="MFR2" span="2" mask="0xFFFF" display_name="frame_count_" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>frame_count_</detail></reg>
		<reg  name="OTPM_STATUS" addr="0x2004" space="MFR2" span="2" mask="0xFFFF" display_name="otpm_status" range="0x0000 0xFFFF" rw="RO"><detail>otpm_status</detail>
			<bitfield  name="OTPM_DONE" mask="0x0001" display_name="0: otpm_done" range="0x0000 0x0001" rw="RO"><detail>otpm_done</detail></bitfield>
			<bitfield  name="ECC_CHECK_BITS" confidential="Y" mask="0x004E" display_name="1-6: ecc_check_bits" range="0x0000 0x0006" rw="RO"><detail>ecc_check_bits</detail></bitfield>
			<bitfield  name="DED_PARITY_FAILURE" mask="0x0100" display_name="8: ded_parity_failure" range="0x0000 0x0001" rw="RO"><detail>ded_parity_failure</detail></bitfield>
			<bitfield  name="OTPM_INSUFFICIENT" mask="0x0400" display_name="10: otpm_insufficient" range="0x0000 0x0001" rw="RO"><detail>otpm_insufficient</detail></bitfield>
			<bitfield  name="SEC_CNT" mask="0xF000" display_name="12-15: sec_cnt" range="0x0000 0x000F" rw="RO"><detail>sec_cnt</detail></bitfield></reg>
		<reg  name="GPI_STATUS" addr="0x2006" space="MFR2" span="2" mask="0x077F" display_name="gpi_status" range="0x0000 0x077F" rw="RO"><detail>gpi_status</detail>
			<bitfield  name="GPIO0_PIN_STATUS" mask="0x0001" display_name="0: gpio0_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO0 pin.</detail></bitfield>
			<bitfield  name="GPIO1_PIN_STATUS" mask="0x0002" display_name="1: gpio1_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO1 pin.</detail></bitfield>
			<bitfield  name="GPIO2_PIN_STATUS" mask="0x0004" display_name="2: gpio2_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO2 pin.</detail></bitfield>
			<bitfield  name="GPIO3_PIN_STATUS" mask="0x0008" display_name="3: gpio3_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of GPIO3 pin.</detail></bitfield>
			<bitfield  name="SADDR0_PIN_STATUS" mask="0x0010" display_name="4: saddr0_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR0 pin.</detail></bitfield>
			<bitfield  name="SADDR1_PIN_STATUS" mask="0x0020" display_name="5: saddr1_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR1 pin.</detail></bitfield>
			<bitfield  name="SADDR2_PIN_STATUS" mask="0x0040" display_name="6: saddr2_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of SADDR2 pin.</detail></bitfield>
			<bitfield  name="TRIGGER_PIN_STATUS" mask="0x0200" display_name="9: trigger_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of TRIGGER pin function.</detail></bitfield>
			<bitfield  name="STANDBY_PIN_STATUS" mask="0x0400" display_name="10: standby_pin_status" range="0x0000 0x0001" rw="RO"><detail>status of STANDBY pin function.</detail></bitfield></reg>
		<reg  name="FRAME_STATUS" addr="0x2008" space="MFR2" span="2" mask="0x000F" display_name="frame_status" range="0x0000 0x000F" rw="RO"><detail>frame_status</detail>
			<bitfield  name="FRAME_STATUS_FRAMESYNC" mask="0x0001" display_name="0: frame_status_framesync" range="0x0000 0x0001" rw="RO"><detail>frame_status_framesync</detail></bitfield>
			<bitfield  name="FRAME_STATUS_STANDBY" mask="0x0002" display_name="1: frame_status_standby" range="0x0000 0x0001" rw="RO"><detail>frame_status_standby</detail></bitfield>
			<bitfield  name="FRAME_STATUS_FRAME_START_DURING_GPH" mask="0x0004" display_name="2: frame_status_frame_start_during_gph" range="0x0000 0x0001" rw="RO"><detail>frame_status_frame_start_during_gph</detail></bitfield>
			<bitfield  name="FRAME_STATUS_PLL_LOCKED" mask="0x0008" display_name="3: frame_status_pll_locked" range="0x0000 0x0001" rw="RO"><detail>frame_status_pll_locked</detail></bitfield></reg>
		<reg  name="DATAPATH_STATUS" addr="0x200A" space="MFR2" span="2" mask="0x0033" display_name="datapath_status" range="0x0000 0x0033" rw="RO"><detail>datapath_status</detail>
			<bitfield  name="LINEBUF_UNDFL" confidential="Y" mask="0x0001" display_name="0: linebuf_undfl" range="0x0000 0x0001" rw="RO"><detail>linebuf_undfl</detail></bitfield>
			<bitfield  name="LINEBUF_OVRFL" confidential="Y" mask="0x0002" display_name="1: linebuf_ovrfl" range="0x0000 0x0001" rw="RO"><detail>Line buffer overflow</detail></bitfield>
			<bitfield  name="MIPI_LINE_BYTE_ERROR" confidential="Y" mask="0x0010" display_name="4: mipi_line_byte_error" range="0x0000 0x0001" rw="RO"><detail>mipi_line_byte_error</detail></bitfield>
			<bitfield  name="MIPI_PREAMBLE_ERROR" confidential="Y" mask="0x0020" display_name="5: mipi_preamble_error" range="0x0000 0x0001" rw="RO"></bitfield></reg>
		<reg  name="FLASH_STATUS" addr="0x200C" space="MFR2" span="2" confidential="Y" mask="0xE000" display_name="flash_status" range="0x0000 0xE000" rw="RO"><detail>flash_status</detail>
			<bitfield  name="XENON_SEQ_ON" confidential="Y" mask="0x2000" display_name="13: xenon_seq_on" range="0x0000 0x0001" rw="RO"><detail>xenon_seq_on</detail></bitfield>
			<bitfield  name="FLASH_TRIGGERED" confidential="Y" mask="0x4000" display_name="14: flash_triggered" range="0x0000 0x0001" rw="RO"><detail>flash_triggered</detail></bitfield></reg>
		<reg  name="OTPM_STATUS2" addr="0x200E" space="MFR2" span="2" confidential="Y" mask="0xE666" display_name="otpm_status2" range="0x0000 0xE666" default="0x8000" rw="RO"><detail>otpm_status2</detail>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_END" confidential="Y" mask="0x0002" display_name="1: otpm_control_auto_wr_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_WR_END</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_SUCCESS" confidential="Y" mask="0x0004" display_name="2: otpm_control_auto_wr_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_WR_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_END" confidential="Y" mask="0x0020" display_name="5: otpm_control_auto_rd_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_RD_END</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_SUCCESS" confidential="Y" mask="0x0040" display_name="6: otpm_control_auto_rd_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_CONTROL_AUTO_RD_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_END" confidential="Y" mask="0x0200" display_name="9: otpm_manual_single_wr_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_WR_END</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_SUCCESS" confidential="Y" mask="0x0400" display_name="10: otpm_manual_single_wr_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_WR_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_RD_END" confidential="Y" mask="0x2000" display_name="13: otpm_manual_single_rd_end" range="0x0000 0x0001" rw="RO"><detail>OTPM_MANUAL_SINGLE_RD_END</detail></bitfield>
			<bitfield  name="OTPM_SINGLE_RD_SUCCESS" confidential="Y" mask="0x4000" display_name="14: otpm_single_rd_success" range="0x0000 0x0001" rw="RO"><detail>OTPM_SINGLE_RD_SUCCESS</detail></bitfield>
			<bitfield  name="OTPM_PON_VAA_1V8_1V2" confidential="Y" mask="0x8000" display_name="15: otpm_pon_vaa_1v8_1v2" range="0x0000 0x0001" rw="RO"><detail>OTPM_PON_VAA_1V8_1V2</detail></bitfield></reg>
		<reg  name="HISPI_STATUS" addr="0x2010" space="MFR2" span="2" confidential="Y" mask="0xC000" display_name="hispi_status" range="0x0000 0xC000" default="0x8000" rw="RO"><detail>hispi_status</detail>
			<bitfield  name="HISPI_CHECKSUM_VALID" confidential="Y" mask="0x4000" display_name="14: hispi_checksum_valid" range="0x0000 0x0001" rw="RO"><detail>hispi_checksum_valid</detail></bitfield>
			<bitfield  name="MIPI_HISPI_IDLE" confidential="Y" mask="0x8000" display_name="15: mipi_hispi_idle" range="0x0000 0x0001" rw="RO"><detail>mipi_hispi_idle</detail></bitfield></reg>
		<reg  name="HISPI_CRC_0" addr="0x2012" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_crc_0" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>hispi_crc_0</detail></reg>
		<reg  name="HISPI_CRC_1" addr="0x2014" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_crc_1" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>hispi_crc_1</detail></reg>
		<reg  name="HISPI_CRC_2" addr="0x2016" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_crc_2" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>hispi_crc_2</detail></reg>
		<reg  name="HISPI_CRC_3" addr="0x2018" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_crc_3" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>hispi_crc_3</detail></reg>
		<reg  name="EXPOSURE_T1_ROW" addr="0x2020" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t1_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t1_row</detail></reg>
		<reg  name="EXPOSURE_T2_ROW" addr="0x2022" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t2_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t2_row</detail></reg>
		<reg  name="EXPOSURE_T3_ROW" addr="0x2024" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t3_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t3_row</detail></reg>
		<reg  name="EXPOSURE_T4_ROW" addr="0x2026" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t4_row" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t4_row</detail></reg>
		<reg  name="EXPOSURE_T1_CLK_U" addr="0x2028" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t1_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t1_clk_u</detail></reg>
		<reg  name="EXPOSURE_T1_CLK_L" addr="0x202A" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t1_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t1_clk_l</detail></reg>
		<reg  name="EXPOSURE_T2_CLK_U" addr="0x202C" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t2_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t2_clk_u</detail></reg>
		<reg  name="EXPOSURE_T2_CLK_L" addr="0x202E" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t2_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t2_clk_l</detail></reg>
		<reg  name="EXPOSURE_T3_CLK_U" addr="0x2030" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t3_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t3_clk_u</detail></reg>
		<reg  name="EXPOSURE_T3_CLK_L" addr="0x2032" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t3_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t3_clk_l</detail></reg>
		<reg  name="EXPOSURE_T4_CLK_U" addr="0x2034" space="MFR2" span="2" mask="0x07FF" display_name="exposure_t4_clk_u" range="0x0000 0x07FF" rw="RO"><detail>exposure_t4_clk_u</detail></reg>
		<reg  name="EXPOSURE_T4_CLK_L" addr="0x2036" space="MFR2" span="2" mask="0xFFFF" display_name="exposure_t4_clk_l" range="0x0000 0xFFFF" rw="RO"><detail>exposure_t4_clk_l</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T1" addr="0x2038" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="fine_integration_actual_t1" range="0x0000 0xFFFF" default="0x03FD" rw="RO"><detail>fine_integration_actual_t1</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T2" addr="0x203A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="fine_integration_actual_t2" range="0x0000 0xFFFF" default="0x0564" rw="RO"><detail>fine_integration_actual_t2</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T3" addr="0x203C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="fine_integration_actual_t3" range="0x0000 0xFFFF" default="0x08E9" rw="RO"><detail>fine_integration_actual_t3</detail></reg>
		<reg  name="FINE_INTEGRATION_ACTUAL_T4" addr="0x203E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="fine_integration_actual_t4" range="0x0000 0xFFFF" default="0x08F0" rw="RO"><detail>fine_integration_actual_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T2" addr="0x2040" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t1_t2" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t2</detail></reg>
		<reg  name="RATIO_ACTUAL_T2_T3" addr="0x2042" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t2_t3" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t2_t3</detail></reg>
		<reg  name="RATIO_ACTUAL_T3_T4" addr="0x2044" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_t3_t4" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_t3_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_T2_T1" addr="0x2046" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t2_t1" range="0x0000 0xFFFF" default="0x0400" rw="RO"><detail>ratio_actual_t2_t1</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T3_MSB" addr="0x2048" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_t1_t3_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_t1_t3_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T3" addr="0x204A" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t1_t3" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t3</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T4_MSB" addr="0x204C" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_t1_t4_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_t1_t4_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_T1_T4" addr="0x204E" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_t1_t4" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_t1_t4</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN1" addr="0x2050" space="MFR2" span="2" mask="0x0FFF" display_name="ratio_actual_gain1" range="0x0000 0x0FFF" default="0x0020" rw="RO"><detail>ratio_actual_gain1</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN2_MSB" addr="0x2054" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_gain2_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_gain2_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN2" addr="0x2056" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_gain2" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_gain2</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN3_MSB" addr="0x2058" space="MFR2" span="2" mask="0x0001" display_name="ratio_actual_gain3_msb" range="0x0000 0x0001" rw="RO"><detail>ratio_actual_gain3_msb</detail></reg>
		<reg  name="RATIO_ACTUAL_GAIN3" addr="0x205A" space="MFR2" span="2" mask="0xFFFF" display_name="ratio_actual_gain3" range="0x0000 0xFFFF" default="0x0020" rw="RO"><detail>ratio_actual_gain3</detail></reg>
		<reg  name="DATA_FORMAT_ACTUAL" addr="0x205C" space="MFR2" span="2" mask="0x1F1F" display_name="data_format_actual" range="0x0000 0x1F1F" default="0x140C" rw="RO"><detail>data_format_actual</detail>
			<bitfield  name="CCP_SIZE_ACTUAL" mask="0x001F" display_name="0-4: ccp_size_actual" range="0x0000 0x001F" rw="RO"><detail>ccp_size_actual</detail></bitfield>
			<bitfield  name="RAW_SIZE_ACTUAL" mask="0x1F00" display_name="8-12: raw_size_actual" range="0x0000 0x001F" rw="RO"><detail>raw_size_actual</detail></bitfield></reg>
		<reg  name="MIPI_STATUS" addr="0x205E" space="MFR2" span="2" confidential="Y" mask="0xE000" display_name="mipi_status" range="0x0000 0xE000" default="0xC000" rw="RO"><detail>mipi_status</detail>
			<bitfield  name="MIPI_RDY_FOR_DATA" confidential="Y" mask="0x2000" display_name="13: mipi_rdy_for_data" range="0x0000 0x0001" rw="RO"><detail>mipi_rdy_for_data</detail></bitfield>
			<bitfield  name="MIPI_STANDBY" confidential="Y" mask="0x4000" display_name="14: mipi_standby" range="0x0000 0x0001" rw="RO"><detail>mipi_standby</detail></bitfield>
			<bitfield  name="MIPI_FRAME_SYNC_STATUS" confidential="Y" mask="0x8000" display_name="15: mipi_frame_sync_status" range="0x0000 0x0001" rw="RO"><detail>mipi_frame_sync_status</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_00" addr="0x2060" space="MFR2" span="2" mask="0xFFC1" display_name="asil_status_00" range="0x0000 0xFFC1"><detail>asil_status_00</detail>
			<bitfield  name="ASIL_STATUS_DATA_FORMAT_ERROR" confidential="Y" mask="0x0001" display_name="0: asil_status_data_format_error" range="0x0000 0x0001"><detail>asil_status_data_format_error</detail></bitfield>
			<bitfield  name="ASIL_STATUS_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_status_ext_clk_param" range="0x0000 0x0001"><detail>asil_status_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_status_clk_pix_param" range="0x0000 0x0001"><detail>asil_status_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_status_clk_op_param" range="0x0000 0x0001"><detail>asil_status_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_status_clk_reg_param" range="0x0000 0x0001"><detail>asil_status_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_EXT_CLK_100_PARAM" mask="0x2000" display_name="13: asil_status_ext_clk_100_param" range="0x0000 0x0001"><detail>asil_status_ext_clk_100_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_status_clk_op_100_param" range="0x0000 0x0001"><detail>asil_status_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_STATUS_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_status_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_status_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_01" addr="0x2062" space="MFR2" span="2" mask="0xFFFF" display_name="asil_status_01" range="0x0000 0xFFFF"><detail>asil_status_01</detail>
			<bitfield  name="FAIL_CRT" mask="0x0001" display_name="0: fail_crt" range="0x0000 0x0001"><detail>fail_crt</detail></bitfield>
			<bitfield  name="FAIL_MT1" mask="0x0002" display_name="1: fail_mt1" range="0x0000 0x0001"><detail>fail_mt1</detail></bitfield>
			<bitfield  name="FAIL_MT2" mask="0x0004" display_name="2: fail_mt2" range="0x0000 0x0001"><detail>fail_mt2</detail></bitfield>
			<bitfield  name="FAIL_OT1_PIXEL_LOW" mask="0x0008" display_name="3: fail_ot1_pixel_low" range="0x0000 0x0001"><detail>fail_ot1_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT1_PIXEL_HIGH" mask="0x0010" display_name="4: fail_ot1_pixel_high" range="0x0000 0x0001"><detail>fail_ot1_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_OT2_PIXEL_LOW" mask="0x0020" display_name="5: fail_ot2_pixel_low" range="0x0000 0x0001"><detail>fail_ot2_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT2_PIXEL_HIGH" mask="0x0040" display_name="6: fail_ot2_pixel_high" range="0x0000 0x0001"><detail>fail_ot2_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_AB_PIXEL_LEGAL" mask="0x0080" display_name="7: fail_zebra_ab_pixel_legal" range="0x0000 0x0001"><detail>fail_zebra_ab_pixel_legal</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_AB_PIXEL_CORRECT" mask="0x0100" display_name="8: fail_zebra_ab_pixel_correct" range="0x0000 0x0001"><detail>fail_zebra_ab_pixel_correct</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_BA_PIXEL_LEGAL" mask="0x0200" display_name="9: fail_zebra_ba_pixel_legal" range="0x0000 0x0001"><detail>fail_zebra_ba_pixel_legal</detail></bitfield>
			<bitfield  name="FAIL_ZEBRA_BA_PIXEL_CORRECT" mask="0x0400" display_name="10: fail_zebra_ba_pixel_correct" range="0x0000 0x0001"><detail>fail_zebra_ba_pixel_correct</detail></bitfield>
			<bitfield  name="FAIL_PT1_THRESHOLD" mask="0x0800" display_name="11: fail_pt1_threshold" range="0x0000 0x0001"><detail>fail_pt1_threshold</detail></bitfield>
			<bitfield  name="FAIL_PT2_THRESHOLD" mask="0x1000" display_name="12: fail_pt2_threshold" range="0x0000 0x0001"><detail>fail_pt2_threshold</detail></bitfield>
			<bitfield  name="FAIL_RRC_LEGAL" mask="0x2000" display_name="13: fail_rrc_legal" range="0x0000 0x0001"><detail>fail_rrc_legal</detail></bitfield>
			<bitfield  name="FAIL_RRC_ADDRESS" mask="0x4000" display_name="14: fail_rrc_address" range="0x0000 0x0001"><detail>fail_rrc_address</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_02" addr="0x2064" space="MFR2" span="2" mask="0x7F73" display_name="asil_status_02" range="0x0000 0x7F73"><detail>asil_status_02</detail>
			<bitfield  name="EMBEDDED_CRC_STATUS" mask="0x0001" display_name="0: embedded_crc_status" range="0x0000 0x0001"><detail>status of embedded data CRC check</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_STATUS" mask="0x0010" display_name="4: dblc_ram_ecc_ded_status" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_status</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_STATUS" mask="0x0020" display_name="5: dblc_ram_ecc_sec_status" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_status</detail></bitfield>
			<bitfield  name="DBLC_FSM_PARITY" mask="0x0040" display_name="6: dblc_fsm_parity" range="0x0000 0x0001"><detail>dblc_fsm_parity</detail></bitfield>
			<bitfield  name="TPG_RAM_ECC_DED" mask="0x0200" display_name="9: tpg_ram_ecc_ded" range="0x0000 0x0001"><detail>tpg_ram_ecc_ded</detail></bitfield>
			<bitfield  name="SHUTTER_CRC_STATUS" mask="0x0400" display_name="10: shutter_crc_status" range="0x0000 0x0001"><detail>shutter_crc_status</detail></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS" mask="0x1800" display_name="11-12: sequencer_ecc_status" range="0x0000 0x0003"><detail>sequencer_ecc_status</detail></bitfield>
			<bitfield  name="DTR_CRC_STATUS" mask="0x2000" display_name="13: dtr_crc_status" range="0x0000 0x0001"><detail>status of the DTR CRC</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_STATUS" mask="0x4000" display_name="14: row_frame_crc_status" range="0x0000 0x0001"><detail>status of image row/frame CRC</detail></bitfield></reg>
		<reg  name="ASIL_STATUS_03" addr="0x2066" space="MFR2" span="2" mask="0x00C1" display_name="asil_status_03" range="0x0000 0x0081"><detail>asil_status_03</detail>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT" mask="0x0001" display_name="0: delay_buffer_crc_fault" range="0x0000 0x0001"><detail>delay_buffer_crc_fault</detail></bitfield>
			<bitfield  name="ODP_BUF_CRC_FAULT" mask="0x0040" display_name="6: odp_buf_crc_fault" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SCALER_CRC_FAULT" mask="0x0080" display_name="7: scaler_crc_fault" range="0x0000 0x0001"><detail>scaler_crc_fault</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_STATUS_00" addr="0x2068" space="MFR2" span="2" mask="0x001F" display_name="asil_startup_status_00" range="0x0000 0x001F"><detail>asil_startup_status_00</detail>
			<bitfield  name="STARTUP_M3ROM_STATUS" mask="0x0001" display_name="0: startup_m3rom_status" range="0x0000 0x0001"><detail>Status of M3ROM startup scan</detail></bitfield>
			<bitfield  name="OTPM_SCAN_STATUS" mask="0x0002" display_name="1: otpm_scan_status" range="0x0000 0x0001"><detail>Status of OTPM startup scan</detail></bitfield>
			<bitfield  name="IREG_SCAN_STATUS" mask="0x0004" display_name="2: ireg_scan_status" range="0x0000 0x0001"><detail>Status of IREG startup scan</detail></bitfield>
			<bitfield  name="PDI_SCAN_STATUS" mask="0x0008" display_name="3: pdi_scan_status" range="0x0000 0x0001"><detail>Status of PDI startup scan</detail></bitfield>
			<bitfield  name="STARTUP_BIST_STATUS" confidential="Y" mask="0x0010" display_name="4: startup_bist_status" range="0x0000 0x0001"><detail>Status of startup MBIST</detail></bitfield></reg>
		<reg  name="ATR_CHECK_CRT_CRC_VALUE" addr="0x206A" space="MFR2" span="2" mask="0xFFFF" display_name="atr_check_crt_crc_value" range="0x0000 0xFFFF"><detail>atr_check_crt_crc_value</detail></reg>
		<reg  name="RRC_CHECK_ADDR_CRC_VALUE" addr="0x206C" space="MFR2" span="2" mask="0xFFFF" display_name="rrc_check_addr_crc_value" range="0x0000 0xFFFF"><detail>rrc_check_addr_crc_value</detail></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULTS_PER_FRAME" addr="0x206E" space="MFR2" span="2" mask="0xFFFF" display_name="delay_buffer_crc_faults_per_frame" range="0x0000 0xFFFF"><detail>delay_buffer_crc_faults_per_frame</detail></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULT_FRAMES" addr="0x2070" space="MFR2" span="2" mask="0xFFFF" display_name="delay_buffer_crc_fault_frames" range="0x0000 0xFFFF"><detail>delay_buffer_crc_fault_frames</detail></reg>
		<reg  name="FUSE_PIXEL_DEFECT_COUNT" addr="0x2072" space="MFR2" span="2" mask="0x00FF" display_name="fuse_pixel_defect_count" range="0x0000 0x00FF" rw="RO"><detail>fuse_pixel_defect_count</detail></reg>
		<reg  name="ASIL_STATUS_04" addr="0x2076" space="MFR2" span="2" mask="0x3FFF" display_name="asil_status_04" range="0x0000 0x3FFF"><detail>asil_status_04</detail>
			<bitfield  name="CTX_RAM_SEC" mask="0x1000" display_name="12: ctx_ram_sec" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CTX_RAM_DED" mask="0x2000" display_name="13: ctx_ram_ded" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ASIL_STATUS_07" addr="0x207C" space="MFR2" span="2" mask="0x0001" display_name="asil_status_07" range="0x0000 0x0001">
			<bitfield  name="ASIL_STATUS_LRE_CRC" mask="0x0001" display_name="0: asil_status_lre_crc" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ASIL_STATUS_08" addr="0x207E" space="MFR2" span="2" mask="0x00FF" display_name="asil_status_08" range="0x0000 0x00FF"><detail>asil_status_01</detail>
			<bitfield  name="FAIL_GT1" mask="0x0001" display_name="0: fail_gt1" range="0x0000 0x0001"><detail>fail_gt1</detail></bitfield>
			<bitfield  name="FAIL_GT2" mask="0x0002" display_name="1: fail_gt2" range="0x0000 0x0001"><detail>fail_gt2</detail></bitfield>
			<bitfield  name="FAIL_OT0_PIXEL_LOW" mask="0x0004" display_name="2: fail_ot0_pixel_low" range="0x0000 0x0001"><detail>fail_ot0_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT0_PIXEL_HIGH" mask="0x0008" display_name="3: fail_ot0_pixel_high" range="0x0000 0x0001"><detail>fail_ot0_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_OT3_PIXEL_LOW" mask="0x0010" display_name="4: fail_ot3_pixel_low" range="0x0000 0x0001"><detail>fail_ot3_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT3_PIXEL_HIGH" mask="0x0020" display_name="5: fail_ot3_pixel_high" range="0x0000 0x0001"><detail>fail_ot3_pixel_high</detail></bitfield>
			<bitfield  name="FAIL_OT4_PIXEL_LOW" mask="0x0040" display_name="6: fail_ot4_pixel_low" range="0x0000 0x0001"><detail>fail_ot4_pixel_low</detail></bitfield>
			<bitfield  name="FAIL_OT4_PIXEL_HIGH" mask="0x0080" display_name="7: fail_ot4_pixel_high" range="0x0000 0x0001"><detail>fail_ot4_pixel_high</detail></bitfield></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_MSB" addr="0x2080" space="MFR2" span="2" mask="0x003F" display_name="asil_ext_clk_count_msb" range="0x0000 0x003F"><detail>asil_ext_clk_count_msb</detail></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_LSB" addr="0x2082" space="MFR2" span="2" mask="0xFFFF" display_name="asil_ext_clk_count_lsb" range="0x0000 0xFFFF"><detail>asil_ext_clk_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_MSB" addr="0x2084" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_pix_count_msb" range="0x0000 0x003F"><detail>asil_clk_pix_count_msb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_LSB" addr="0x2086" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_pix_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_pix_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_MSB" addr="0x2088" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_op_count_msb" range="0x0000 0x003F"><detail>asil_clk_op_count_msb</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_LSB" addr="0x208A" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_op_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_op_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_MSB" addr="0x208C" space="MFR2" span="2" mask="0x003F" display_name="asil_clk_reg_count_msb" range="0x0000 0x003F"><detail>asil_clk_reg_count_msb</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_LSB" addr="0x208E" space="MFR2" span="2" mask="0xFFFF" display_name="asil_clk_reg_count_lsb" range="0x0000 0xFFFF"><detail>asil_clk_reg_count_lsb</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_100_EXT" addr="0x2090" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_pix_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_pix_count_100_ext</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_100_EXT" addr="0x2092" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_op_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_op_count_100_ext</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_100_EXT" addr="0x2094" space="MFR2" span="2" mask="0x07FF" display_name="asil_clk_reg_count_100_ext" range="0x0000 0x07FF"><detail>asil_clk_reg_count_100_ext</detail></reg>
		<reg  name="I2C_WRT_COUNT" addr="0x209C" space="MFR2" span="2" mask="0xFFFF" display_name="i2c_wrt_count" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="TEMPSENS1_DATA_REG" addr="0x20B2" space="MFR2" span="2" mask="0x1FFF" display_name="tempsens1_data_reg" range="0x0000 0x1FFF" rw="RO"><detail>Temperature measured on IP temp sensor.</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_0" addr="0x20B4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_0" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_0</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_1" addr="0x20B6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_1" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_1</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_2" addr="0x20B8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_2" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_2</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_3" addr="0x20BA" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_3" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_3</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_4" addr="0x20BC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_4" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_4</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_5" addr="0x20BE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_5" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_5</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_6" addr="0x20C0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_6" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_6</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_7" addr="0x20C2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_7" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_7</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_8" addr="0x20C4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_8" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_8</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_9" addr="0x20C6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_9" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_9</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_10" addr="0x20C8" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_10" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_10</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_11" addr="0x20CA" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_11" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_11</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_12" addr="0x20CC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_12" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_12</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_13" addr="0x20CE" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_13" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_13</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_14" addr="0x20D0" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_14" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_14</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_15" addr="0x20D2" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_15" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_15</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_16" addr="0x20D4" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_16" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_16</detail></reg>
		<reg  name="TEMPVSENS0_BOOST_MEAS_17" addr="0x20D6" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens0_boost_meas_17" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens0_boost_meas_17</detail></reg>
		<reg  name="TEMPVSENS1_VMON_MEAS_0" addr="0x20EC" space="MFR2" span="2" mask="0xFFFF" display_name="tempvsens1_vmon_meas_0" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_vmon_meas_0</detail></reg>
		<reg  name="TEMPVSENS1_STATUS" addr="0x20FA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_status" range="0x0000 0xFFFF" rw="RO"><detail>tempvsens1_status</detail>
			<bitfield  name="TEMPVSENS1_YELLOW_FLAG_GATED" confidential="Y" mask="0x0001" display_name="0: tempvsens1_yellow_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_yellow_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS1_RED_FLAG_GATED" confidential="Y" mask="0x0002" display_name="1: tempvsens1_red_flag_gated" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_red_flag_gated</detail></bitfield>
			<bitfield  name="TEMPVSENS1_YELLOW_FLAG" confidential="Y" mask="0x0004" display_name="2: tempvsens1_yellow_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_yellow_flag</detail></bitfield>
			<bitfield  name="TEMPVSENS1_RED_FLAG" confidential="Y" mask="0x0008" display_name="3: tempvsens1_red_flag" range="0x0000 0x0001" rw="RO"><detail>tempvsens1_red_flag</detail></bitfield></reg>
		<reg  name="TEMPSENS1_DATA_K_REG" addr="0x20FE" space="MFR2" span="2" mask="0x1FFF" display_name="tempsens1_data_k_reg" range="0x0000 0x1FFF" rw="RO"><detail>Temperature measured on IP temp sensor in degree kelvin.</detail></reg>
		<reg  name="AECTRLREG" addr="0x2100" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="aectrlreg" range="0x0000 0x0082" rw="RO"><detail>aectrlreg</detail>
			<bitfield  name="CONV_GAIN_FSYNC_T4_2" confidential="Y" mask="0x0002" display_name="1: conv_gain_fsync_t4_2" range="0x0000 0x0001" rw="RO"><detail>conv_gain_fsync_t4_2</detail></bitfield>
			<bitfield  name="CONV_GAIN_FSYNC_T4_7" confidential="Y" mask="0x0080" display_name="7: conv_gain_fsync_t4_7" range="0x0000 0x0001" rw="RO"><detail>conv_gain_fsync_t4_7</detail></bitfield></reg>
		<reg  name="AE_MEAN_H" addr="0x2150" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean_h</detail></reg>
		<reg  name="AE_MEAN_L" addr="0x2152" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean_l</detail></reg>
		<reg  name="AE_HIST_BEGIN_H" addr="0x2154" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_begin_h</detail></reg>
		<reg  name="AE_HIST_BEGIN_L" addr="0x2156" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_begin_l</detail></reg>
		<reg  name="AE_HIST_END_H" addr="0x2158" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_end_h</detail></reg>
		<reg  name="AE_HIST_END_L" addr="0x215A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist_end_l</detail></reg>
		<reg  name="AE_LOW_END_MEAN_H" addr="0x215C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low_end_mean_h</detail></reg>
		<reg  name="AE_LOW_END_MEAN_L" addr="0x215E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low_end_mean_l</detail></reg>
		<reg  name="AE_PERC_LOW_END" addr="0x2160" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc_low_end</detail></reg>
		<reg  name="AE_NORM_ABS_DEV" addr="0x2162" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm_abs_dev</detail></reg>
		<reg  name="AE_COARSE_INTEGRATION_TIME" addr="0x2164" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="ae_coarse_integration_time" range="0x0000 0xFFFF" rw="RO"><detail>ae_coarse_integration_time</detail></reg>
		<reg  name="AE_MEAN2_H" addr="0x2250" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean2_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean2_h</detail></reg>
		<reg  name="AE_MEAN2_L" addr="0x2252" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean2_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean2_l</detail></reg>
		<reg  name="AE_HIST2_BEGIN_H" addr="0x2254" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_begin_h</detail></reg>
		<reg  name="AE_HIST2_BEGIN_L" addr="0x2256" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_begin_l</detail></reg>
		<reg  name="AE_HIST2_END_H" addr="0x2258" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_end_h</detail></reg>
		<reg  name="AE_HIST2_END_L" addr="0x225A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist2_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist2_end_l</detail></reg>
		<reg  name="AE_LOW2_END_MEAN_H" addr="0x225C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low2_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low2_end_mean_h</detail></reg>
		<reg  name="AE_LOW2_END_MEAN_L" addr="0x225E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low2_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low2_end_mean_l</detail></reg>
		<reg  name="AE_PERC2_LOW_END" addr="0x2260" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc2_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc2_low_end</detail></reg>
		<reg  name="AE_NORM2_ABS_DEV" addr="0x2262" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm2_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm2_abs_dev</detail></reg>
		<reg  name="AE_STATS_STATUS" addr="0x226E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_stats_status" range="0x0000 0xFFFF" rw="RO"><detail>ae_stats_status</detail>
			<bitfield  name="ROI1_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0001" display_name="0: roi1_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi1_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI1_ROI_OUT_OF_BOUNDS" mask="0x0002" display_name="1: roi1_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi1_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI1_ROW_TYPE_EXP_INVALID" mask="0x0004" display_name="2: roi1_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi1_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI1_STATS_DATA_VALID" mask="0x0008" display_name="3: roi1_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi1_stats_data_valid</detail></bitfield>
			<bitfield  name="ROI2_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0010" display_name="4: roi2_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi2_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI2_ROI_OUT_OF_BOUNDS" mask="0x0020" display_name="5: roi2_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi2_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI2_ROW_TYPE_EXP_INVALID" mask="0x0040" display_name="6: roi2_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi2_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI2_STATS_DATA_VALID" mask="0x0080" display_name="7: roi2_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi2_stats_data_valid</detail></bitfield>
			<bitfield  name="ROI3_ROI_OFF_OUT_OF_IMG_WIN" mask="0x0100" display_name="8: roi3_roi_off_out_of_img_win" range="0x0000 0x0001" rw="RO"><detail>roi3_roi_off_out_of_img_win</detail></bitfield>
			<bitfield  name="ROI3_ROI_OUT_OF_BOUNDS" mask="0x0200" display_name="9: roi3_roi_out_of_bounds" range="0x0000 0x0001" rw="RO"><detail>roi3_roi_out_of_bounds</detail></bitfield>
			<bitfield  name="ROI3_ROW_TYPE_EXP_INVALID" mask="0x0400" display_name="10: roi3_row_type_exp_invalid" range="0x0000 0x0001" rw="RO"><detail>roi3_row_type_exp_invalid</detail></bitfield>
			<bitfield  name="ROI3_STATS_DATA_VALID" mask="0x0800" display_name="11: roi3_stats_data_valid" range="0x0000 0x0001" rw="RO"><detail>roi3_stats_data_valid</detail></bitfield>
			<bitfield  name="X_GRID_STATUS" mask="0x3000" display_name="12-13: x_grid_status" range="0x0000 0x0003" rw="RO"><detail>x_grid_status</detail></bitfield>
			<bitfield  name="Y_GRID_STATUS" mask="0xC000" display_name="14-15: y_grid_status" range="0x0000 0x0003" rw="RO"><detail>y_grid_status</detail></bitfield></reg>
		<reg  name="AE_X0_Y0_MEAN_H" addr="0x2280" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y0_mean_h</detail></reg>
		<reg  name="AE_X0_Y0_MEAN_L" addr="0x2282" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y0_mean_l</detail></reg>
		<reg  name="AE_X0_Y1_MEAN_H" addr="0x2284" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y1_mean_h</detail></reg>
		<reg  name="AE_X0_Y1_MEAN_L" addr="0x2286" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y1_mean_l</detail></reg>
		<reg  name="AE_X0_Y2_MEAN_H" addr="0x2288" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y2_mean_h</detail></reg>
		<reg  name="AE_X0_Y2_MEAN_L" addr="0x228A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y2_mean_l</detail></reg>
		<reg  name="AE_X0_Y3_MEAN_H" addr="0x228C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y3_mean_h</detail></reg>
		<reg  name="AE_X0_Y3_MEAN_L" addr="0x228E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x0_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x0_y3_mean_l</detail></reg>
		<reg  name="AE_X1_Y0_MEAN_H" addr="0x22A0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y0_mean_h</detail></reg>
		<reg  name="AE_X1_Y0_MEAN_L" addr="0x22A2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y0_mean_l</detail></reg>
		<reg  name="AE_X1_Y1_MEAN_H" addr="0x22A4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y1_mean_h</detail></reg>
		<reg  name="AE_X1_Y1_MEAN_L" addr="0x22A6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y1_mean_l</detail></reg>
		<reg  name="AE_X1_Y2_MEAN_H" addr="0x22A8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y2_mean_h</detail></reg>
		<reg  name="AE_X1_Y2_MEAN_L" addr="0x22AA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y2_mean_l</detail></reg>
		<reg  name="AE_X1_Y3_MEAN_H" addr="0x22AC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y3_mean_h</detail></reg>
		<reg  name="AE_X1_Y3_MEAN_L" addr="0x22AE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x1_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x1_y3_mean_l</detail></reg>
		<reg  name="AE_X2_Y0_MEAN_H" addr="0x22B0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y0_mean_h</detail></reg>
		<reg  name="AE_X2_Y0_MEAN_L" addr="0x22B2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y0_mean_l</detail></reg>
		<reg  name="AE_X2_Y1_MEAN_H" addr="0x22B4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y1_mean_h</detail></reg>
		<reg  name="AE_X2_Y1_MEAN_L" addr="0x22B6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y1_mean_l</detail></reg>
		<reg  name="AE_X2_Y2_MEAN_H" addr="0x22B8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y2_mean_h</detail></reg>
		<reg  name="AE_X2_Y2_MEAN_L" addr="0x22BA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y2_mean_l</detail></reg>
		<reg  name="AE_X2_Y3_MEAN_H" addr="0x22BC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y3_mean_h</detail></reg>
		<reg  name="AE_X2_Y3_MEAN_L" addr="0x22BE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x2_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x2_y3_mean_l</detail></reg>
		<reg  name="AE_X3_Y0_MEAN_H" addr="0x22C0" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y0_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y0_mean_h</detail></reg>
		<reg  name="AE_X3_Y0_MEAN_L" addr="0x22C2" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y0_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y0_mean_l</detail></reg>
		<reg  name="AE_X3_Y1_MEAN_H" addr="0x22C4" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y1_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y1_mean_h</detail></reg>
		<reg  name="AE_X3_Y1_MEAN_L" addr="0x22C6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y1_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y1_mean_l</detail></reg>
		<reg  name="AE_X3_Y2_MEAN_H" addr="0x22C8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y2_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y2_mean_h</detail></reg>
		<reg  name="AE_X3_Y2_MEAN_L" addr="0x22CA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y2_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y2_mean_l</detail></reg>
		<reg  name="AE_X3_Y3_MEAN_H" addr="0x22CC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y3_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y3_mean_h</detail></reg>
		<reg  name="AE_X3_Y3_MEAN_L" addr="0x22CE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_x3_y3_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_x3_y3_mean_l</detail></reg>
		<reg  name="AE_MEAN3_H" addr="0x22F6" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean3_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean3_h</detail></reg>
		<reg  name="AE_MEAN3_L" addr="0x22F8" space="MFR2" span="2" mask="0xFFFF" display_name="ae_mean3_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_mean3_l</detail></reg>
		<reg  name="AE_HIST3_BEGIN_H" addr="0x22FA" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_begin_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_begin_h</detail></reg>
		<reg  name="AE_HIST3_BEGIN_L" addr="0x22FC" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_begin_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_begin_l</detail></reg>
		<reg  name="AE_HIST3_END_H" addr="0x22FE" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_end_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_end_h</detail></reg>
		<reg  name="OTPM_CORE_MR0_STATUS" addr="0x2300" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mr0_status" rw="RO"><detail>OTPM0 parallel data output from mode register</detail></reg>
		<reg  name="OTPM_CORE_MRA0_STATUS" addr="0x2302" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mra0_status" rw="RO"><detail>OTPM0 parallel data output from auxiliary mode register A</detail></reg>
		<reg  name="OTPM_CORE_MRB0_STATUS" addr="0x2304" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mrb0_status" rw="RO"><detail>OTPM0 parallel data output from auxiliary mode register B</detail></reg>
		<reg  name="OTPM_CORE_MR1_STATUS" addr="0x2306" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mr1_status" rw="RO"><detail>OTPM1 parallel data output from mode register</detail></reg>
		<reg  name="OTPM_CORE_MRA1_STATUS" addr="0x2308" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mra1_status" rw="RO"><detail>OTPM1 parallel data output from auxiliary mode register A</detail></reg>
		<reg  name="OTPM_CORE_MRB1_STATUS" addr="0x230A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mrb1_status" rw="RO"><detail>OTPM1 parallel data output from auxiliary mode register B</detail></reg>
		<reg  name="OTPM_CORE_MISC_STATUS" addr="0x230C" space="PARAM" span="2" confidential="Y" mask="0x00FF" display_name="otpm_core_misc_status" rw="RO"><detail>otpm_core_misc_status</detail>
			<bitfield  name="OTPM_CORE_PGM_SOAK_STATUS_0" confidential="Y" mask="0x000F" display_name="0-3: otpm_core_pgm_soak_status_0" rw="RO"><detail>otpm_core_pgm_soak_status_0</detail></bitfield>
			<bitfield  name="OTPM_CORE_PGM_SOAK_STATUS_1" confidential="Y" mask="0x00F0" display_name="4-7: otpm_core_pgm_soak_status_1" rw="RO"><detail>otpm_core_pgm_soak_status_1</detail></bitfield></reg>
		<reg  name="OTPM_CORE_CRC_STATUS" addr="0x230E" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="otpm_core_crc_status" rw="RO"><detail>otpm_core_crc_status</detail></reg>
		<reg  name="OTPM_CORE_CRC_CODE_LO" addr="0x2310" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_crc_code_lo" default="0xFFFF" rw="RO"><detail>OTPM0/1 CRC code [15:0]</detail></reg>
		<reg  name="OTPM_CORE_CRC_CODE_HI" addr="0x2312" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_crc_code_hi" default="0xFFFF" rw="RO"><detail>OTPM0/1 CRC code [31:16]</detail></reg>
		<reg  name="OTPM_CORE_CRC_CODE_EXTRA" addr="0x2314" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_crc_code_extra" default="0xFFFF" rw="RO"><detail>OTPM0/1 CRC code [47:32]</detail></reg>
		<reg  name="CTX_RD_DATA_REG" addr="0x2500" space="MFR2" span="2" mask="0xFFFF" display_name="ctx_rd_data_reg" range="0x0000 0xFFFF" rw="RO"><detail>ctx_rd_data_reg</detail></reg>
		<reg  name="SEQ_DATA_PORT" addr="0x2510" space="MFR2" span="2" mask="0xFFFF" display_name="seq_data_port" range="0x0000 0xFFFF"><detail>seq_data_port</detail></reg>
		<reg  name="SEQ_CTRL_PORT" addr="0x2512" space="MFR2" span="2" mask="0xE3FF" display_name="seq_ctrl_port" range="0x0000 0xE3FF" default="0x8000"><detail>seq_ctrl_port</detail>
			<bitfield  name="ACCESS_ADDR" mask="0x03FF" display_name="0-9: access_addr" range="0x0000 0x03FF"><detail>access_addr</detail></bitfield>
			<bitfield  name="SEQ_ECC_BYPASS" mask="0x2000" display_name="13: seq_ecc_bypass" range="0x0000 0x0001"></bitfield>
			<bitfield  name="AUTO_INC_ON_READ" mask="0x4000" display_name="14: auto_inc_on_read" range="0x0000 0x0001"><detail>Auto-increment address on read (from SEQ_DATA_PORT).</detail></bitfield>
			<bitfield  name="SEQUENCER_STOPPED" mask="0x8000" display_name="15: sequencer_stopped" range="0x0000 0x0001" rw="RO"><detail>sequencer_stopped</detail></bitfield></reg>
		<reg  name="PIX_DEF_ID_BASE_RAM" addr="0x2520" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="pix_def_id_base_ram" range="0x0000 0xFFFF"><detail>pix_def_id_base_ram</detail></reg>
		<reg  name="PIX_DEF_ID_STREAM_RAM" addr="0x2522" space="MFR2" span="2" confidential="Y" mask="0x1FFF" display_name="pix_def_id_stream_ram" range="0x0000 0x1FFF"><detail>pix_def_id_stream_ram</detail></reg>
		<reg  name="DBLC_DATA_0" addr="0x2600" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_0" range="0x0000 0xFFFF"><detail>dblc_data_0</detail></reg>
		<reg  name="DBLC_DATA_1" addr="0x2602" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_1" range="0x0000 0xFFFF"><detail>dblc_data_1</detail></reg>
		<reg  name="DBLC_DATA_2" addr="0x2604" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_2" range="0x0000 0xFFFF"><detail>dblc_data_2</detail></reg>
		<reg  name="DBLC_DATA_3" addr="0x2606" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_3" range="0x0000 0xFFFF"><detail>dblc_data_3</detail></reg>
		<reg  name="DBLC_DATA_4" addr="0x2608" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_4" range="0x0000 0xFFFF"><detail>dblc_data_4</detail></reg>
		<reg  name="DBLC_DATA_5" addr="0x260A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_5" range="0x0000 0xFFFF"><detail>dblc_data_5</detail></reg>
		<reg  name="DBLC_DATA_6" addr="0x260C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_6" range="0x0000 0xFFFF"><detail>dblc_data_6</detail></reg>
		<reg  name="DBLC_DATA_7" addr="0x260E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_7" range="0x0000 0xFFFF"><detail>dblc_data_7</detail></reg>
		<reg  name="DBLC_DATA_8" addr="0x2610" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_8" range="0x0000 0xFFFF"><detail>dblc_data_8</detail></reg>
		<reg  name="DBLC_DATA_9" addr="0x2612" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_9" range="0x0000 0xFFFF"><detail>dblc_data_9</detail></reg>
		<reg  name="DBLC_DATA_10" addr="0x2614" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_10" range="0x0000 0xFFFF"><detail>dblc_data_10</detail></reg>
		<reg  name="DBLC_DATA_11" addr="0x2616" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_11" range="0x0000 0xFFFF"><detail>dblc_data_11</detail></reg>
		<reg  name="DBLC_DATA_12" addr="0x2618" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_12" range="0x0000 0xFFFF"><detail>dblc_data_12</detail></reg>
		<reg  name="DBLC_DATA_13" addr="0x261A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_13" range="0x0000 0xFFFF"><detail>dblc_data_13</detail></reg>
		<reg  name="DBLC_DATA_14" addr="0x261C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_14" range="0x0000 0xFFFF"><detail>dblc_data_14</detail></reg>
		<reg  name="DBLC_DATA_15" addr="0x261E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_15" range="0x0000 0xFFFF"><detail>dblc_data_15</detail></reg>
		<reg  name="DBLC_DATA_16" addr="0x2620" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_16" range="0x0000 0xFFFF"><detail>dblc_data_16</detail></reg>
		<reg  name="DBLC_DATA_17" addr="0x2622" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_17" range="0x0000 0xFFFF"><detail>dblc_data_17</detail></reg>
		<reg  name="DBLC_DATA_18" addr="0x2624" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_18" range="0x0000 0xFFFF"><detail>dblc_data_18</detail></reg>
		<reg  name="DBLC_DATA_19" addr="0x2626" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_19" range="0x0000 0xFFFF"><detail>dblc_data_19</detail></reg>
		<reg  name="DBLC_DATA_20" addr="0x2628" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_20" range="0x0000 0xFFFF"><detail>dblc_data_20</detail></reg>
		<reg  name="DBLC_DATA_21" addr="0x262A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_21" range="0x0000 0xFFFF"><detail>dblc_data_21</detail></reg>
		<reg  name="DBLC_DATA_22" addr="0x262C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_22" range="0x0000 0xFFFF"><detail>dblc_data_22</detail></reg>
		<reg  name="DBLC_DATA_23" addr="0x262E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_23" range="0x0000 0xFFFF"><detail>dblc_data_23</detail></reg>
		<reg  name="DBLC_DATA_24" addr="0x2630" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_24" range="0x0000 0xFFFF"><detail>dblc_data_24</detail></reg>
		<reg  name="DBLC_DATA_25" addr="0x2632" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_25" range="0x0000 0xFFFF"><detail>dblc_data_25</detail></reg>
		<reg  name="DBLC_DATA_26" addr="0x2634" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_26" range="0x0000 0xFFFF"><detail>dblc_data_26</detail></reg>
		<reg  name="DBLC_DATA_27" addr="0x2636" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_27" range="0x0000 0xFFFF"><detail>dblc_data_27</detail></reg>
		<reg  name="DBLC_DATA_28" addr="0x2638" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_28" range="0x0000 0xFFFF"><detail>dblc_data_28</detail></reg>
		<reg  name="DBLC_DATA_29" addr="0x263A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_29" range="0x0000 0xFFFF"><detail>dblc_data_29</detail></reg>
		<reg  name="DBLC_DATA_30" addr="0x263C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_30" range="0x0000 0xFFFF"><detail>dblc_data_30</detail></reg>
		<reg  name="DBLC_DATA_31" addr="0x263E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_31" range="0x0000 0xFFFF"><detail>dblc_data_31</detail></reg>
		<reg  name="DBLC_DATA_32" addr="0x2640" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_32" range="0x0000 0xFFFF"><detail>dblc_data_32</detail></reg>
		<reg  name="DBLC_DATA_33" addr="0x2642" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_33" range="0x0000 0xFFFF"><detail>dblc_data_33</detail></reg>
		<reg  name="DBLC_DATA_34" addr="0x2644" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_34" range="0x0000 0xFFFF"><detail>dblc_data_34</detail></reg>
		<reg  name="DBLC_DATA_35" addr="0x2646" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_35" range="0x0000 0xFFFF"><detail>dblc_data_35</detail></reg>
		<reg  name="DBLC_DATA_36" addr="0x2648" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_36" range="0x0000 0xFFFF"><detail>dblc_data_36</detail></reg>
		<reg  name="DBLC_DATA_37" addr="0x264A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_37" range="0x0000 0xFFFF"><detail>dblc_data_37</detail></reg>
		<reg  name="DBLC_DATA_38" addr="0x264C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_38" range="0x0000 0xFFFF"><detail>dblc_data_38</detail></reg>
		<reg  name="DBLC_DATA_39" addr="0x264E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_39" range="0x0000 0xFFFF"><detail>dblc_data_39</detail></reg>
		<reg  name="DBLC_DATA_40" addr="0x2650" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_40" range="0x0000 0xFFFF"><detail>dblc_data_40</detail></reg>
		<reg  name="DBLC_DATA_41" addr="0x2652" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_41" range="0x0000 0xFFFF"><detail>dblc_data_41</detail></reg>
		<reg  name="DBLC_DATA_42" addr="0x2654" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_42" range="0x0000 0xFFFF"><detail>dblc_data_42</detail></reg>
		<reg  name="DBLC_DATA_43" addr="0x2656" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_43" range="0x0000 0xFFFF"><detail>dblc_data_43</detail></reg>
		<reg  name="DBLC_DATA_44" addr="0x2658" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_44" range="0x0000 0xFFFF"><detail>dblc_data_44</detail></reg>
		<reg  name="DBLC_DATA_45" addr="0x265A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_45" range="0x0000 0xFFFF"><detail>dblc_data_45</detail></reg>
		<reg  name="DBLC_DATA_46" addr="0x265C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_46" range="0x0000 0xFFFF"><detail>dblc_data_46</detail></reg>
		<reg  name="DBLC_DATA_47" addr="0x265E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_47" range="0x0000 0xFFFF"><detail>dblc_data_47</detail></reg>
		<reg  name="DBLC_DATA_48" addr="0x2660" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_48" range="0x0000 0xFFFF"><detail>dblc_data_48</detail></reg>
		<reg  name="DBLC_DATA_49" addr="0x2662" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_49" range="0x0000 0xFFFF"><detail>dblc_data_49</detail></reg>
		<reg  name="DBLC_DATA_50" addr="0x2664" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_50" range="0x0000 0xFFFF"><detail>dblc_data_50</detail></reg>
		<reg  name="DBLC_DATA_51" addr="0x2666" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_51" range="0x0000 0xFFFF"><detail>dblc_data_51</detail></reg>
		<reg  name="DBLC_DATA_52" addr="0x2668" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_52" range="0x0000 0xFFFF"><detail>dblc_data_52</detail></reg>
		<reg  name="DBLC_DATA_53" addr="0x266A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_53" range="0x0000 0xFFFF"><detail>dblc_data_53</detail></reg>
		<reg  name="DBLC_DATA_54" addr="0x266C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_54" range="0x0000 0xFFFF"><detail>dblc_data_54</detail></reg>
		<reg  name="DBLC_DATA_55" addr="0x266E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_55" range="0x0000 0xFFFF"><detail>dblc_data_55</detail></reg>
		<reg  name="DBLC_DATA_56" addr="0x2670" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_56" range="0x0000 0xFFFF"><detail>dblc_data_56</detail></reg>
		<reg  name="DBLC_DATA_57" addr="0x2672" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_57" range="0x0000 0xFFFF"><detail>dblc_data_57</detail></reg>
		<reg  name="DBLC_DATA_58" addr="0x2674" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_58" range="0x0000 0xFFFF"><detail>dblc_data_58</detail></reg>
		<reg  name="DBLC_DATA_59" addr="0x2676" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_59" range="0x0000 0xFFFF"><detail>dblc_data_59</detail></reg>
		<reg  name="DBLC_DATA_60" addr="0x2678" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_60" range="0x0000 0xFFFF"><detail>dblc_data_60</detail></reg>
		<reg  name="DBLC_DATA_61" addr="0x267A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_61" range="0x0000 0xFFFF"><detail>dblc_data_61</detail></reg>
		<reg  name="DBLC_DATA_62" addr="0x267C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_62" range="0x0000 0xFFFF"><detail>dblc_data_62</detail></reg>
		<reg  name="DBLC_DATA_63" addr="0x267E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_63" range="0x0000 0xFFFF"><detail>dblc_data_63</detail></reg>
		<reg  name="DBLC_DATA_64" addr="0x2680" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_64" range="0x0000 0xFFFF"><detail>dblc_data_64</detail></reg>
		<reg  name="DBLC_DATA_65" addr="0x2682" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_65" range="0x0000 0xFFFF"><detail>dblc_data_65</detail></reg>
		<reg  name="DBLC_DATA_66" addr="0x2684" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_66" range="0x0000 0xFFFF"><detail>dblc_data_66</detail></reg>
		<reg  name="DBLC_DATA_67" addr="0x2686" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_67" range="0x0000 0xFFFF"><detail>dblc_data_67</detail></reg>
		<reg  name="DBLC_DATA_68" addr="0x2688" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_68" range="0x0000 0xFFFF"><detail>dblc_data_68</detail></reg>
		<reg  name="DBLC_DATA_69" addr="0x268A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_69" range="0x0000 0xFFFF"><detail>dblc_data_69</detail></reg>
		<reg  name="DBLC_DATA_70" addr="0x268C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_70" range="0x0000 0xFFFF"><detail>dblc_data_70</detail></reg>
		<reg  name="DBLC_DATA_71" addr="0x268E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_71" range="0x0000 0xFFFF"><detail>dblc_data_71</detail></reg>
		<reg  name="DBLC_DATA_72" addr="0x2690" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_72" range="0x0000 0xFFFF"><detail>dblc_data_72</detail></reg>
		<reg  name="DBLC_DATA_73" addr="0x2692" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_73" range="0x0000 0xFFFF"><detail>dblc_data_73</detail></reg>
		<reg  name="DBLC_DATA_74" addr="0x2694" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_74" range="0x0000 0xFFFF"><detail>dblc_data_74</detail></reg>
		<reg  name="DBLC_DATA_75" addr="0x2696" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_75" range="0x0000 0xFFFF"><detail>dblc_data_75</detail></reg>
		<reg  name="DBLC_DATA_76" addr="0x2698" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_76" range="0x0000 0xFFFF"><detail>dblc_data_76</detail></reg>
		<reg  name="DBLC_DATA_77" addr="0x269A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_77" range="0x0000 0xFFFF"><detail>dblc_data_77</detail></reg>
		<reg  name="DBLC_DATA_78" addr="0x269C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_78" range="0x0000 0xFFFF"><detail>dblc_data_78</detail></reg>
		<reg  name="DBLC_DATA_79" addr="0x269E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_79" range="0x0000 0xFFFF"><detail>dblc_data_79</detail></reg>
		<reg  name="DBLC_DATA_80" addr="0x26A0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_80" range="0x0000 0xFFFF"><detail>dblc_data_80</detail></reg>
		<reg  name="DBLC_DATA_81" addr="0x26A2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_81" range="0x0000 0xFFFF"><detail>dblc_data_81</detail></reg>
		<reg  name="DBLC_DATA_82" addr="0x26A4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_82" range="0x0000 0xFFFF"><detail>dblc_data_82</detail></reg>
		<reg  name="DBLC_DATA_83" addr="0x26A6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_83" range="0x0000 0xFFFF"><detail>dblc_data_83</detail></reg>
		<reg  name="DBLC_DATA_84" addr="0x26A8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_84" range="0x0000 0xFFFF"><detail>dblc_data_84</detail></reg>
		<reg  name="DBLC_DATA_85" addr="0x26AA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_85" range="0x0000 0xFFFF"><detail>dblc_data_85</detail></reg>
		<reg  name="DBLC_DATA_86" addr="0x26AC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_86" range="0x0000 0xFFFF"><detail>dblc_data_86</detail></reg>
		<reg  name="DBLC_DATA_87" addr="0x26AE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_87" range="0x0000 0xFFFF"><detail>dblc_data_87</detail></reg>
		<reg  name="DBLC_DATA_88" addr="0x26B0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_88" range="0x0000 0xFFFF"><detail>dblc_data_88</detail></reg>
		<reg  name="DBLC_DATA_89" addr="0x26B2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_89" range="0x0000 0xFFFF"><detail>dblc_data_89</detail></reg>
		<reg  name="DBLC_DATA_90" addr="0x26B4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_90" range="0x0000 0xFFFF"><detail>dblc_data_90</detail></reg>
		<reg  name="DBLC_DATA_91" addr="0x26B6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_91" range="0x0000 0xFFFF"><detail>dblc_data_91</detail></reg>
		<reg  name="DBLC_DATA_92" addr="0x26B8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_92" range="0x0000 0xFFFF"><detail>dblc_data_92</detail></reg>
		<reg  name="DBLC_DATA_93" addr="0x26BA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_93" range="0x0000 0xFFFF"><detail>dblc_data_93</detail></reg>
		<reg  name="DBLC_DATA_94" addr="0x26BC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_94" range="0x0000 0xFFFF"><detail>dblc_data_94</detail></reg>
		<reg  name="DBLC_DATA_95" addr="0x26BE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_95" range="0x0000 0xFFFF"><detail>dblc_data_95</detail></reg>
		<reg  name="DBLC_DATA_96" addr="0x26C0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_96" range="0x0000 0xFFFF"><detail>dblc_data_96</detail></reg>
		<reg  name="DBLC_DATA_97" addr="0x26C2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_97" range="0x0000 0xFFFF"><detail>dblc_data_97</detail></reg>
		<reg  name="DBLC_DATA_98" addr="0x26C4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_98" range="0x0000 0xFFFF"><detail>dblc_data_98</detail></reg>
		<reg  name="DBLC_DATA_99" addr="0x26C6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_99" range="0x0000 0xFFFF"><detail>dblc_data_99</detail></reg>
		<reg  name="DBLC_DATA_100" addr="0x26C8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_100" range="0x0000 0xFFFF"><detail>dblc_data_100</detail></reg>
		<reg  name="DBLC_DATA_101" addr="0x26CA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_101" range="0x0000 0xFFFF"><detail>dblc_data_101</detail></reg>
		<reg  name="DBLC_DATA_102" addr="0x26CC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_102" range="0x0000 0xFFFF"><detail>dblc_data_102</detail></reg>
		<reg  name="DBLC_DATA_103" addr="0x26CE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_103" range="0x0000 0xFFFF"><detail>dblc_data_103</detail></reg>
		<reg  name="DBLC_DATA_104" addr="0x26D0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_104" range="0x0000 0xFFFF"><detail>dblc_data_104</detail></reg>
		<reg  name="DBLC_DATA_105" addr="0x26D2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_105" range="0x0000 0xFFFF"><detail>dblc_data_105</detail></reg>
		<reg  name="DBLC_DATA_106" addr="0x26D4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_106" range="0x0000 0xFFFF"><detail>dblc_data_106</detail></reg>
		<reg  name="DBLC_DATA_107" addr="0x26D6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_107" range="0x0000 0xFFFF"><detail>dblc_data_107</detail></reg>
		<reg  name="DBLC_DATA_108" addr="0x26D8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_108" range="0x0000 0xFFFF"><detail>dblc_data_108</detail></reg>
		<reg  name="DBLC_DATA_109" addr="0x26DA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_109" range="0x0000 0xFFFF"><detail>dblc_data_109</detail></reg>
		<reg  name="DBLC_DATA_110" addr="0x26DC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_110" range="0x0000 0xFFFF"><detail>dblc_data_110</detail></reg>
		<reg  name="DBLC_DATA_111" addr="0x26DE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_111" range="0x0000 0xFFFF"><detail>dblc_data_111</detail></reg>
		<reg  name="DBLC_DATA_112" addr="0x26E0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_112" range="0x0000 0xFFFF"><detail>dblc_data_112</detail></reg>
		<reg  name="DBLC_DATA_113" addr="0x26E2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_113" range="0x0000 0xFFFF"><detail>dblc_data_113</detail></reg>
		<reg  name="DBLC_DATA_114" addr="0x26E4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_114" range="0x0000 0xFFFF"><detail>dblc_data_114</detail></reg>
		<reg  name="DBLC_DATA_115" addr="0x26E6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_115" range="0x0000 0xFFFF"><detail>dblc_data_115</detail></reg>
		<reg  name="DBLC_DATA_116" addr="0x26E8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_116" range="0x0000 0xFFFF"><detail>dblc_data_116</detail></reg>
		<reg  name="DBLC_DATA_117" addr="0x26EA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_117" range="0x0000 0xFFFF"><detail>dblc_data_117</detail></reg>
		<reg  name="DBLC_DATA_118" addr="0x26EC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_118" range="0x0000 0xFFFF"><detail>dblc_data_118</detail></reg>
		<reg  name="DBLC_DATA_119" addr="0x26EE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_119" range="0x0000 0xFFFF"><detail>dblc_data_119</detail></reg>
		<reg  name="DBLC_DATA_120" addr="0x26F0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_120" range="0x0000 0xFFFF"><detail>dblc_data_120</detail></reg>
		<reg  name="DBLC_DATA_121" addr="0x26F2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_121" range="0x0000 0xFFFF"><detail>dblc_data_121</detail></reg>
		<reg  name="DBLC_DATA_122" addr="0x26F4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_122" range="0x0000 0xFFFF"><detail>dblc_data_122</detail></reg>
		<reg  name="DBLC_DATA_123" addr="0x26F6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_123" range="0x0000 0xFFFF"><detail>dblc_data_123</detail></reg>
		<reg  name="DBLC_DATA_124" addr="0x26F8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_124" range="0x0000 0xFFFF"><detail>dblc_data_124</detail></reg>
		<reg  name="DBLC_DATA_125" addr="0x26FA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_125" range="0x0000 0xFFFF"><detail>dblc_data_125</detail></reg>
		<reg  name="DBLC_DATA_126" addr="0x26FC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_126" range="0x0000 0xFFFF"><detail>dblc_data_126</detail></reg>
		<reg  name="DBLC_DATA_127" addr="0x26FE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_127" range="0x0000 0xFFFF"><detail>dblc_data_127</detail></reg>
		<reg  name="DBLC_DATA_128" addr="0x2700" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_128" range="0x0000 0xFFFF"><detail>dblc_data_128</detail></reg>
		<reg  name="DBLC_DATA_129" addr="0x2702" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_129" range="0x0000 0xFFFF"><detail>dblc_data_129</detail></reg>
		<reg  name="DBLC_DATA_130" addr="0x2704" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_130" range="0x0000 0xFFFF"><detail>dblc_data_130</detail></reg>
		<reg  name="DBLC_DATA_131" addr="0x2706" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_131" range="0x0000 0xFFFF"><detail>dblc_data_131</detail></reg>
		<reg  name="DBLC_DATA_132" addr="0x2708" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_132" range="0x0000 0xFFFF"><detail>dblc_data_132</detail></reg>
		<reg  name="DBLC_DATA_133" addr="0x270A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_133" range="0x0000 0xFFFF"><detail>dblc_data_133</detail></reg>
		<reg  name="DBLC_DATA_134" addr="0x270C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_134" range="0x0000 0xFFFF"><detail>dblc_data_134</detail></reg>
		<reg  name="DBLC_DATA_135" addr="0x270E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_135" range="0x0000 0xFFFF"><detail>dblc_data_135</detail></reg>
		<reg  name="DBLC_DATA_136" addr="0x2710" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_136" range="0x0000 0xFFFF"><detail>dblc_data_136</detail></reg>
		<reg  name="DBLC_DATA_137" addr="0x2712" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_137" range="0x0000 0xFFFF"><detail>dblc_data_137</detail></reg>
		<reg  name="DBLC_DATA_138" addr="0x2714" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_138" range="0x0000 0xFFFF"><detail>dblc_data_138</detail></reg>
		<reg  name="DBLC_DATA_139" addr="0x2716" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_139" range="0x0000 0xFFFF"><detail>dblc_data_139</detail></reg>
		<reg  name="DBLC_DATA_140" addr="0x2718" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_140" range="0x0000 0xFFFF"><detail>dblc_data_140</detail></reg>
		<reg  name="DBLC_DATA_141" addr="0x271A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_141" range="0x0000 0xFFFF"><detail>dblc_data_141</detail></reg>
		<reg  name="DBLC_DATA_142" addr="0x271C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_142" range="0x0000 0xFFFF"><detail>dblc_data_142</detail></reg>
		<reg  name="DBLC_DATA_143" addr="0x271E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_143" range="0x0000 0xFFFF"><detail>dblc_data_143</detail></reg>
		<reg  name="DBLC_DATA_144" addr="0x2720" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_144" range="0x0000 0xFFFF"><detail>dblc_data_144</detail></reg>
		<reg  name="DBLC_DATA_145" addr="0x2722" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_145" range="0x0000 0xFFFF"><detail>dblc_data_145</detail></reg>
		<reg  name="DBLC_DATA_146" addr="0x2724" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_146" range="0x0000 0xFFFF"><detail>dblc_data_146</detail></reg>
		<reg  name="DBLC_DATA_147" addr="0x2726" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_147" range="0x0000 0xFFFF"><detail>dblc_data_147</detail></reg>
		<reg  name="DBLC_DATA_148" addr="0x2728" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_148" range="0x0000 0xFFFF"><detail>dblc_data_148</detail></reg>
		<reg  name="DBLC_DATA_149" addr="0x272A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_149" range="0x0000 0xFFFF"><detail>dblc_data_149</detail></reg>
		<reg  name="DBLC_DATA_150" addr="0x272C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_150" range="0x0000 0xFFFF"><detail>dblc_data_150</detail></reg>
		<reg  name="DBLC_DATA_151" addr="0x272E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_151" range="0x0000 0xFFFF"><detail>dblc_data_151</detail></reg>
		<reg  name="DBLC_DATA_152" addr="0x2730" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_152" range="0x0000 0xFFFF"><detail>dblc_data_152</detail></reg>
		<reg  name="DBLC_DATA_153" addr="0x2732" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_153" range="0x0000 0xFFFF"><detail>dblc_data_153</detail></reg>
		<reg  name="DBLC_DATA_154" addr="0x2734" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_154" range="0x0000 0xFFFF"><detail>dblc_data_154</detail></reg>
		<reg  name="DBLC_DATA_155" addr="0x2736" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_155" range="0x0000 0xFFFF"><detail>dblc_data_155</detail></reg>
		<reg  name="DBLC_DATA_156" addr="0x2738" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_156" range="0x0000 0xFFFF"><detail>dblc_data_156</detail></reg>
		<reg  name="DBLC_DATA_157" addr="0x273A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_157" range="0x0000 0xFFFF"><detail>dblc_data_157</detail></reg>
		<reg  name="DBLC_DATA_158" addr="0x273C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_158" range="0x0000 0xFFFF"><detail>dblc_data_158</detail></reg>
		<reg  name="DBLC_DATA_159" addr="0x273E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_159" range="0x0000 0xFFFF"><detail>dblc_data_159</detail></reg>
		<reg  name="DBLC_DATA_160" addr="0x2740" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_160" range="0x0000 0xFFFF"><detail>dblc_data_160</detail></reg>
		<reg  name="DBLC_DATA_161" addr="0x2742" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_161" range="0x0000 0xFFFF"><detail>dblc_data_161</detail></reg>
		<reg  name="DBLC_DATA_162" addr="0x2744" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_162" range="0x0000 0xFFFF"><detail>dblc_data_162</detail></reg>
		<reg  name="DBLC_DATA_163" addr="0x2746" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_163" range="0x0000 0xFFFF"><detail>dblc_data_163</detail></reg>
		<reg  name="DBLC_DATA_164" addr="0x2748" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_164" range="0x0000 0xFFFF"><detail>dblc_data_164</detail></reg>
		<reg  name="DBLC_DATA_165" addr="0x274A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_165" range="0x0000 0xFFFF"><detail>dblc_data_165</detail></reg>
		<reg  name="DBLC_DATA_166" addr="0x274C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_166" range="0x0000 0xFFFF"><detail>dblc_data_166</detail></reg>
		<reg  name="DBLC_DATA_167" addr="0x274E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_167" range="0x0000 0xFFFF"><detail>dblc_data_167</detail></reg>
		<reg  name="DBLC_DATA_168" addr="0x2750" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_168" range="0x0000 0xFFFF"><detail>dblc_data_168</detail></reg>
		<reg  name="DBLC_DATA_169" addr="0x2752" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_169" range="0x0000 0xFFFF"><detail>dblc_data_169</detail></reg>
		<reg  name="DBLC_DATA_170" addr="0x2754" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_170" range="0x0000 0xFFFF"><detail>dblc_data_170</detail></reg>
		<reg  name="DBLC_DATA_171" addr="0x2756" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_171" range="0x0000 0xFFFF"><detail>dblc_data_171</detail></reg>
		<reg  name="DBLC_DATA_172" addr="0x2758" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_172" range="0x0000 0xFFFF"><detail>dblc_data_172</detail></reg>
		<reg  name="DBLC_DATA_173" addr="0x275A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_173" range="0x0000 0xFFFF"><detail>dblc_data_173</detail></reg>
		<reg  name="DBLC_DATA_174" addr="0x275C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_174" range="0x0000 0xFFFF"><detail>dblc_data_174</detail></reg>
		<reg  name="DBLC_DATA_175" addr="0x275E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_175" range="0x0000 0xFFFF"><detail>dblc_data_175</detail></reg>
		<reg  name="DBLC_DATA_176" addr="0x2760" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_176" range="0x0000 0xFFFF"><detail>dblc_data_176</detail></reg>
		<reg  name="DBLC_DATA_177" addr="0x2762" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_177" range="0x0000 0xFFFF"><detail>dblc_data_177</detail></reg>
		<reg  name="DBLC_DATA_178" addr="0x2764" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_178" range="0x0000 0xFFFF"><detail>dblc_data_178</detail></reg>
		<reg  name="DBLC_DATA_179" addr="0x2766" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_179" range="0x0000 0xFFFF"><detail>dblc_data_179</detail></reg>
		<reg  name="DBLC_DATA_180" addr="0x2768" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_180" range="0x0000 0xFFFF"><detail>dblc_data_180</detail></reg>
		<reg  name="DBLC_DATA_181" addr="0x276A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_181" range="0x0000 0xFFFF"><detail>dblc_data_181</detail></reg>
		<reg  name="DBLC_DATA_182" addr="0x276C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_182" range="0x0000 0xFFFF"><detail>dblc_data_182</detail></reg>
		<reg  name="DBLC_DATA_183" addr="0x276E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_183" range="0x0000 0xFFFF"><detail>dblc_data_183</detail></reg>
		<reg  name="DBLC_DATA_184" addr="0x2770" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_184" range="0x0000 0xFFFF"><detail>dblc_data_184</detail></reg>
		<reg  name="DBLC_DATA_185" addr="0x2772" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_185" range="0x0000 0xFFFF"><detail>dblc_data_185</detail></reg>
		<reg  name="DBLC_DATA_186" addr="0x2774" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_186" range="0x0000 0xFFFF"><detail>dblc_data_186</detail></reg>
		<reg  name="DBLC_DATA_187" addr="0x2776" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_187" range="0x0000 0xFFFF"><detail>dblc_data_187</detail></reg>
		<reg  name="DBLC_DATA_188" addr="0x2778" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_188" range="0x0000 0xFFFF"><detail>dblc_data_188</detail></reg>
		<reg  name="DBLC_DATA_189" addr="0x277A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_189" range="0x0000 0xFFFF"><detail>dblc_data_189</detail></reg>
		<reg  name="DBLC_DATA_190" addr="0x277C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_190" range="0x0000 0xFFFF"><detail>dblc_data_190</detail></reg>
		<reg  name="DBLC_DATA_191" addr="0x277E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_191" range="0x0000 0xFFFF"><detail>dblc_data_191</detail></reg>
		<reg  name="DBLC_DATA_192" addr="0x2780" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_192" range="0x0000 0xFFFF"><detail>dblc_data_192</detail></reg>
		<reg  name="DBLC_DATA_193" addr="0x2782" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_193" range="0x0000 0xFFFF"><detail>dblc_data_193</detail></reg>
		<reg  name="DBLC_DATA_194" addr="0x2784" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_194" range="0x0000 0xFFFF"><detail>dblc_data_194</detail></reg>
		<reg  name="DBLC_DATA_195" addr="0x2786" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_195" range="0x0000 0xFFFF"><detail>dblc_data_195</detail></reg>
		<reg  name="DBLC_DATA_196" addr="0x2788" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_196" range="0x0000 0xFFFF"><detail>dblc_data_196</detail></reg>
		<reg  name="DBLC_DATA_197" addr="0x278A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_197" range="0x0000 0xFFFF"><detail>dblc_data_197</detail></reg>
		<reg  name="DBLC_DATA_198" addr="0x278C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_198" range="0x0000 0xFFFF"><detail>dblc_data_198</detail></reg>
		<reg  name="DBLC_DATA_199" addr="0x278E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_199" range="0x0000 0xFFFF"><detail>dblc_data_199</detail></reg>
		<reg  name="DBLC_DATA_200" addr="0x2790" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_200" range="0x0000 0xFFFF"><detail>dblc_data_200</detail></reg>
		<reg  name="DBLC_DATA_201" addr="0x2792" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_201" range="0x0000 0xFFFF"><detail>dblc_data_201</detail></reg>
		<reg  name="DBLC_DATA_202" addr="0x2794" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_202" range="0x0000 0xFFFF"><detail>dblc_data_202</detail></reg>
		<reg  name="DBLC_DATA_203" addr="0x2796" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_203" range="0x0000 0xFFFF"><detail>dblc_data_203</detail></reg>
		<reg  name="DBLC_DATA_204" addr="0x2798" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_204" range="0x0000 0xFFFF"><detail>dblc_data_204</detail></reg>
		<reg  name="DBLC_DATA_205" addr="0x279A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_205" range="0x0000 0xFFFF"><detail>dblc_data_205</detail></reg>
		<reg  name="DBLC_DATA_206" addr="0x279C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_206" range="0x0000 0xFFFF"><detail>dblc_data_206</detail></reg>
		<reg  name="DBLC_DATA_207" addr="0x279E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_207" range="0x0000 0xFFFF"><detail>dblc_data_207</detail></reg>
		<reg  name="DBLC_DATA_208" addr="0x27A0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_208" range="0x0000 0xFFFF"><detail>dblc_data_208</detail></reg>
		<reg  name="DBLC_DATA_209" addr="0x27A2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_209" range="0x0000 0xFFFF"><detail>dblc_data_209</detail></reg>
		<reg  name="DBLC_DATA_210" addr="0x27A4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_210" range="0x0000 0xFFFF"><detail>dblc_data_210</detail></reg>
		<reg  name="DBLC_DATA_211" addr="0x27A6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_211" range="0x0000 0xFFFF"><detail>dblc_data_211</detail></reg>
		<reg  name="DBLC_DATA_212" addr="0x27A8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_212" range="0x0000 0xFFFF"><detail>dblc_data_212</detail></reg>
		<reg  name="DBLC_DATA_213" addr="0x27AA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_213" range="0x0000 0xFFFF"><detail>dblc_data_213</detail></reg>
		<reg  name="DBLC_DATA_214" addr="0x27AC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_214" range="0x0000 0xFFFF"><detail>dblc_data_214</detail></reg>
		<reg  name="DBLC_DATA_215" addr="0x27AE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_215" range="0x0000 0xFFFF"><detail>dblc_data_215</detail></reg>
		<reg  name="DBLC_DATA_216" addr="0x27B0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_216" range="0x0000 0xFFFF"><detail>dblc_data_216</detail></reg>
		<reg  name="DBLC_DATA_217" addr="0x27B2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_217" range="0x0000 0xFFFF"><detail>dblc_data_217</detail></reg>
		<reg  name="DBLC_DATA_218" addr="0x27B4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_218" range="0x0000 0xFFFF"><detail>dblc_data_218</detail></reg>
		<reg  name="DBLC_DATA_219" addr="0x27B6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_219" range="0x0000 0xFFFF"><detail>dblc_data_219</detail></reg>
		<reg  name="DBLC_DATA_220" addr="0x27B8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_220" range="0x0000 0xFFFF"><detail>dblc_data_220</detail></reg>
		<reg  name="DBLC_DATA_221" addr="0x27BA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_221" range="0x0000 0xFFFF"><detail>dblc_data_221</detail></reg>
		<reg  name="DBLC_DATA_222" addr="0x27BC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_222" range="0x0000 0xFFFF"><detail>dblc_data_222</detail></reg>
		<reg  name="DBLC_DATA_223" addr="0x27BE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_223" range="0x0000 0xFFFF"><detail>dblc_data_223</detail></reg>
		<reg  name="DBLC_DATA_224" addr="0x27C0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_224" range="0x0000 0xFFFF"><detail>dblc_data_224</detail></reg>
		<reg  name="DBLC_DATA_225" addr="0x27C2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_225" range="0x0000 0xFFFF"><detail>dblc_data_225</detail></reg>
		<reg  name="DBLC_DATA_226" addr="0x27C4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_226" range="0x0000 0xFFFF"><detail>dblc_data_226</detail></reg>
		<reg  name="DBLC_DATA_227" addr="0x27C6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_227" range="0x0000 0xFFFF"><detail>dblc_data_227</detail></reg>
		<reg  name="DBLC_DATA_228" addr="0x27C8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_228" range="0x0000 0xFFFF"><detail>dblc_data_228</detail></reg>
		<reg  name="DBLC_DATA_229" addr="0x27CA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_229" range="0x0000 0xFFFF"><detail>dblc_data_229</detail></reg>
		<reg  name="DBLC_DATA_230" addr="0x27CC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_230" range="0x0000 0xFFFF"><detail>dblc_data_230</detail></reg>
		<reg  name="DBLC_DATA_231" addr="0x27CE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_231" range="0x0000 0xFFFF"><detail>dblc_data_231</detail></reg>
		<reg  name="DBLC_DATA_232" addr="0x27D0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_232" range="0x0000 0xFFFF"><detail>dblc_data_232</detail></reg>
		<reg  name="DBLC_DATA_233" addr="0x27D2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_233" range="0x0000 0xFFFF"><detail>dblc_data_233</detail></reg>
		<reg  name="DBLC_DATA_234" addr="0x27D4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_234" range="0x0000 0xFFFF"><detail>dblc_data_234</detail></reg>
		<reg  name="DBLC_DATA_235" addr="0x27D6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_235" range="0x0000 0xFFFF"><detail>dblc_data_235</detail></reg>
		<reg  name="DBLC_DATA_236" addr="0x27D8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_236" range="0x0000 0xFFFF"><detail>dblc_data_236</detail></reg>
		<reg  name="DBLC_DATA_237" addr="0x27DA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_237" range="0x0000 0xFFFF"><detail>dblc_data_237</detail></reg>
		<reg  name="DBLC_DATA_238" addr="0x27DC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_238" range="0x0000 0xFFFF"><detail>dblc_data_238</detail></reg>
		<reg  name="DBLC_DATA_239" addr="0x27DE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_239" range="0x0000 0xFFFF"><detail>dblc_data_239</detail></reg>
		<reg  name="DBLC_DATA_240" addr="0x27E0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_240" range="0x0000 0xFFFF"><detail>dblc_data_240</detail></reg>
		<reg  name="DBLC_DATA_241" addr="0x27E2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_241" range="0x0000 0xFFFF"><detail>dblc_data_241</detail></reg>
		<reg  name="DBLC_DATA_242" addr="0x27E4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_242" range="0x0000 0xFFFF"><detail>dblc_data_242</detail></reg>
		<reg  name="DBLC_DATA_243" addr="0x27E6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_243" range="0x0000 0xFFFF"><detail>dblc_data_243</detail></reg>
		<reg  name="DBLC_DATA_244" addr="0x27E8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_244" range="0x0000 0xFFFF"><detail>dblc_data_244</detail></reg>
		<reg  name="DBLC_DATA_245" addr="0x27EA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_245" range="0x0000 0xFFFF"><detail>dblc_data_245</detail></reg>
		<reg  name="DBLC_DATA_246" addr="0x27EC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_246" range="0x0000 0xFFFF"><detail>dblc_data_246</detail></reg>
		<reg  name="DBLC_DATA_247" addr="0x27EE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_247" range="0x0000 0xFFFF"><detail>dblc_data_247</detail></reg>
		<reg  name="DBLC_DATA_248" addr="0x27F0" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_248" range="0x0000 0xFFFF"><detail>dblc_data_248</detail></reg>
		<reg  name="DBLC_DATA_249" addr="0x27F2" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_249" range="0x0000 0xFFFF"><detail>dblc_data_249</detail></reg>
		<reg  name="DBLC_DATA_250" addr="0x27F4" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_250" range="0x0000 0xFFFF"><detail>dblc_data_250</detail></reg>
		<reg  name="DBLC_DATA_251" addr="0x27F6" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_251" range="0x0000 0xFFFF"><detail>dblc_data_251</detail></reg>
		<reg  name="DBLC_DATA_252" addr="0x27F8" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_252" range="0x0000 0xFFFF"><detail>dblc_data_252</detail></reg>
		<reg  name="DBLC_DATA_253" addr="0x27FA" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_253" range="0x0000 0xFFFF"><detail>dblc_data_253</detail></reg>
		<reg  name="DBLC_DATA_254" addr="0x27FC" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_254" range="0x0000 0xFFFF"><detail>dblc_data_254</detail></reg>
		<reg  name="DBLC_DATA_255" addr="0x27FE" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_data_255" range="0x0000 0xFFFF"><detail>dblc_data_255</detail></reg>
		<reg  name="DTEST_0_1" addr="0x2E00" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_0_1" range="0x0000 0xFFFF" rw="RO"><detail>dtest_0_1</detail></reg>
		<reg  name="DTEST_2_3" addr="0x2E02" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_2_3" range="0x0000 0xFFFF" rw="RO"><detail>dtest_2_3</detail></reg>
		<reg  name="DTEST_4_5" addr="0x2E04" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_4_5" range="0x0000 0xFFFF" rw="RO"><detail>dtest_4_5</detail></reg>
		<reg  name="DTEST_6_7" addr="0x2E06" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_6_7" range="0x0000 0xFFFF" rw="RO"><detail>dtest_6_7</detail></reg>
		<reg  name="DTEST_8_9" addr="0x2E08" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_8_9" range="0x0000 0xFFFF" rw="RO"><detail>dtest_8_9</detail></reg>
		<reg  name="DTEST_10_11" addr="0x2E0A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_10_11" range="0x0000 0xFFFF" rw="RO"><detail>dtest_10_11</detail></reg>
		<reg  name="DTEST_12_13" addr="0x2E0C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_12_13" range="0x0000 0xFFFF" rw="RO"><detail>dtest_12_13</detail></reg>
		<reg  name="DTEST_14_15" addr="0x2E0E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_14_15" range="0x0000 0xFFFF" rw="RO"><detail>dtest_14_15</detail></reg>
		<reg  name="DTEST_16_17" addr="0x2E10" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_16_17" range="0x0000 0xFFFF" rw="RO"><detail>dtest_16_17</detail></reg>
		<reg  name="DTEST_18_19" addr="0x2E12" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_18_19" range="0x0000 0xFFFF" rw="RO"><detail>dtest_18_19</detail></reg>
		<reg  name="DTEST_20_21" addr="0x2E14" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_20_21" range="0x0000 0xFFFF" rw="RO"><detail>dtest_20_21</detail></reg>
		<reg  name="DTEST_22_23" addr="0x2E16" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_22_23" range="0x0000 0xFFFF" rw="RO"><detail>dtest_22_23</detail></reg>
		<reg  name="DTEST_24_25" addr="0x2E18" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_24_25" range="0x0000 0xFFFF" rw="RO"><detail>dtest_24_25</detail></reg>
		<reg  name="DTEST_26_27" addr="0x2E1A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_26_27" range="0x0000 0xFFFF" rw="RO"><detail>dtest_26_27</detail>
			<bitfield  name="DTEST27" confidential="Y" mask="0x00FF" display_name="0-7: dtest27" range="0x0000 0x00FF" rw="RO"><detail>DTEST27</detail></bitfield>
			<bitfield  name="DTEST26" confidential="Y" mask="0xFF00" display_name="8-15: dtest26" range="0x0000 0x00FF" rw="RO"><detail>DTEST26</detail></bitfield></reg>
		<reg  name="DTEST_28_29" addr="0x2E1C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_28_29" range="0x0000 0xFFFF" rw="RO"><detail>dtest_28_29</detail></reg>
		<reg  name="DTEST_30_31" addr="0x2E1E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_30_31" range="0x0000 0xFFFF" rw="RO"><detail>dtest_30_31</detail></reg>
		<reg  name="DTEST_32_33" addr="0x2E20" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_32_33" range="0x0000 0xFFFF" rw="RO"><detail>dtest_32_33</detail></reg>
		<reg  name="DTEST_34_35" addr="0x2E22" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_34_35" range="0x0000 0xFFFF" rw="RO"><detail>dtest_34_35</detail></reg>
		<reg  name="DTEST_36_37" addr="0x2E24" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_36_37" range="0x0000 0xFFFF" rw="RO"><detail>dtest_36_37</detail></reg>
		<reg  name="DTEST_38_39" addr="0x2E26" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_38_39" range="0x0000 0xFFFF" rw="RO"><detail>dtest_38_39</detail></reg>
		<reg  name="DTEST_40_41" addr="0x2E28" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_40_41" range="0x0000 0xFFFF" rw="RO"><detail>dtest_40_41</detail></reg>
		<reg  name="DTEST_42_43" addr="0x2E2A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_42_43" range="0x0000 0xFFFF" rw="RO"><detail>dtest_42_43</detail></reg>
		<reg  name="DTEST_44_45" addr="0x2E2C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_44_45" range="0x0000 0xFFFF" rw="RO"><detail>dtest_44_45</detail></reg>
		<reg  name="DTEST_46_47" addr="0x2E2E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_46_47" range="0x0000 0xFFFF" rw="RO"><detail>dtest_46_47</detail></reg>
		<reg  name="DTEST_48_49" addr="0x2E30" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_48_49" range="0x0000 0xFFFF" rw="RO"><detail>dtest_48_49</detail></reg>
		<reg  name="DTEST_50_51" addr="0x2E32" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_50_51" range="0x0000 0xFFFF" rw="RO"><detail>dtest_50_51</detail></reg>
		<reg  name="DTEST_52_53" addr="0x2E34" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_52_53" range="0x0000 0xFFFF" rw="RO"><detail>dtest_52_53</detail></reg>
		<reg  name="DTEST_54_55" addr="0x2E36" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_54_55" range="0x0000 0xFFFF" rw="RO"><detail>dtest_54_55</detail></reg>
		<reg  name="DTEST_56_57" addr="0x2E38" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_56_57" range="0x0000 0xFFFF" rw="RO"><detail>dtest_56_57</detail></reg>
		<reg  name="DTEST_58_59" addr="0x2E3A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_58_59" range="0x0000 0xFFFF" rw="RO"><detail>dtest_58_59</detail></reg>
		<reg  name="DTEST_60_61" addr="0x2E3C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_60_61" range="0x0000 0xFFFF" rw="RO"><detail>dtest_60_61</detail></reg>
		<reg  name="DTEST_62_63" addr="0x2E3E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_62_63" range="0x0000 0xFFFF" rw="RO"><detail>dtest_62_63</detail></reg>
		<reg  name="DTEST_64_65" addr="0x2E40" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_64_65" range="0x0000 0xFFFF" rw="RO"><detail>dtest_64_65</detail></reg>
		<reg  name="DTEST_66_67" addr="0x2E42" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_66_67" range="0x0000 0xFFFF" rw="RO"><detail>dtest_66_67</detail></reg>
		<reg  name="DTEST_68_69" addr="0x2E44" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_68_69" range="0x0000 0xFFFF" rw="RO"><detail>dtest_68_69</detail></reg>
		<reg  name="DTEST_70_71" addr="0x2E46" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_70_71" range="0x0000 0xFFFF" rw="RO"><detail>dtest_70_71</detail></reg>
		<reg  name="DTEST_72_73" addr="0x2E48" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_72_73" range="0x0000 0xFFFF" rw="RO"><detail>dtest_72_73</detail></reg>
		<reg  name="DTEST_74_75" addr="0x2E4A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_74_75" range="0x0000 0xFFFF" rw="RO"><detail>dtest_74_75</detail></reg>
		<reg  name="DTEST_76_77" addr="0x2E4C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_76_77" range="0x0000 0xFFFF" rw="RO"><detail>dtest_76_77</detail></reg>
		<reg  name="DTEST_78_79" addr="0x2E4E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_78_79" range="0x0000 0xFFFF" rw="RO"><detail>dtest_78_79</detail></reg>
		<reg  name="DTEST_80_81" addr="0x2E50" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_80_81" range="0x0000 0xFFFF" rw="RO"><detail>dtest_80_81</detail></reg>
		<reg  name="DTEST_82_83" addr="0x2E52" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_82_83" range="0x0000 0xFFFF" rw="RO"><detail>dtest_82_83</detail></reg>
		<reg  name="DTEST_84_85" addr="0x2E54" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_84_85" range="0x0000 0xFFFF" rw="RO"><detail>dtest_84_85</detail></reg>
		<reg  name="DTEST_86_87" addr="0x2E56" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_86_87" range="0x0000 0xFFFF" rw="RO"><detail>dtest_86_87</detail></reg>
		<reg  name="DTEST_88_89" addr="0x2E58" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_88_89" range="0x0000 0xFFFF" rw="RO"><detail>dtest_88_89</detail></reg>
		<reg  name="DTEST_90_91" addr="0x2E5A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_90_91" range="0x0000 0xFFFF" rw="RO"><detail>dtest_90_91</detail></reg>
		<reg  name="DTEST_92_93" addr="0x2E5C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_92_93" range="0x0000 0xFFFF" rw="RO"><detail>dtest_92_93</detail></reg>
		<reg  name="DTEST_94_95" addr="0x2E5E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_94_95" range="0x0000 0xFFFF" rw="RO"><detail>dtest_94_95</detail></reg>
		<reg  name="DTEST_96_97" addr="0x2E60" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_96_97" range="0x0000 0xFFFF" rw="RO"><detail>dtest_96_97</detail></reg>
		<reg  name="DTEST_98_99" addr="0x2E62" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_98_99" range="0x0000 0xFFFF" rw="RO"><detail>dtest_98_99</detail></reg>
		<reg  name="DTEST_100_101" addr="0x2E64" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_100_101" range="0x0000 0xFFFF" rw="RO"><detail>dtest_100_101</detail></reg>
		<reg  name="DTEST_102_103" addr="0x2E66" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_102_103" range="0x0000 0xFFFF" rw="RO"><detail>dtest_102_103</detail></reg>
		<reg  name="DTEST_104_105" addr="0x2E68" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_104_105" range="0x0000 0xFFFF" rw="RO"><detail>dtest_104_105</detail></reg>
		<reg  name="DTEST_106_107" addr="0x2E6A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_106_107" range="0x0000 0xFFFF" rw="RO"><detail>dtest_106_107</detail></reg>
		<reg  name="DTEST_108_109" addr="0x2E6C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_108_109" range="0x0000 0xFFFF" rw="RO"><detail>dtest_108_109</detail></reg>
		<reg  name="DTEST_110_111" addr="0x2E6E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_110_111" range="0x0000 0xFFFF" rw="RO"><detail>dtest_110_111</detail></reg>
		<reg  name="DTEST_112_113" addr="0x2E70" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_112_113" range="0x0000 0xFFFF" rw="RO"><detail>dtest_112_113</detail></reg>
		<reg  name="DTEST_114_115" addr="0x2E72" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_114_115" range="0x0000 0xFFFF" rw="RO"><detail>dtest_114_115</detail></reg>
		<reg  name="DTEST_116_117" addr="0x2E74" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_116_117" range="0x0000 0xFFFF" rw="RO"><detail>dtest_116_117</detail></reg>
		<reg  name="DTEST_118_119" addr="0x2E76" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_118_119" range="0x0000 0xFFFF" rw="RO"><detail>dtest_118_119</detail></reg>
		<reg  name="DTEST_120_121" addr="0x2E78" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_120_121" range="0x0000 0xFFFF" rw="RO"><detail>dtest_120_121</detail></reg>
		<reg  name="DTEST_122_123" addr="0x2E7A" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_122_123" range="0x0000 0xFFFF" rw="RO"><detail>dtest_122_123</detail></reg>
		<reg  name="DTEST_124_125" addr="0x2E7C" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_124_125" range="0x0000 0xFFFF" rw="RO"><detail>dtest_124_125</detail></reg>
		<reg  name="DTEST_126_127" addr="0x2E7E" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="dtest_126_127" range="0x0000 0xFFFF" rw="RO"><detail>dtest_126_127</detail></reg>
		<reg  name="STATC_ERR" addr="0x2E80" space="MFR2" span="2" confidential="Y" mask="0x3FFF" display_name="statc_err" range="0x0000 0x3FFF"><detail>statc_err</detail>
			<bitfield  name="STATC_ERR_BAD_WRADDR_FLG" confidential="Y" mask="0x0001" display_name="0: statc_err_bad_wraddr_flg" range="0x0000 0x0001"><detail>statc_err_bad_wraddr_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_WRDATA_FLG" confidential="Y" mask="0x0002" display_name="1: statc_err_bad_wrdata_flg" range="0x0000 0x0001"><detail>statc_err_bad_wrdata_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_RDDATA_FLG" confidential="Y" mask="0x0004" display_name="2: statc_err_bad_rddata_flg" range="0x0000 0x0001"><detail>statc_err_bad_rddata_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST2_FLG" confidential="Y" mask="0x0008" display_name="3: statc_err_bad_dtest2_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest2_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST3_FLG" confidential="Y" mask="0x0010" display_name="4: statc_err_bad_dtest3_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest3_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST4_FLG" confidential="Y" mask="0x0020" display_name="5: statc_err_bad_dtest4_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest4_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST12_FLG" confidential="Y" mask="0x0040" display_name="6: statc_err_bad_dtest12_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest12_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST13_FLG" confidential="Y" mask="0x0080" display_name="7: statc_err_bad_dtest13_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest13_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST14_FLG" confidential="Y" mask="0x0100" display_name="8: statc_err_bad_dtest14_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest14_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST15_FLG" confidential="Y" mask="0x0200" display_name="9: statc_err_bad_dtest15_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest15_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST26_FLG" confidential="Y" mask="0x0400" display_name="10: statc_err_bad_dtest26_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest26_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST100_FLG" confidential="Y" mask="0x0800" display_name="11: statc_err_bad_dtest100_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest100_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST101_FLG" confidential="Y" mask="0x1000" display_name="12: statc_err_bad_dtest101_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest101_flg</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST103_FLG" confidential="Y" mask="0x2000" display_name="13: statc_err_bad_dtest103_flg" range="0x0000 0x0001"><detail>statc_err_bad_dtest103_flg</detail></bitfield></reg>
		<reg  name="AE_HIST3_END_L" addr="0x2F0A" space="MFR2" span="2" mask="0xFFFF" display_name="ae_hist3_end_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_hist3_end_l</detail></reg>
		<reg  name="AE_LOW3_END_MEAN_H" addr="0x2F0C" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low3_end_mean_h" range="0x0000 0xFFFF" rw="RO"><detail>ae_low3_end_mean_h</detail></reg>
		<reg  name="AE_LOW3_END_MEAN_L" addr="0x2F0E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_low3_end_mean_l" range="0x0000 0xFFFF" rw="RO"><detail>ae_low3_end_mean_l</detail></reg>
		<reg  name="MASTER_FSM_STATUS" addr="0x2F26" space="MFR2" span="2" mask="0xFFFF" display_name="master_fsm_status" range="0x0000 0xFFFF" default="0x0002" rw="RO"><detail>master_fsm_status</detail></reg>
		<reg  name="MASTER_FSM_RSP_CODE" addr="0x2F28" space="MFR2" span="2" confidential="Y" mask="0xFFFF" display_name="master_fsm_rsp_code" range="0x0000 0xFFFF" rw="RO"><detail>master_fsm_rsp_code</detail></reg>
		<reg  name="MASTER_FSM_FULL_STATUS_HI" addr="0x2F2A" space="MFR2" span="2" mask="0xFFFF" display_name="master_fsm_full_status_hi" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>master_fsm_full_status_hi</detail></reg>
		<reg  name="MASTER_FSM_FULL_STATUS_LO" addr="0x2F2C" space="MFR2" span="2" mask="0x00FF" display_name="master_fsm_full_status_lo" range="0x0000 0x00FF" default="0x0003" rw="RO"><detail>master_fsm_full_status_lo</detail></reg>
		<reg  name="TEMPSENS_CLK_DIV" addr="0x2F36" space="MFR2" span="2" mask="0x00FF" display_name="tempsens_clk_div" range="0x0000 0x00FF" default="0x0013"></reg>
		<reg  name="AE_PERC3_LOW_END" addr="0x2F48" space="MFR2" span="2" mask="0xFFFF" display_name="ae_perc3_low_end" range="0x0000 0xFFFF" rw="RO"><detail>ae_perc3_low_end</detail></reg>
		<reg  name="AE_NORM3_ABS_DEV" addr="0x2F4E" space="MFR2" span="2" mask="0xFFFF" display_name="ae_norm3_abs_dev" range="0x0000 0xFFFF" rw="RO"><detail>ae_norm3_abs_dev</detail></reg>
		<reg  name="CHIP_VERSION_REG" addr="0x3000" space="MFR" span="2" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x0557" rw="RO"><detail>model_id_</detail></reg>
		<reg  name="Y_ADDR_START_" addr="0x3002" space="MFR" span="2" mask="0x0FFF" display_name="y_addr_start_" range="0x0000 0x0FFF"><detail>y_addr_start_</detail></reg>
		<reg  name="X_ADDR_START_" addr="0x3004" space="MFR" span="2" mask="0x1FFF" display_name="x_addr_start_" range="0x0000 0x1FFF"><detail>x_addr_start_</detail></reg>
		<reg  name="Y_ADDR_END_" addr="0x3006" space="MFR" span="2" mask="0x0FFF" display_name="y_addr_end_" range="0x0000 0x0FFF" default="0x0877"><detail>y_addr_end_</detail></reg>
		<reg  name="X_ADDR_END_" addr="0x3008" space="MFR" span="2" mask="0x1FFF" display_name="x_addr_end_" range="0x0000 0x1FFF" default="0x0F07"><detail>x_addr_end_</detail></reg>
		<reg  name="FRAME_LENGTH_LINES_" addr="0x300A" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines_" range="0x0000 0xFFFF" default="0x0970"><detail>frame_length_lines_</detail></reg>
		<reg  name="LINE_LENGTH_PCK_" addr="0x300C" space="MFR" span="2" mask="0xFFFE" display_name="line_length_pck_" range="0x0000 0xFFFE" default="0x0434"><detail>line_length_pck_</detail></reg>
		<reg  name="REVISION_NUMBER" addr="0x300E" space="MFR" span="2" mask="0xFFFF" display_name="revision_number" range="0x0000 0xFFFF" rw="RO"><detail>revision_number</detail></reg>
		<reg  name="LOCK_CONTROL" addr="0x3010" space="MFR" span="2" mask="0xFFFF" display_name="lock_control" range="0x0000 0xFFFF" default="0xBEEF"><detail>lock_control</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_" addr="0x3012" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_" range="0x0000 0xFFFF" default="0x0010"><detail>coarse_integration_time_</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME_" addr="0x3014" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time_" range="0x0000 0xFFFF"><detail>fine_integration_time_</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_CB" addr="0x3016" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_cb" range="0x0000 0xFFFF" default="0x0012"><detail>coarse_integration_time_CB</detail></reg>
		<reg  name="RESET_REGISTER" addr="0x301A" space="MFR" span="2" mask="0xFFDF" display_name="reset_register" range="0x0000 0xFFDF" default="0x0058"><detail>reset_register</detail>
			<bitfield  name="RESET_REGISTER_RESET" mask="0x0001" display_name="0: reset_register_reset" range="0x0000 0x0001"><detail>reset_register_reset</detail></bitfield>
			<bitfield  name="RESET_REGISTER_RESTART" mask="0x0002" display_name="1: reset_register_restart" range="0x0000 0x0001"><detail>reset_register_restart</detail></bitfield>
			<bitfield  name="RESET_REGISTER_STREAM" mask="0x0004" display_name="2: reset_register_stream" range="0x0000 0x0001"><detail>reset_register_stream</detail></bitfield>
			<bitfield  name="RESET_REGISTER_LOCK_REG" mask="0x0008" display_name="3: reset_register_lock_reg" range="0x0000 0x0001"><detail>reset_register_lock_reg</detail></bitfield>
			<bitfield  name="RESET_REGISTER_STANDBY_EOF" mask="0x0010" display_name="4: reset_register_standby_eof" range="0x0000 0x0001"><detail>reset_register_standby_eof</detail></bitfield>
			<bitfield  name="RESET_REGISTER_GPI_EN" mask="0x0100" display_name="8: reset_register_gpi_en" range="0x0000 0x0001"><detail>0 - disable OUTPUT_ENABLE_N, TRIGGER, and STANDBY pin functions. 1 - enable input pin functions.</detail></bitfield>
			<bitfield  name="RESET_REGISTER_MASK_BAD" mask="0x0200" display_name="9: reset_register_mask_bad" range="0x0000 0x0001"><detail>reset_register_mask_bad</detail></bitfield>
			<bitfield  name="RESET_REGISTER_RESTART_BAD" mask="0x0400" display_name="10: reset_register_restart_bad" range="0x0000 0x0001"><detail>reset_register_restart_bad</detail></bitfield>
			<bitfield  name="FORCED_PLL_ON" mask="0x0800" display_name="11: forced_pll_on" range="0x0000 0x0001"><detail>forced_pll_on</detail></bitfield>
			<bitfield  name="RESET_REGISTER_SMIA_SERIALISER_DIS" mask="0x1000" display_name="12: reset_register_smia_serialiser_dis" range="0x0000 0x0001"><detail>reset_register_smia_serialiser_dis</detail></bitfield>
			<bitfield  name="RESET_LPF_ENABLE" mask="0x2000" display_name="13: reset_lpf_enable" range="0x0000 0x0001"><detail>reset_lpf_enable</detail></bitfield>
			<bitfield  name="RESET_REGISTER_GROUPED_PARAMETER_HOLD" mask="0x8000" display_name="15: reset_register_grouped_parameter_hold" range="0x0000 0x0001"><detail>reset_register_grouped_parameter_hold</detail></bitfield></reg>
		<reg  name="MODE_SELECT_" addr="0x301C" space="MFR" mask="0x01" display_name="mode_select_" range="0x00 0x01"><detail>mode_select_</detail></reg>
		<reg  name="IMAGE_ORIENTATION_" addr="0x301D" space="MFR" mask="0x03" display_name="image_orientation_" range="0x00 0x03"><detail>image_orientation_</detail></reg>
		<reg  name="DATA_PEDESTAL_" addr="0x301E" space="MFR" span="2" mask="0x7FFF" display_name="data_pedestal_" range="0x0000 0x7FFF" default="0x00A8"><detail>data_pedestal_</detail>
			<bitfield  name="DATA_PEDESTAL" mask="0x0FFF" display_name="0-11: data_pedestal"><detail>Constant offset that is added to pixel values at the end of datapath (after all corrections).</detail></bitfield>
			<bitfield  name="DISABLE_ACTIVE_DATA_PEDESTAL" mask="0x1000" display_name="12: disable_active_data_pedestal" range="0x0000 0x0001"><detail>Disable data pedestal addition on active rows.</detail></bitfield>
			<bitfield  name="PEDESTAL_ATR" mask="0x2000" display_name="13: pedestal_atr" range="0x0000 0x0001"><detail>add pedestal to the ATR rows</detail></bitfield>
			<bitfield  name="DISABLE_DBLC_DATA_PEDESTAL" mask="0x4000" display_name="14: disable_dblc_data_pedestal" range="0x0000 0x0001"><detail>disable_dblc_data_pedestal</detail></bitfield></reg>
		<reg  name="RESERVED_0X3020" addr="0x3020" space="MFR" confidential="Y" mask="0xFF" display_name="reserved_0x3020" range="0x00 0xFF" rw="RO"><detail>reserved_0x3020</detail></reg>
		<reg  name="SOFTWARE_RESET_" addr="0x3021" space="MFR" mask="0x01" display_name="software_reset_" range="0x00 0x01"><detail>software_reset</detail></reg>
		<reg  name="GROUPED_PARAMETER_HOLD_" addr="0x3022" space="MFR" mask="0x01" display_name="grouped_parameter_hold_" range="0x00 0x01"><detail>gouped_parameter_hold_</detail></reg>
		<reg  name="MASK_CORRUPTED_FRAMES_" addr="0x3023" space="MFR" mask="0x01" display_name="mask_corrupted_frames_" range="0x00 0x01"><detail>mask_corrupted_frames_</detail></reg>
		<reg  name="PIXEL_ORDER_" addr="0x3024" space="MFR" confidential="Y" mask="0x03" display_name="pixel_order_" range="0x00 0x03" rw="RO"><detail>pixel_order_</detail></reg>
		<reg  name="RESERVED_0X3025" addr="0x3025" space="MFR" confidential="Y" mask="0xFF" display_name="reserved_0x3025" range="0x00 0xFF" rw="RO"><detail>reserved_0x3025</detail></reg>
		<reg  name="VT_PIX_CLK_DIV" addr="0x302A" space="MFR" span="2" mask="0xFFFF" display_name="vt_pix_clk_div" range="0x0000 0xFFFF" default="0x0006"><detail>vt_pix_clk_div</detail></reg>
		<reg  name="VT_SYS_CLK_DIV" addr="0x302C" space="MFR" span="2" mask="0xFFFF" display_name="vt_sys_clk_div" range="0x0000 0xFFFF" default="0x0701"><detail>vt_sys_clk_div</detail>
			<bitfield  name="VT_SYS_CLK_DIVIDER" mask="0x001F" display_name="0-4: vt_sys_clk_divider" range="0x0000 0x0003"><detail>Set the ratio of the VCO clk and the serial output clock (P1 divider in PLL).</detail></bitfield></reg>
		<reg  name="PRE_PLL_CLK_DIV" addr="0x302E" space="MFR" span="2" mask="0xFFFF" display_name="pre_pll_clk_div" range="0x0000 0xFFFF" default="0x0009"><detail>pre_pll_clk_div</detail></reg>
		<reg  name="PLL_MULTIPLIER" addr="0x3030" space="MFR" span="2" mask="0xFFFF" display_name="pll_multiplier" range="0x0000 0xFFFF" default="0x00E0"><detail>pll_multiplier</detail></reg>
		<reg  name="SCALING_MODE" addr="0x3032" space="MFR" span="2" confidential="Y" mask="0x0033" display_name="scaling_mode"><detail>scaling_mode</detail>
			<bitfield  name="SCALING" confidential="Y" mask="0x0003" display_name="0-1: scaling" range="0x0000 0x0003"><detail>scaling</detail></bitfield>
			<bitfield  name="SCALING_CB" confidential="Y" mask="0x0030" display_name="4-5: scaling_cb" range="0x0000 0x0003"><detail>scaling_CB</detail></bitfield></reg>
		<reg  name="CTX_CONTROL_REG" addr="0x3034" space="MFR" span="2" mask="0xFFFF" display_name="ctx_control_reg" range="0x0000 0xFFFF" default="0x0800"><detail>ctx_control_reg</detail>
			<bitfield  name="CONTEXT_SELECT" mask="0x000F" display_name="0-3: context_select" range="0x0000 0x000F"><detail>context_select</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_NUM" mask="0x0070" display_name="4-6: context_multi_num" range="0x0000 0x0007"><detail>context_multi_num</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI" mask="0x0080" display_name="7: context_multi" range="0x0000 0x0001"><detail>context_multi</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_SYNC_MODE" mask="0x0100" display_name="8: context_multi_sync_mode" range="0x0000 0x0001"><detail>context_multi_sync_mode</detail></bitfield>
			<bitfield  name="CONTEXT_MULTI_CYCLE_MODE" mask="0x0200" display_name="9: context_multi_cycle_mode" range="0x0000 0x0001"><detail>context_multi_cycle_mode</detail></bitfield>
			<bitfield  name="I2C_AUTO_INC_DISABLE" mask="0x0400" display_name="10: i2c_auto_inc_disable" range="0x0000 0x0001"><detail>i2c_auto_inc_disable</detail></bitfield>
			<bitfield  name="CTX_I2C_ADDR_SEL" mask="0x0800" display_name="11: ctx_i2c_addr_sel" range="0x0000 0x0001"><detail>ctx_i2c_addr_sel</detail></bitfield>
			<bitfield  name="CONTEXT_LOAD" mask="0x8000" display_name="15: context_load" range="0x0000 0x0001"><detail>context_load</detail></bitfield></reg>
		<reg  name="OP_WORD_CLK_DIV" addr="0x3036" space="MFR" span="2" mask="0xFFFF" display_name="op_word_clk_div" range="0x0000 0xFFFF" default="0x000C"><detail>op_word_clk_div</detail></reg>
		<reg  name="OP_SYS_CLK_DIV" addr="0x3038" space="MFR" span="2" mask="0xFFFF" display_name="op_sys_clk_div" range="0x0000 0xFFFF" default="0x0001"><detail>op_sys_clk_div</detail></reg>
		<reg  name="PLL_MULTIPLIER_ANA" addr="0x303A" space="MFR" span="2" mask="0x0FFF" display_name="pll_multiplier_ana" range="0x0000 0x0A00" default="0x0086"><detail>pll_multiplier_ana</detail></reg>
		<reg  name="PRE_PLL_CLK_DIV_ANA" addr="0x303C" space="MFR" span="2" mask="0x333F" display_name="pre_pll_clk_div_ana" range="0x0000 0x333F" default="0x0003"><detail>pre_pll_clk_div_ana</detail>
			<bitfield  name="PLLANA_N" mask="0x003F" display_name="0-5: pllana_n" range="0x0000 0x003F"><detail>pllana_n</detail></bitfield>
			<bitfield  name="PLLANA_P3" mask="0x0300" display_name="8-9: pllana_p3" range="0x0000 0x0003"><detail>pllana_p3</detail></bitfield>
			<bitfield  name="PLLANA_DIV_VCO" mask="0x3000" display_name="12-13: pllana_div_vco" range="0x0000 0x0003"><detail>pllana_div_vco</detail></bitfield></reg>
		<reg  name="LINE_LENGTH_PCK_CB" addr="0x303E" space="MFR" span="2" mask="0xFFFE" display_name="line_length_pck_cb" range="0x0000 0xFFFE" default="0x0434"><detail>line_length_pck_CB</detail></reg>
		<reg  name="READ_MODE" addr="0x3040" space="MFR" span="2" mask="0xFC3F" display_name="read_mode" range="0x0000 0xFC3F"><detail>read_mode</detail>
			<bitfield  name="STATS_ROWS_NR" mask="0x0003" display_name="0-1: stats_rows_nr" range="0x0000 0x0003"><detail>stats_rows_nr</detail></bitfield>
			<bitfield  name="EMBED_ROWS_NR" mask="0x000C" display_name="2-3: embed_rows_nr" range="0x0000 0x0003"><detail>embed_rows_nr</detail></bitfield>
			<bitfield  name="EMBED_ROWS_T2" confidential="Y" mask="0x0010" display_name="4: embed_rows_t2" range="0x0000 0x0001"><detail>embed_rows_t2</detail></bitfield>
			<bitfield  name="READ_MODE_HORIZ_MIRROR" mask="0x4000" display_name="14: read_mode_horiz_mirror" range="0x0000 0x0001"><detail>read_mode_horiz_mirror</detail></bitfield>
			<bitfield  name="READ_MODE_VERT_FLIP" mask="0x8000" display_name="15: read_mode_vert_flip" range="0x0000 0x0001"><detail>read_mode_vert_flip</detail></bitfield></reg>
		<reg  name="EXTRA_DELAY" addr="0x3042" space="MFR" span="2" confidential="Y" mask="0xFFFE" display_name="extra_delay" range="0x0000 0xFFFE"><detail>extra_delay</detail></reg>
		<reg  name="DARK_CONTROL" addr="0x3044" space="MFR" span="2" mask="0xFFC3" display_name="dark_control" range="0x0000 0xFFC3" default="0x0400"><detail>dark_control</detail>
			<bitfield  name="DARK_CONTROL_SHOW_MAC_ROWS" confidential="Y" mask="0x0001" display_name="0: dark_control_show_mac_rows" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_OVERSCAN_ROWS" mask="0x0002" display_name="1: dark_control_show_overscan_rows" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GEN_RRC_FLAG" confidential="Y" mask="0x0040" display_name="6: gen_rrc_flag" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DARK_CONTROL_DISABLE_BORDER_PADDING" mask="0x0080" display_name="7: dark_control_disable_border_padding" range="0x0000 0x0001"><detail>dark_control_disable_border_padding</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DARK_COLS" mask="0x0300" display_name="8-9: dark_control_show_dark_cols" range="0x0000 0x0003"><detail>dark_control_show_dark_cols</detail></bitfield>
			<bitfield  name="DARK_CONTROL_ROW_NOISE_CORRECTION_EN" mask="0x0400" display_name="10: dark_control_row_noise_correction_en" range="0x0000 0x0001"><detail>dark_control_row_noise_correction_en</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DARK_EXTRA_ROWS" mask="0x0800" display_name="11: dark_control_show_dark_extra_rows" range="0x0000 0x0001"><detail>dark_control_show_dark_extra_rows</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_ATR_ROWS" mask="0x1000" display_name="12: dark_control_show_atr_rows" range="0x0000 0x0001"><detail>dark_control_show_atr_rows</detail></bitfield>
			<bitfield  name="DARK_CONTROL_SHOW_DTR_ROWS" mask="0x2000" display_name="13: dark_control_show_dtr_rows" range="0x0000 0x0001"><detail>dark_control_show_dtr_rows</detail></bitfield></reg>
		<reg  name="FLASH" addr="0x3046" space="MFR" span="2" confidential="Y" mask="0x01BF" display_name="flash" range="0x0000 0x01BF"><detail>flash</detail>
			<bitfield  name="XENON_FRAMES_DELAY" confidential="Y" mask="0x0007" display_name="0-2: xenon_frames_delay" range="0x0000 0x0007"><detail>xenon_frames_delay</detail></bitfield>
			<bitfield  name="XENON_FRAMES_ENABLE" confidential="Y" mask="0x0038" display_name="3-5: xenon_frames_enable" range="0x0000 0x0007"><detail>xenon_frames_enable</detail></bitfield>
			<bitfield  name="INVERT_FLASH" confidential="Y" mask="0x0080" display_name="7: invert_flash" range="0x0000 0x0001"><detail>invert_flash</detail></bitfield>
			<bitfield  name="EN_FLASH" confidential="Y" mask="0x0100" display_name="8: en_flash" range="0x0000 0x0001"><detail>en_flash</detail></bitfield></reg>
		<reg  name="FLASH2" addr="0x3048" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="flash2" range="0x0000 0xFFFF" default="0x0100"><detail>flash2</detail></reg>
		<reg  name="OTPM_CONTROL" addr="0x304A" space="MFR" span="2" confidential="Y" mask="0x3F99" display_name="otpm_control" range="0x0000 0x3F99"><detail>otpm_control</detail>
			<bitfield  name="OTPM_CONTROL_AUTO_WR_START" confidential="Y" mask="0x0001" display_name="0: otpm_control_auto_wr_start" range="0x0000 0x0001"><detail>otpm_control_auto_wr_start</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_DISABLE_AUTO_READ" confidential="Y" mask="0x0008" display_name="3: otpm_control_disable_auto_read" range="0x0000 0x0001"><detail>otpm_control_disable_auto_read</detail></bitfield>
			<bitfield  name="OTPM_CONTROL_AUTO_RD_START" confidential="Y" mask="0x0010" display_name="4: otpm_control_auto_rd_start" range="0x0000 0x0001"><detail>otpm_control_auto_rd_start</detail></bitfield>
			<bitfield  name="AUTO_INVALIDATE" confidential="Y" mask="0x0080" display_name="7: auto_invalidate" range="0x0000 0x0001"><detail>auto_invalidate</detail></bitfield>
			<bitfield  name="AUTO_RD_NEXT_START" confidential="Y" mask="0x0100" display_name="8: auto_rd_next_start" range="0x0000 0x0001"><detail>auto_rd_next_start</detail></bitfield>
			<bitfield  name="SINGLE_RECORD_ONLY" confidential="Y" mask="0x0200" display_name="9: single_record_only" range="0x0000 0x0001"><detail>single_record_only</detail></bitfield>
			<bitfield  name="OTPM_ENABLE_STANDBY" confidential="Y" mask="0x0400" display_name="10: otpm_enable_standby" range="0x0000 0x0001"><detail>otpm_enable_standby</detail></bitfield>
			<bitfield  name="OTPM_USER_POWERDOWN" confidential="Y" mask="0x0800" display_name="11: otpm_user_powerdown" range="0x0000 0x0001"><detail>otpm_user_powerdown</detail></bitfield>
			<bitfield  name="OTPM_CLK_DIVBY2_ENABLE" confidential="Y" mask="0x1000" display_name="12: otpm_clk_divby2_enable" range="0x0000 0x0001"><detail>otpm_clk_divby2_enable</detail></bitfield>
			<bitfield  name="OTPM_CRC_START" confidential="Y" mask="0x2000" display_name="13: otpm_crc_start" range="0x0000 0x0001"><detail>otpm_crc_start</detail></bitfield></reg>
		<reg  name="OTPM_RECORD" addr="0x304C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_record" range="0x0000 0xFFFF" default="0x0200"><detail>otpm_record</detail>
			<bitfield  name="AUTO_LENGTH" confidential="Y" mask="0x00FF" display_name="0-7: auto_length" range="0x0000 0x00FF"><detail>auto_length</detail></bitfield>
			<bitfield  name="AUTO_TYPE" confidential="Y" mask="0xFF00" display_name="8-15: auto_type" range="0x0000 0x00FF"><detail>auto_type</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_CONTROL" addr="0x3050" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_manual_control" range="0x0000 0xFFFF"><detail>otpm_manual_control</detail>
			<bitfield  name="OTPM_MANUAL_SINGLE_WR_START" confidential="Y" mask="0x0001" display_name="0: otpm_manual_single_wr_start" range="0x0000 0x0001"><detail>otpm_manual_single_wr_start</detail></bitfield>
			<bitfield  name="OTPM_MANUAL_SINGLE_RD_START" confidential="Y" mask="0x0010" display_name="4: otpm_manual_single_rd_start" range="0x0000 0x0001"><detail>otpm_manual_single_rd_start</detail></bitfield>
			<bitfield  name="CACHE_CLEAR" confidential="Y" mask="0x0100" display_name="8: cache_clear" range="0x0000 0x0001"><detail>cache_clear</detail></bitfield></reg>
		<reg  name="OTPM_MANUAL_ADDR" addr="0x3052" space="MFR" span="2" confidential="Y" mask="0x03FF" display_name="otpm_manual_addr" range="0x0000 0x03FF"><detail>otpm_manual_addr</detail></reg>
		<reg  name="OTPM_EXPR" addr="0x3054" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_expr" range="0x0000 0xFFFF"><detail>otpm_expr</detail>
			<bitfield  name="OTPM_EXPR_BYPASS_RECORD" confidential="Y" mask="0x0100" display_name="8: otpm_expr_bypass_record" range="0x0000 0x0001"><detail>otpm_expr_bypass_record</detail></bitfield>
			<bitfield  name="OTPM_EXPR_ECC_BYPASS" confidential="Y" mask="0x0200" display_name="9: otpm_expr_ecc_bypass" range="0x0000 0x0001"><detail>otpm_expr_ecc_bypass</detail></bitfield>
			<bitfield  name="OTPM_EXPR_DISABLE_AUTO_RAM_LOAD" confidential="Y" mask="0x0400" display_name="10: otpm_expr_disable_auto_ram_load" range="0x0000 0x0001"><detail>otpm_expr_disable_auto_ram_load</detail></bitfield>
			<bitfield  name="OTPM_EXPR_TRIGGER_AUTO_RAM_LOAD" confidential="Y" mask="0x0800" display_name="11: otpm_expr_trigger_auto_ram_load" range="0x0000 0x0001"><detail>otpm_expr_trigger_auto_ram_load</detail></bitfield></reg>
		<reg  name="GREEN1_GAIN" addr="0x3056" space="MFR" span="2" mask="0x07FF" display_name="green1_gain" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t1</detail></reg>
		<reg  name="BLUE_GAIN" addr="0x3058" space="MFR" span="2" mask="0x07FF" display_name="blue_gain" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t1</detail></reg>
		<reg  name="RED_GAIN" addr="0x305A" space="MFR" span="2" mask="0x07FF" display_name="red_gain" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t1</detail></reg>
		<reg  name="GREEN2_GAIN" addr="0x305C" space="MFR" span="2" mask="0x07FF" display_name="green2_gain" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t1</detail></reg>
		<reg  name="GLOBAL_GAIN" addr="0x305E" space="MFR" span="2" mask="0x07FF" display_name="global_gain" range="0x0000 0x07FF" default="0x0080"><detail>Shortcut register to write all sixteen color gains at once.</detail></reg>
		<reg  name="GLOBAL_OPERATION" addr="0x3062" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="global_operation" range="0x0000 0x0FFF" default="0x0333"><detail>global_operation</detail>
			<bitfield  name="GR_ROWS_NR" confidential="Y" mask="0x000F" display_name="0-3: gr_rows_nr" range="0x0000 0x000F"><detail>gr_rows_nr</detail></bitfield>
			<bitfield  name="GRR_P1_ROWS_NR" confidential="Y" mask="0x00F0" display_name="4-7: grr_p1_rows_nr" range="0x0000 0x000F"><detail>grr_p1_rows_nr</detail></bitfield>
			<bitfield  name="GRR_P2_ROWS_NR" confidential="Y" mask="0x0F00" display_name="8-11: grr_p2_rows_nr" range="0x0000 0x000F"><detail>grr_p2_rows_nr</detail></bitfield></reg>
		<reg  name="SMIA_TEST" addr="0x3064" space="MFR" span="2" mask="0xE3F0" display_name="smia_test" range="0x0000 0xE3F0" default="0x0100"><detail>smia_test</detail>
			<bitfield  name="SMIA_TEST_STATS_ROW_START_GB" mask="0x0010" display_name="4: smia_test_stats_row_start_gb" range="0x0000 0x0001"><detail>smia_test_stats_row_start_Gb</detail></bitfield>
			<bitfield  name="SMIA_TEST_SCALER_PATTERN_TEST" confidential="Y" mask="0x0020" display_name="5: smia_test_scaler_pattern_test" range="0x0000 0x0001"><detail>smia_test_scaler_pattern_test</detail></bitfield>
			<bitfield  name="STATS_ALIGN" mask="0x0040" display_name="6: stats_align" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SMIA_TEST_EMBEDDED_STATS_EN" mask="0x0080" display_name="7: smia_test_embedded_stats_en" range="0x0000 0x0001"><detail>smia_test_embedded_stats_en</detail></bitfield>
			<bitfield  name="SMIA_TEST_EMBEDDED_DATA_EN" mask="0x0100" display_name="8: smia_test_embedded_data_en" range="0x0000 0x0001"><detail>smia_test_embedded_data_en</detail></bitfield>
			<bitfield  name="SMIA_TEST_PLL_BYPASS" mask="0x0200" display_name="9: smia_test_pll_bypass" range="0x0000 0x0001"><detail>smia_test_pll_bypass</detail></bitfield>
			<bitfield  name="FORCE_SYS_CORE_RDY" mask="0x2000" display_name="13: force_sys_core_rdy" range="0x0000 0x0001"><detail>force_sys_core_rdy</detail></bitfield>
			<bitfield  name="EMB_TP" confidential="Y" mask="0xC000" display_name="14-15: emb_tp" range="0x0000 0x0003"><detail>emb_tp</detail></bitfield></reg>
		<reg  name="CTX_WR_DATA_REG" addr="0x3066" space="MFR" span="2" mask="0xFFFF" display_name="ctx_wr_data_reg" range="0x0000 0xFFFF" rw="WO"><detail>ctx_wr_data_reg</detail></reg>
		<reg  name="DATAPATH_SELECT" addr="0x306E" space="MFR" span="2" mask="0xFFF3" display_name="datapath_select" range="0x0000 0xFFD3" default="0x9010"><detail>datapath_select</detail>
			<bitfield  name="SCALER_TRUE_BAYER" mask="0x0010" display_name="4: scaler_true_bayer" range="0x0000 0x0001"><detail>scaler_true_bayer</detail></bitfield>
			<bitfield  name="SCALER_WEIGHT2110" mask="0x0020" display_name="5: scaler_weight2110" range="0x0000 0x0001"><detail>scaler_weight2110</detail></bitfield>
			<bitfield  name="AE_HIST_LOG_BINS_ENABLE" mask="0x0080" display_name="7: ae_hist_log_bins_enable" range="0x0000 0x0001"><detail>ae_hist_log_bins_enable</detail></bitfield>
			<bitfield  name="DATAPATH_SELECT_UNUSED" confidential="Y" mask="0x0200" display_name="9: datapath_select_unused" range="0x0000 0x0001"><detail>hi_vcm</detail></bitfield></reg>
		<reg  name="TEST_PATTERN_MODE_" addr="0x3070" space="MFR" span="2" mask="0xFFFF" display_name="test_pattern_mode_" range="0x0000 0xFFFF"><detail>test_pattern_mode_</detail>
			<bitfield  name="MODE" mask="0x0007" display_name="0-2: mode" range="0x0000 0x0007"><detail>mode</detail></bitfield>
			<bitfield  name="WALKING_1_MODE" mask="0x0100" display_name="8: walking_1_mode" range="0x0000 0x0001"><detail>walking_1_mode</detail></bitfield></reg>
		<reg  name="TEST_DATA_RED_" addr="0x3072" space="MFR" span="2" mask="0x7FFF" display_name="test_data_red_" range="0x0000 0x7FFF"><detail>test_data_red_</detail></reg>
		<reg  name="TEST_DATA_GREENR_" addr="0x3074" space="MFR" span="2" mask="0x7FFF" display_name="test_data_greenr_" range="0x0000 0x7FFF"><detail>test_data_greenR_</detail></reg>
		<reg  name="TEST_DATA_BLUE_" addr="0x3076" space="MFR" span="2" mask="0x7FFF" display_name="test_data_blue_" range="0x0000 0x7FFF"><detail>test_data_blue_</detail></reg>
		<reg  name="TEST_DATA_GREENB_" addr="0x3078" space="MFR" span="2" mask="0x7FFF" display_name="test_data_greenb_" range="0x0000 0x7FFF"><detail>test_data_greenB_</detail></reg>
		<reg  name="TEST_RAW_MODE" addr="0x307A" space="MFR" span="2" mask="0xFFFF" display_name="test_raw_mode" range="0x0000 0xFFFF"><detail>test_raw_mode</detail>
			<bitfield  name="RAW_DATA" mask="0x0001" display_name="0: raw_data" range="0x0000 0x0001"><detail>raw_data</detail></bitfield>
			<bitfield  name="TEST_PATTERN_OVERRIDE" mask="0x0002" display_name="1: test_pattern_override" range="0x0000 0x0001"><detail>test_pattern_override</detail></bitfield></reg>
		<reg  name="OPERATION_MODE_CTRL" addr="0x3082" space="MFR" span="2" mask="0xFDFF" display_name="operation_mode_ctrl" range="0x0000 0xFDFF" default="0x0004"><detail>operation_mode_ctrl</detail>
			<bitfield  name="OPERATION_MODE_CTRL_SEQUENCE_CODE" mask="0x0003" display_name="0-1: operation_mode_ctrl_sequence_code" range="0x0000 0x0003"><detail>Should always 00b.</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_NUM_EXP" mask="0x000C" display_name="2-3: operation_mode_ctrl_num_exp" range="0x0000 0x0003"><detail>operation_mode_ctrl_num_exp</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_LIM_MODE" mask="0x0010" display_name="4: operation_mode_ctrl_lim_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_lim_mode</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_TXLATCH_MODE" confidential="Y" mask="0x0400" display_name="10: operation_mode_ctrl_txlatch_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_txlatch_mode</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_GLOBAL_SHUTTER_MODE" confidential="Y" mask="0x0800" display_name="11: operation_mode_ctrl_global_shutter_mode" range="0x0000 0x0001"><detail>operation_mode_ctrl_global_shutter_mode</detail></bitfield></reg>
		<reg  name="OPERATION_MODE_CTRL_CB" addr="0x3084" space="MFR" span="2" mask="0xFCFF" display_name="operation_mode_ctrl_cb" range="0x0000 0xFCFF" default="0x0004"><detail>operation_mode_ctrl_CB</detail>
			<bitfield  name="OPERATION_MODE_CTRL_SEQUENCE_CODE_CB" mask="0x0003" display_name="0-1: operation_mode_ctrl_sequence_code_cb" range="0x0000 0x0003"><detail>Should always 00b.</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_NUM_EXP_CB" mask="0x000C" display_name="2-3: operation_mode_ctrl_num_exp_cb" range="0x0000 0x0003"><detail>operation_mode_ctrl_num_exp_CB</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_TXLATCH_MODE_CB" confidential="Y" mask="0x0400" display_name="10: operation_mode_ctrl_txlatch_mode_cb" range="0x0000 0x0001"><detail>operation_mode_ctrl_txlatch_mode_CB</detail></bitfield>
			<bitfield  name="OPERATION_MODE_CTRL_GLOBAL_SHUTTER_MODE_CB" confidential="Y" mask="0x0800" display_name="11: operation_mode_ctrl_global_shutter_mode_cb" range="0x0000 0x0001"><detail>operation_mode_ctrl_global_shutter_mode_CB</detail></bitfield></reg>
		<reg  name="PARK_ROW_ADDR" addr="0x3086" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="park_row_addr" range="0x0000 0x0FFF" default="0x0A00"><detail>park_row_addr for ES1</detail></reg>
		<reg  name="X_ADDR_START_CB" addr="0x308A" space="MFR" span="2" mask="0x1FFF" display_name="x_addr_start_cb" range="0x0000 0x1FFF"><detail>x_addr_start_CB</detail></reg>
		<reg  name="Y_ADDR_START_CB" addr="0x308C" space="MFR" span="2" mask="0x0FFF" display_name="y_addr_start_cb" range="0x0000 0x0FFF"><detail>y_addr_start_CB</detail></reg>
		<reg  name="X_ADDR_END_CB" addr="0x308E" space="MFR" span="2" mask="0x1FFF" display_name="x_addr_end_cb" range="0x0000 0x1FFF" default="0x0F07"><detail>x_addr_end_CB</detail></reg>
		<reg  name="Y_ADDR_END_CB" addr="0x3090" space="MFR" span="2" mask="0x0FFF" display_name="y_addr_end_cb" range="0x0000 0x0FFF" default="0x0877"><detail>y_addr_end_CB</detail></reg>
		<reg  name="ROW_NOISE_CONTROL" addr="0x3092" space="MFR" span="2" confidential="Y" mask="0x4FBF" display_name="row_noise_control" range="0x0000 0x4FBF" default="0x0024"><detail>row_noise_control</detail>
			<bitfield  name="RNC_REF_PIXELS_FILTER_MAX" confidential="Y" mask="0x0007" display_name="0-2: rnc_ref_pixels_filter_max" range="0x0000 0x0007"><detail>rnc_ref_pixels_filter_max</detail></bitfield>
			<bitfield  name="RNC_REF_PIXELS_FILTER_MIN" confidential="Y" mask="0x0038" display_name="3-5: rnc_ref_pixels_filter_min" range="0x0000 0x0007"><detail>rnc_ref_pixels_filter_min</detail></bitfield>
			<bitfield  name="EN_DITHER_ROUNDING" confidential="Y" mask="0x0080" display_name="7: en_dither_rounding" range="0x0000 0x0001"><detail>en_dither_rounding</detail></bitfield></reg>
		<reg  name="ROW_NOISE_ADJUST_TOP" addr="0x3096" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_adjust_top" range="0x0000 0xFFFF" default="0x0080"><detail>row_noise_adjust_top</detail>
			<bitfield  name="ROW_NOISE_ADJUST_TOP_GAIN" confidential="Y" mask="0x00FF" display_name="0-7: row_noise_adjust_top_gain" range="0x0000 0x00FF"><detail>row_noise_adjust_top_gain</detail></bitfield>
			<bitfield  name="ROW_NOISE_ADJUST_TOP_OFFSET" confidential="Y" mask="0xFF00" display_name="8-15: row_noise_adjust_top_offset" range="0x0080 0x007F" datatype="signed"><detail>row_noise_adjust_top_offset</detail></bitfield></reg>
		<reg  name="RESET_LPF_REGISTER" addr="0x309C" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="reset_lpf_register" range="0x0000 0x003F" default="0x0020"><detail>reset_lpf_register</detail></reg>
		<reg  name="X_EVEN_INC_" addr="0x30A0" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="x_even_inc_" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>x_even_inc_</detail></reg>
		<reg  name="X_ODD_INC_" addr="0x30A2" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="x_odd_inc_" range="0x0000 0x0007" default="0x0001"><detail>x_odd_inc_</detail></reg>
		<reg  name="Y_EVEN_INC_" addr="0x30A4" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="y_even_inc_" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>y_even_inc_</detail></reg>
		<reg  name="Y_ODD_INC_" addr="0x30A6" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="y_odd_inc_" range="0x0000 0x0007" default="0x0001"><detail>y_odd_inc_</detail></reg>
		<reg  name="Y_ODD_INC_CB" addr="0x30A8" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="y_odd_inc_cb" range="0x0000 0x0007" default="0x0001"><detail>y_odd_inc_CB</detail></reg>
		<reg  name="FRAME_LENGTH_LINES_CB" addr="0x30AA" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines_cb" range="0x0000 0xFFFF" default="0x04B8"><detail>frame_length_lines_CB</detail></reg>
		<reg  name="X_ODD_INC_CB" addr="0x30AE" space="MFR" span="2" confidential="Y" mask="0x0007" display_name="x_odd_inc_cb" range="0x0000 0x0007" default="0x0001"><detail>x_odd_inc_CB</detail></reg>
		<reg  name="DIGITAL_TEST" addr="0x30B0" space="MFR" span="2" mask="0x6FFE" display_name="digital_test" range="0x0000 0x6FFE" default="0x0800"><detail>digital_test</detail>
			<bitfield  name="PLL_SINGLE_CLOCK_MODE" confidential="Y" mask="0x0002" display_name="1: pll_single_clock_mode" range="0x0000 0x0001"><detail>pll_single_clock_mode</detail></bitfield>
			<bitfield  name="AUTO_DB_BUFFER_GROUP" confidential="Y" mask="0x0004" display_name="2: auto_db_buffer_group" range="0x0000 0x0001"><detail>auto_db_buffer_group</detail></bitfield>
			<bitfield  name="NO_DB_OVERLAP_RD_WR" confidential="Y" mask="0x0008" display_name="3: no_db_overlap_rd_wr" range="0x0000 0x0001"><detail>no_db_overlap_rd_wr</detail></bitfield>
			<bitfield  name="EMBEDDED_HISPI_CRC" confidential="Y" mask="0x0010" display_name="4: embedded_hispi_crc" range="0x0000 0x0001"><detail>embedded_hispi_crc</detail></bitfield>
			<bitfield  name="NO_SH_JUMP_LIMIT" confidential="Y" mask="0x0020" display_name="5: no_sh_jump_limit" range="0x0000 0x0001"><detail>no_sh_jump_limit</detail></bitfield>
			<bitfield  name="UPDATE_FLL_SH_JUMP" confidential="Y" mask="0x0040" display_name="6: update_fll_sh_jump" range="0x0000 0x0001"><detail>update_fll_sh_jump</detail></bitfield>
			<bitfield  name="T1_DIGITAL_GAIN_REG_EN" mask="0x0080" display_name="7: t1_digital_gain_reg_en" range="0x0000 0x0001"><detail>t1_digital_gain_reg_en</detail></bitfield>
			<bitfield  name="FORCE_RST_0" confidential="Y" mask="0x0200" display_name="9: force_rst_0" range="0x0000 0x0001"><detail>force sample RST to 0</detail></bitfield>
			<bitfield  name="FORCE_TX_LOW" confidential="Y" mask="0x0400" display_name="10: force_tx_low" range="0x0000 0x0001"><detail>force_tx_low</detail></bitfield>
			<bitfield  name="ENABLE_SUBROW_PAIR_RESET" confidential="Y" mask="0x0800" display_name="11: enable_subrow_pair_reset" range="0x0000 0x0001"><detail>enable_subrow_pair_reset</detail></bitfield>
			<bitfield  name="CONTEXT_B" mask="0x2000" display_name="13: context_b" range="0x0000 0x0001"><detail>context_b</detail></bitfield>
			<bitfield  name="PLL_COMPLETE_BYPASS" mask="0x4000" display_name="14: pll_complete_bypass" range="0x0000 0x0001"><detail>pll_complete_bypass</detail></bitfield></reg>
		<reg  name="TEMPSENS1_CTRL_REG" addr="0x30B8" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_ctrl_reg" range="0x0000 0xFFFF"><detail>tempsens1_ctrl_reg</detail>
			<bitfield  name="TEMP1_POWER_ON" mask="0x0001" display_name="0: temp1_power_on" range="0x0000 0x0001"><detail>temp1_power_on</detail></bitfield>
			<bitfield  name="TEMP1_START_CONV_STRM" mask="0x0002" display_name="1: temp1_start_conv_strm" range="0x0000 0x0001"><detail>temp1_start_conv_strm</detail></bitfield>
			<bitfield  name="TEMP1_START_CONV_STBY" mask="0x0004" display_name="2: temp1_start_conv_stby" range="0x0000 0x0001"><detail>temp1_start_conv_stby</detail></bitfield>
			<bitfield  name="TEMP1_CLEAR_VALUE" mask="0x0008" display_name="3: temp1_clear_value" range="0x0000 0x0001"><detail>temp1_clear_value</detail></bitfield>
			<bitfield  name="TEMP1_YELLOW_FLAG_EN" mask="0x0010" display_name="4: temp1_yellow_flag_en" range="0x0000 0x0001"><detail>temp1_yellow_flag_en</detail></bitfield>
			<bitfield  name="TEMP1_RED_FLAG_EN" mask="0x0020" display_name="5: temp1_red_flag_en" range="0x0000 0x0001"><detail>temp1_red_flag_en</detail></bitfield>
			<bitfield  name="RETRIGGER1_THRSHOLD" mask="0xFFC0" display_name="6-15: retrigger1_thrshold" range="0x0000 0x03FF"><detail>retrigger1_thrshold</detail></bitfield></reg>
		<reg  name="DIGITAL_CTRL" addr="0x30BA" space="MFR" span="2" mask="0xFF33" display_name="digital_ctrl" range="0x0000 0xFF33" default="0x1101"><detail>digital_ctrl</detail>
			<bitfield  name="NUM_EXP_MAX" mask="0x0003" display_name="0-1: num_exp_max" range="0x0000 0x0003"><detail>num_exp_max</detail></bitfield>
			<bitfield  name="DECOMP_DITHER_EN" confidential="Y" mask="0x0010" display_name="4: decomp_dither_en" range="0x0000 0x0001"><detail>decomp_dither_en</detail></bitfield>
			<bitfield  name="DITHER_ENABLE" confidential="Y" mask="0x0020" display_name="5: dither_enable" range="0x0000 0x0001"><detail>dither_enable</detail></bitfield>
			<bitfield  name="SET_PARK_ROW" confidential="Y" mask="0x0100" display_name="8: set_park_row" range="0x0000 0x0001"><detail>set_park_row</detail></bitfield>
			<bitfield  name="CONT_RD_POWRON" confidential="Y" mask="0x0200" display_name="9: cont_rd_powron" range="0x0000 0x0001"><detail>cont_rd_powron</detail></bitfield>
			<bitfield  name="CONT_MEM_CLK" confidential="Y" mask="0x0400" display_name="10: cont_mem_clk" range="0x0000 0x0001"><detail>cont_mem_clk</detail></bitfield>
			<bitfield  name="ANA_DTEST" confidential="Y" mask="0x1000" display_name="12: ana_dtest" range="0x0000 0x0001"><detail>ana_dtest</detail></bitfield>
			<bitfield  name="ANA_DTEST_OVR" confidential="Y" mask="0x2000" display_name="13: ana_dtest_ovr" range="0x0000 0x0001"><detail>ana_dtest_ovr</detail></bitfield>
			<bitfield  name="EXTRA_DELAY_DIST" confidential="Y" mask="0x8000" display_name="15: extra_delay_dist" range="0x0000 0x0001"><detail>extra_delay_dist</detail></bitfield></reg>
		<reg  name="GREEN1_GAIN_CB" addr="0x30BC" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_CB</detail></reg>
		<reg  name="BLUE_GAIN_CB" addr="0x30BE" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_CB</detail></reg>
		<reg  name="RED_GAIN_CB" addr="0x30C0" space="MFR" span="2" mask="0x07FF" display_name="red_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_CB</detail></reg>
		<reg  name="GREEN2_GAIN_CB" addr="0x30C2" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_CB</detail></reg>
		<reg  name="GLOBAL_GAIN_CB" addr="0x30C4" space="MFR" span="2" mask="0x07FF" display_name="global_gain_cb" range="0x0000 0x07FF" default="0x0080"><detail>Shortcut register for to write all sixteen context B color gains at once.</detail></reg>
		<reg  name="TEMPSENS1_CALIB1" addr="0x30CA" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_calib1" range="0x0000 0xFFFF"><detail>tempsens1_calib1</detail></reg>
		<reg  name="TEMPSENS1_CALIB2" addr="0x30CC" space="MFR" span="2" mask="0xFFFF" display_name="tempsens1_calib2" range="0x0000 0xFFFF"><detail>tempsens1_calib2</detail></reg>
		<reg  name="GRR_CONTROL1" addr="0x30CE" space="MFR" span="2" confidential="Y" mask="0x01F7" display_name="grr_control1" range="0x0000 0x01F7"><detail>grr_control1</detail>
			<bitfield  name="GRR_MODE" confidential="Y" mask="0x0001" display_name="0: grr_mode" range="0x0000 0x0001"><detail>grr_mode</detail></bitfield>
			<bitfield  name="LINE_SYNC_MODE" confidential="Y" mask="0x0002" display_name="1: line_sync_mode" range="0x0000 0x0001" rw="WO"><detail>line_sync_mode</detail></bitfield>
			<bitfield  name="EXT_SHUT_PULSED" confidential="Y" mask="0x0004" display_name="2: ext_shut_pulsed" range="0x0000 0x0001"><detail>ext_shut_pulsed</detail></bitfield>
			<bitfield  name="SLAVE_MODE" confidential="Y" mask="0x0010" display_name="4: slave_mode" range="0x0000 0x0001"><detail>slave_mode</detail></bitfield>
			<bitfield  name="FRAME_START_MODE" confidential="Y" mask="0x0020" display_name="5: frame_start_mode" range="0x0000 0x0001"><detail>frame_start_mode</detail></bitfield>
			<bitfield  name="SHUTTER_DISABLE" confidential="Y" mask="0x0040" display_name="6: shutter_disable" range="0x0000 0x0001"><detail>shutter_disable</detail></bitfield>
			<bitfield  name="SHUTTER_ALWAYS_OPEN" confidential="Y" mask="0x0080" display_name="7: shutter_always_open" range="0x0000 0x0001"><detail>shutter_always_open</detail></bitfield>
			<bitfield  name="SLAVE_SH_SYNC_MODE" confidential="Y" mask="0x0100" display_name="8: slave_sh_sync_mode" range="0x0000 0x0001"><detail>slave_sh_sync_mode</detail></bitfield></reg>
		<reg  name="GRR_CONTROL2" addr="0x30D0" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="grr_control2" range="0x0000 0x00FF" default="0x0005"><detail>grr_control2</detail>
			<bitfield  name="GR_DELAY" confidential="Y" mask="0x00FF" display_name="0-7: gr_delay" range="0x0000 0x00FF"><detail>gr_delay</detail></bitfield></reg>
		<reg  name="GRR_CONTROL3" addr="0x30D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="grr_control3" range="0x0000 0xFFFF" default="0x0004"><detail>grr_control3</detail>
			<bitfield  name="EXT_SHUT_PULSE_WIDTH" confidential="Y" mask="0xFFFF" display_name="0-15: ext_shut_pulse_width" range="0x0000 0xFFFF"><detail>ext_shut_pulse_width</detail></bitfield></reg>
		<reg  name="GRR_CONTROL4" addr="0x30DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="grr_control4" range="0x0000 0xFFFF" default="0x000A"><detail>grr_control4</detail>
			<bitfield  name="EXT_SHUT_DELAY" confidential="Y" mask="0xFFFF" display_name="0-15: ext_shut_delay" range="0x0000 0xFFFF"><detail>ext_shut_delay</detail></bitfield></reg>
		<reg  name="TRIGGER_DELAY" addr="0x30DC" space="MFR" span="2" mask="0xFFFF" display_name="trigger_delay" range="0x0000 0xFFFF" default="0x0020"><detail>trigger_delay</detail>
			<bitfield  name="TRIGGER_DELAY_TRIGGER_DELAY_MODE" mask="0x0001" display_name="0: trigger_delay_trigger_delay_mode" range="0x0000 0x0001"><detail>trigger_delay_trigger_delay_mode</detail></bitfield>
			<bitfield  name="TRIGGER_DELAY_TRIGGER_DELAY" mask="0xFFFE" display_name="1-15: trigger_delay_trigger_delay" range="0x0000 0x7FFF"><detail>trigger_delay_trigger_delay</detail></bitfield></reg>
		<reg  name="NOISE_PEDESTAL" addr="0x30FE" space="MFR" span="2" confidential="Y" mask="0x8FFF" display_name="noise_pedestal" range="0x0000 0x8FFF" default="0x0040"><detail>noise_pedestal</detail>
			<bitfield  name="NOISE_PEDESTAL_LEVEL" confidential="Y" mask="0x0FFF" display_name="0-11: noise_pedestal_level" range="0x0000 0x0FFF"><detail>noise_pedestal_level</detail></bitfield>
			<bitfield  name="NOISE_PEDESTAL_ATR" confidential="Y" mask="0x8000" display_name="15: noise_pedestal_atr" range="0x0000 0x0001"><detail>noise_pedestal_atr</detail></bitfield></reg>
		<reg  name="DLO_CONTROL0" addr="0x3100" space="MFR" span="2" mask="0xEF01" display_name="dlo_control0" range="0x0000 0xEF01"><detail>dlo_control0</detail>
			<bitfield  name="NCC_ENABLE" mask="0x0001" display_name="0: ncc_enable" range="0x0000 0x0001"><detail>ncc_enable</detail></bitfield>
			<bitfield  name="DLO_BARRIER_DITHER_SELECT" mask="0x0300" display_name="8-9: dlo_barrier_dither_select" range="0x0000 0x0003"><detail>barrier dither select</detail></bitfield>
			<bitfield  name="DLO_BARRIER_DITHER_SPAN" mask="0x0C00" display_name="10-11: dlo_barrier_dither_span" range="0x0000 0x0003"><detail>barrier dither span</detail></bitfield>
			<bitfield  name="NOISE_DLO_DIS_PER_EXP" mask="0x2000" display_name="13: noise_dlo_dis_per_exp" range="0x0000 0x0001"><detail>noise_dlo_dis_per_exp</detail></bitfield>
			<bitfield  name="NOISE_FILTER_DLO_EN" mask="0x4000" display_name="14: noise_filter_dlo_en" range="0x0000 0x0001"><detail>noise_filter_dlo_en</detail></bitfield>
			<bitfield  name="NOISE_FILTER_DLO_QUAD" mask="0x8000" display_name="15: noise_filter_dlo_quad" range="0x0000 0x0001"><detail>noise_filter_dlo_quad</detail></bitfield></reg>
		<reg  name="DLO_CONTROL1" addr="0x3102" space="MFR" span="2" mask="0xFFFF" display_name="dlo_control1" range="0x0000 0xFFFF" default="0x5040"><detail>dlo_control1</detail>
			<bitfield  name="S2_DLO_THRESHOLD_T2" mask="0x0FFF" display_name="0-11: s2_dlo_threshold_t2" range="0x0000 0x0FFF"><detail>s2_dlo_threshold_t2</detail></bitfield>
			<bitfield  name="S12_DLO_RANGE_T2" mask="0xF000" display_name="12-15: s12_dlo_range_t2" range="0x0000 0x000F"><detail>s12_dlo_range_t2</detail></bitfield></reg>
		<reg  name="DLO_CONTROL2" addr="0x3104" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dlo_control2" range="0x0000 0xFFFF" default="0x5040"><detail>dlo_control2</detail>
			<bitfield  name="S2_DLO_THRESHOLD_T3" confidential="Y" mask="0x0FFF" display_name="0-11: s2_dlo_threshold_t3" range="0x0000 0x0FFF"><detail>s2_dlo_threshold_t3</detail></bitfield>
			<bitfield  name="S12_DLO_RANGE_T3" confidential="Y" mask="0xF000" display_name="12-15: s12_dlo_range_t3" range="0x0000 0x000F"><detail>s12_dlo_range_t3</detail></bitfield></reg>
		<reg  name="DLO_CONTROL3" addr="0x3106" space="MFR" span="2" mask="0xFFFF" display_name="dlo_control3" range="0x0000 0xFFFF" default="0x5040"><detail>dlo_control3</detail>
			<bitfield  name="S2_DLO_THRESHOLD_T4" mask="0x0FFF" display_name="0-11: s2_dlo_threshold_t4" range="0x0000 0x0FFF"><detail>s2_dlo_threshold_t4</detail></bitfield>
			<bitfield  name="S12_DLO_RANGE_T4" mask="0xF000" display_name="12-15: s12_dlo_range_t4" range="0x0000 0x000F"><detail>s12_dlo_range_t4</detail></bitfield></reg>
		<reg  name="DLO_CONTROL4" addr="0x3108" space="MFR" span="2" mask="0x0FFF" display_name="dlo_control4" range="0x0000 0x0FFF" default="0x0BB8"><detail>dlo_control4</detail>
			<bitfield  name="NOISE_DLO_DIS_THRESHOLD" mask="0x0FFF" display_name="0-11: noise_dlo_dis_threshold" range="0x0000 0x0FFF"><detail>noise_dlo_dis_threshold</detail></bitfield></reg>
		<reg  name="DLO_CONTROL5" addr="0x310A" space="MFR" span="2" mask="0x0FFF" display_name="dlo_control5" range="0x0000 0x0FFF" default="0x0BB8"><detail>dlo_control5</detail>
			<bitfield  name="NOISE_DLO_DIS_THRESHOLD_T2" mask="0x0FFF" display_name="0-11: noise_dlo_dis_threshold_t2" range="0x0000 0x0FFF"><detail>noise_dlo_dis_threshold_t2</detail></bitfield></reg>
		<reg  name="DLO_CONTROL6" addr="0x310C" space="MFR" span="2" mask="0x0FFF" display_name="dlo_control6" range="0x0000 0x0FFF" default="0x0BB8"><detail>dlo_control6</detail>
			<bitfield  name="NOISE_DLO_DIS_THRESHOLD_T3" mask="0x0FFF" display_name="0-11: noise_dlo_dis_threshold_t3" range="0x0000 0x0FFF"><detail>noise_dlo_dis_threshold_t3</detail></bitfield></reg>
		<reg  name="HDR_CONTROL0" addr="0x3110" space="MFR" span="2" mask="0xFF11" display_name="hdr_control0" range="0x0000 0xFF11" default="0x0001"><detail>hdr_control0</detail>
			<bitfield  name="PIXEL_WIDTH_ENABLE" confidential="Y" mask="0x0001" display_name="0: pixel_width_enable" range="0x0000 0x0001"><detail>pixel_width_enable</detail></bitfield>
			<bitfield  name="PRE_HDR_GAIN_ENABLE" mask="0x0010" display_name="4: pre_hdr_gain_enable" range="0x0000 0x0001"><detail>pre_hdr_gain_enable</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB" mask="0x0700" display_name="8-10: bypass_pix_comb" range="0x0000 0x0007"><detail>bypass_pix_comb</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB_CB" mask="0x7000" display_name="12-14: bypass_pix_comb_cb" range="0x0000 0x0007"><detail>bypass_pix_comb_cb</detail></bitfield></reg>
		<reg  name="HDR_CONTROL1" addr="0x3112" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hdr_control1" range="0x0000 0xFFFF" default="0x7FE7"><detail>hdr_control1</detail>
			<bitfield  name="BYPASS_PIX_COMB_RRC" confidential="Y" mask="0x0007" display_name="0-2: bypass_pix_comb_rrc" range="0x0000 0x0007"><detail>bypass_pix_comb_rrc</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB_OB" confidential="Y" mask="0x0038" display_name="3-5: bypass_pix_comb_ob" range="0x0000 0x0007"><detail>bypass_pix_comb_ob</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB_RNC" confidential="Y" mask="0x01C0" display_name="6-8: bypass_pix_comb_rnc" range="0x0000 0x0007"><detail>bypass_pix_comb_rnc</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB_DTR" confidential="Y" mask="0x0E00" display_name="9-11: bypass_pix_comb_dtr" range="0x0000 0x0007"><detail>bypass_pix_comb_dtr</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB_ATR" confidential="Y" mask="0x7000" display_name="12-14: bypass_pix_comb_atr" range="0x0000 0x0007"><detail>bypass_pix_comb_atr</detail></bitfield></reg>
		<reg  name="HDR_CONTROL2" addr="0x3114" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hdr_control2" range="0x0000 0xFFFF"><detail>hdr_control2</detail>
			<bitfield  name="DTR_GAIN1" confidential="Y" mask="0x001F" display_name="0-4: dtr_gain1" range="0x0000 0x001F"><detail>dtr_gain1</detail></bitfield>
			<bitfield  name="DTR_GAIN2" confidential="Y" mask="0x03E0" display_name="5-9: dtr_gain2" range="0x0000 0x001F"><detail>dtr_gain2</detail></bitfield>
			<bitfield  name="DTR_GAIN3" confidential="Y" mask="0x7C00" display_name="10-14: dtr_gain3" range="0x0000 0x001F"><detail>dtr_gain3</detail></bitfield>
			<bitfield  name="DTR_USE" confidential="Y" mask="0x8000" display_name="15: dtr_use" range="0x0000 0x0001"><detail>dtr_use</detail></bitfield></reg>
		<reg  name="OTPM_DATA_MANUAL_L" addr="0x313A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_manual_l" range="0x0000 0xFFFF"><detail>otpm_data_manual_l</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_H" addr="0x313C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_manual_h" range="0x0000 0xFFFF"><detail>otpm_data_manual_h</detail></reg>
		<reg  name="OTPM_DATA_MANUAL_EXTRA" addr="0x313E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_manual_extra" range="0x0000 0xFFFF"><detail>otpm_data_manual_extra</detail></reg>
		<reg  name="AE_ROI_X_START_OFFSET" addr="0x3140" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi_x_start_offset" range="0x0000 0x1FFE"><detail>ae_roi_x_start_offset</detail></reg>
		<reg  name="AE_ROI_Y_START_OFFSET" addr="0x3142" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi_y_start_offset" range="0x0000 0x0FFE"><detail>ae_roi_y_start_offset</detail></reg>
		<reg  name="AE_ROI_X_SIZE" addr="0x3144" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi_x_size" range="0x0000 0x1FFE" default="0x0804"><detail>ae_roi_x_size</detail></reg>
		<reg  name="AE_ROI_Y_SIZE" addr="0x3146" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi_y_size" range="0x0000 0x0FFE" default="0x0614"><detail>ae_roi_y_size</detail></reg>
		<reg  name="AE_HIST_BEGIN_PERC" addr="0x3148" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist_begin_perc</detail></reg>
		<reg  name="AE_HIST_END_PERC" addr="0x314A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist_end_perc</detail></reg>
		<reg  name="AE_HIST_DIV" addr="0x314C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_div" range="0x0000 0xFFFF" default="0x0100"><detail>ae_hist_div</detail></reg>
		<reg  name="AE_NORM_WIDTH_MIN" addr="0x314E" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm_width_min</detail></reg>
		<reg  name="DELTA_DK_CONTROL" addr="0x3180" space="MFR" span="2" confidential="Y" mask="0x10F7" display_name="delta_dk_control" range="0x0000 0x1027" default="0x0020"><detail>delta_dk_control</detail>
			<bitfield  name="DBLC_DITHER_EN" confidential="Y" mask="0x0001" display_name="0: dblc_dither_en" range="0x0000 0x0001"><detail>dblc_dither_en</detail></bitfield>
			<bitfield  name="DBLC_DITHER_SCALE" confidential="Y" mask="0x0006" display_name="1-2: dblc_dither_scale" range="0x0000 0x0003"><detail>dblc_dither_scale</detail></bitfield>
			<bitfield  name="DELTA_DK_ROWS" confidential="Y" mask="0x00F0" display_name="4-7: delta_dk_rows" range="0x0000 0x0002"><detail>delta_dk_rows</detail></bitfield></reg>
		<reg  name="DATA_FORMAT_BITS" addr="0x31AC" space="MFR" span="2" mask="0x9F1F" display_name="data_format_bits" range="0x0000 0x9F1F" default="0x140C"><detail>data_format_bits</detail>
			<bitfield  name="DATA_FORMAT_OUTPUT" mask="0x001F" display_name="0-4: data_format_output" range="0x0000 0x001F"><detail>data_format_output</detail></bitfield>
			<bitfield  name="DATA_FORMAT_RAW" mask="0x1F00" display_name="8-12: data_format_raw" range="0x0000 0x001F"><detail>data_format_raw</detail></bitfield></reg>
		<reg  name="SERIAL_FORMAT" addr="0x31AE" space="MFR" span="2" mask="0x0307" display_name="serial_format" range="0x0000 0x0307" default="0x0204"><detail>serial_format</detail>
			<bitfield  name="SERIAL_FORMAT_LANES" mask="0x0007" display_name="0-2: serial_format_lanes" range="0x0000 0x0007"><detail>serial_format_lanes</detail></bitfield>
			<bitfield  name="SERIAL_FORMAT_TYPE" mask="0x0300" display_name="8-9: serial_format_type" range="0x0000 0x0003"><detail>serial_format_type</detail></bitfield></reg>
		<reg  name="FRAME_PREAMBLE" addr="0x31B0" space="MFR" span="2" mask="0x00FF" display_name="frame_preamble" range="0x0000 0x00FF" default="0x0053"><detail>frame_preamble</detail></reg>
		<reg  name="LINE_PREAMBLE" addr="0x31B2" space="MFR" span="2" mask="0x00FF" display_name="line_preamble" range="0x0000 0x00FF" default="0x003B"><detail>line_preamble</detail></reg>
		<reg  name="MIPI_TIMING_0" addr="0x31B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_timing_0" range="0x0000 0xFFFF" default="0x630C"><detail>mipi_timing_0</detail>
			<bitfield  name="T_CLK_TRAIL" confidential="Y" mask="0x001F" display_name="0-4: t_clk_trail" range="0x0000 0x001F"><detail>t_clk_trail</detail></bitfield>
			<bitfield  name="MIPI_TIMING_0_RESERVED_5" confidential="Y" mask="0x0020" display_name="5: mipi_timing_0_reserved_5" range="0x0000 0x001F"><detail>junk</detail></bitfield>
			<bitfield  name="T_HS_TRAIL" confidential="Y" mask="0x07C0" display_name="6-10: t_hs_trail" range="0x0000 0x001F"><detail>t_hs_trail</detail></bitfield>
			<bitfield  name="MIPI_TIMING_0_RESERVED_11" confidential="Y" mask="0x0800" display_name="11: mipi_timing_0_reserved_11" range="0x0000 0x001F"><detail>junk</detail></bitfield>
			<bitfield  name="T_HS_PREPARE" confidential="Y" mask="0xF000" display_name="12-15: t_hs_prepare" range="0x0000 0x000F"><detail>t_hs_prepare</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_1" addr="0x31B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_timing_1" range="0x0000 0xFFFF" default="0x540F"><detail>mipi_timing_1</detail>
			<bitfield  name="T_HS_ZERO" confidential="Y" mask="0x003F" display_name="0-5: t_hs_zero" range="0x0000 0x003F"><detail>t_hs_zero</detail></bitfield>
			<bitfield  name="T_HS_EXIT" confidential="Y" mask="0x0FC0" display_name="6-11: t_hs_exit" range="0x0000 0x003F"><detail>t_hs_exit</detail></bitfield>
			<bitfield  name="T_CLK_PREPARE" confidential="Y" mask="0xF000" display_name="12-15: t_clk_prepare" range="0x0000 0x000F"><detail>t_clk_prepare</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_2" addr="0x31B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_timing_2" range="0x0000 0xFFFF" default="0x4050"><detail>mipi_timing_2</detail>
			<bitfield  name="T_CLK_POST" confidential="Y" mask="0x003F" display_name="0-5: t_clk_post" range="0x0000 0x003F"><detail>t_clk_post</detail></bitfield>
			<bitfield  name="T_CLK_PRE" confidential="Y" mask="0x0FC0" display_name="6-11: t_clk_pre" range="0x0000 0x003F"><detail>t_clk_pre</detail></bitfield>
			<bitfield  name="T_BGAP" confidential="Y" mask="0xF000" display_name="12-15: t_bgap" range="0x0000 0x000F"><detail>t_bgap</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_3" addr="0x31BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_timing_3" range="0x0000 0xFFFF" default="0x0407"><detail>mipi_timing_3</detail>
			<bitfield  name="T_WAKE_UP" confidential="Y" mask="0x007F" display_name="0-6: t_wake_up" range="0x0000 0x007F"><detail>t_wake_up</detail></bitfield>
			<bitfield  name="T_LPX" confidential="Y" mask="0x1F80" display_name="7-12: t_lpx" range="0x0000 0x003F"><detail>t_lpx</detail></bitfield>
			<bitfield  name="MIPI_TIMING_3_RESERVED" confidential="Y" mask="0x2000" display_name="13: mipi_timing_3_reserved" range="0x0000 0x0001"><detail>mipi_timing_3_reserved</detail></bitfield>
			<bitfield  name="T_BGAP_MSB" confidential="Y" mask="0xC000" display_name="14-15: t_bgap_msb" range="0x0000 0x0003"><detail>t_bgap_msb</detail></bitfield></reg>
		<reg  name="MIPI_TIMING_4" addr="0x31BC" space="MFR" span="2" mask="0xFFFF" display_name="mipi_timing_4" range="0x0000 0xFFFF" default="0x1706"><detail>mipi_timing_4</detail>
			<bitfield  name="T_INIT" confidential="Y" mask="0x007F" display_name="0-6: t_init" range="0x0000 0x007F"><detail>t_init</detail></bitfield>
			<bitfield  name="T_CLK_ZERO" confidential="Y" mask="0x3F80" display_name="7-13: t_clk_zero" range="0x0000 0x003F"><detail>t_clk_zero</detail></bitfield>
			<bitfield  name="HEAVY_LP_LOAD" confidential="Y" mask="0x4000" display_name="14: heavy_lp_load" range="0x0000 0x0001"><detail>heavy_lp_load</detail></bitfield>
			<bitfield  name="CONT_TX_CLK" mask="0x8000" display_name="15: cont_tx_clk" range="0x0000 0x0001"><detail>cont_tx_clk</detail></bitfield></reg>
		<reg  name="MIPI_CONFIG_STATUS" addr="0x31BE" space="MFR" span="2" mask="0xFFFF" display_name="mipi_config_status" range="0x0000 0xFFFF" default="0x0023"><detail>mipi_config_status</detail>
			<bitfield  name="FRAME_CNT_EN" mask="0x0001" display_name="0: frame_cnt_en" range="0x0000 0x0001"><detail>frame_cnt_en</detail></bitfield>
			<bitfield  name="FRAME_CNT_RST" mask="0x0002" display_name="1: frame_cnt_rst" range="0x0000 0x0001"><detail>frame_cnt_rst</detail></bitfield>
			<bitfield  name="HISPI_PHY_MODE" mask="0x000C" display_name="2-3: hispi_phy_mode" range="0x0000 0x0003"><detail>hispi_phy_mode</detail></bitfield>
			<bitfield  name="MIPI_CONFIG_STATUS_RESERVED" confidential="Y" mask="0x01F0" display_name="4-8: mipi_config_status_reserved" range="0x0000 0x001F"><detail>mipi_config_status_reserved</detail></bitfield>
			<bitfield  name="MIPI_TEST_START_CHECKSUM" confidential="Y" mask="0x0200" display_name="9: mipi_test_start_checksum" range="0x0000 0x0001"><detail>mipi_test_start_checksum</detail></bitfield>
			<bitfield  name="MIPI_MIRROR_2LANES" confidential="Y" mask="0x0400" display_name="10: mipi_mirror_2lanes" range="0x0000 0x0001"><detail>mipi_mirror_2lanes</detail></bitfield>
			<bitfield  name="HISPI_MODE_CHANGE_REQ" confidential="Y" mask="0x0800" display_name="11: hispi_mode_change_req" range="0x0000 0x0001"><detail>hispi_mode_change_req</detail></bitfield>
			<bitfield  name="HRES" mask="0x1000" display_name="12: hres" range="0x0000 0x0001"><detail>hres</detail></bitfield>
			<bitfield  name="TEST_MODE_0" mask="0x2000" display_name="13: test_mode_0" range="0x0000 0x0001"><detail>MIPI PHY test mode</detail></bitfield>
			<bitfield  name="TEST_MODE_1" confidential="Y" mask="0x4000" display_name="14: test_mode_1"></bitfield>
			<bitfield  name="LP11_ON_STANDBY" mask="0x8000" display_name="15: lp11_on_standby" range="0x0000 0x0001"><detail>lp11_on_standby</detail></bitfield></reg>
		<reg  name="HISPI_TIMING" addr="0x31C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_timing" range="0x0000 0xFFFF" default="0x9249"><detail>hispi_timing</detail>
			<bitfield  name="D0_DLL_TRIM" confidential="Y" mask="0x0007" display_name="0-2: d0_dll_trim" range="0x0000 0x0007"><detail>d0_dll_trim</detail></bitfield>
			<bitfield  name="D1_DLL_TRIM" confidential="Y" mask="0x0038" display_name="3-5: d1_dll_trim" range="0x0000 0x0007"><detail>d1_dll_trim</detail></bitfield>
			<bitfield  name="D2_DLL_TRIM" confidential="Y" mask="0x01C0" display_name="6-8: d2_dll_trim" range="0x0000 0x0007"><detail>d2_dll_trim</detail></bitfield>
			<bitfield  name="D3_DLL_TRIM" confidential="Y" mask="0x0E00" display_name="9-11: d3_dll_trim" range="0x0000 0x0007"><detail>d3_dll_trim</detail></bitfield>
			<bitfield  name="CP_DLL_TRIM" confidential="Y" mask="0x7000" display_name="12-14: cp_dll_trim" range="0x0000 0x0007"><detail>cp_dll_trim</detail></bitfield>
			<bitfield  name="HISPI_REVA_COMP" confidential="Y" mask="0x8000" display_name="15: hispi_reva_comp" range="0x0000 0x0001"><detail>hispi_reva_comp</detail></bitfield></reg>
		<reg  name="HISPI_BLANKING" addr="0x31C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_blanking" range="0x0000 0xFFFF" default="0xFFFF"><detail>hispi_blanking</detail></reg>
		<reg  name="HISPI_SYNC_PATT" addr="0x31C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hispi_sync_patt" range="0x0000 0xFFFF" default="0xF555"><detail>hispi_sync_patt</detail>
			<bitfield  name="HSYNC_PATTERN" confidential="Y" mask="0x00FF" display_name="0-7: hsync_pattern" range="0x0000 0x00FF"><detail>hsync_pattern</detail></bitfield>
			<bitfield  name="VSYNC_PATTERN" confidential="Y" mask="0xFF00" display_name="8-15: vsync_pattern" range="0x0000 0x00FF"><detail>vsync_pattern</detail></bitfield></reg>
		<reg  name="HISPI_CONTROL" addr="0x31C6" space="MFR" span="2" mask="0x7FFF" display_name="hispi_control" range="0x0000 0x7FFF"><detail>hispi_control</detail>
			<bitfield  name="VERT_LEFT_BAR_EN" mask="0x0001" display_name="0: vert_left_bar_en" range="0x0000 0x0001"><detail>vert_left_bar_en</detail></bitfield>
			<bitfield  name="MSB_FIRST" mask="0x0002" display_name="1: msb_first" range="0x0000 0x0001"><detail>msb_first</detail></bitfield>
			<bitfield  name="STREAMING_MODE_EN" mask="0x0004" display_name="2: streaming_mode_en" range="0x0000 0x0001"><detail>streaming_mode_en</detail></bitfield>
			<bitfield  name="BLANKING_DATA_EN" mask="0x0008" display_name="3: blanking_data_en" range="0x0000 0x0001"><detail>blanking_data_en</detail></bitfield>
			<bitfield  name="HISPI_CONTROL_RESERVED" confidential="Y" mask="0x0070" display_name="4-6: hispi_control_reserved" range="0x0000 0x0007"><detail>hispi_control_reserved</detail></bitfield>
			<bitfield  name="TEST_EN" confidential="Y" mask="0x0080" display_name="7: test_en" range="0x0000 0x0001"><detail>test_en</detail></bitfield>
			<bitfield  name="IO_TEST" confidential="Y" mask="0x0100" display_name="8: io_test" range="0x0000 0x0001"><detail>io_test</detail></bitfield>
			<bitfield  name="TEST_START_CHECKSUM" confidential="Y" mask="0x0200" display_name="9: test_start_checksum" range="0x0000 0x0001"><detail>test_start_checksum</detail></bitfield>
			<bitfield  name="HISPI_MODE" confidential="Y" mask="0x0C00" display_name="10-11: hispi_mode" range="0x0000 0x0003"><detail>hispi_mode</detail></bitfield>
			<bitfield  name="TRANSMIT_CHECKSUM" mask="0x1000" display_name="12: transmit_checksum" range="0x0000 0x0001"><detail>transmit_checksum</detail></bitfield>
			<bitfield  name="MASK_FRAMER_STANDBY" mask="0x2000" display_name="13: mask_framer_standby" range="0x0000 0x0001"><detail>mask_framer_standby</detail></bitfield>
			<bitfield  name="EN_DESKEW_PAT" mask="0x4000" display_name="14: en_deskew_pat" range="0x0000 0x0001"><detail>en_deskew_pat</detail></bitfield></reg>
		<reg  name="MIPI_DESKEW_PAT_WIDTH" addr="0x31C8" space="MFR" span="2" mask="0xFFFF" display_name="mipi_deskew_pat_width" range="0x0000 0xFFFF"><detail>mipi_deskew_pat_width</detail></reg>
		<reg  name="MIPI_CMOS_TOGGLE_TEST" addr="0x31CE" space="MFR" span="2" mask="0x83FF" display_name="mipi_cmos_toggle_test" range="0x0000 0x83FF"><detail>mipi_cmos_toggle_test</detail>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_CN" mask="0x0001" display_name="0: mipi_cmos_toggle_test_cn" range="0x0000 0x0001"><detail>Data value for CN</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_CP" mask="0x0002" display_name="1: mipi_cmos_toggle_test_cp" range="0x0000 0x0001"><detail>Data value for CP</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DN0" mask="0x0004" display_name="2: mipi_cmos_toggle_test_dn0" range="0x0000 0x0001"><detail>Data value for DN0</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DP0" mask="0x0008" display_name="3: mipi_cmos_toggle_test_dp0" range="0x0000 0x0001"><detail>Data value for DP0</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DN1" mask="0x0010" display_name="4: mipi_cmos_toggle_test_dn1" range="0x0000 0x0001"><detail>Data value for DN1</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DP1" mask="0x0020" display_name="5: mipi_cmos_toggle_test_dp1" range="0x0000 0x0001"><detail>Data value for DP1</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DN2" mask="0x0040" display_name="6: mipi_cmos_toggle_test_dn2" range="0x0000 0x0001"><detail>Data value for DN2</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DP2" mask="0x0080" display_name="7: mipi_cmos_toggle_test_dp2" range="0x0000 0x0001"><detail>Data value for DP2</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DN3" mask="0x0100" display_name="8: mipi_cmos_toggle_test_dn3" range="0x0000 0x0001"><detail>Data value for DN3</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_DP3" mask="0x0200" display_name="9: mipi_cmos_toggle_test_dp3" range="0x0000 0x0001"><detail>Data value for DP3</detail></bitfield>
			<bitfield  name="MIPI_CMOS_TOGGLE_TEST_ENABLE" mask="0x8000" display_name="15: mipi_cmos_toggle_test_enable" range="0x0000 0x0001"><detail>Enable</detail></bitfield></reg>
		<reg  name="COMPANDING" addr="0x31D0" space="MFR" span="2" mask="0x0001" display_name="companding" range="0x0000 0x0001"><detail>companding</detail>
			<bitfield  name="COMPAND_EN" mask="0x0001" display_name="0: compand_en" range="0x0000 0x0001"><detail>compand_en</detail></bitfield></reg>
		<reg  name="STAT_FRAME_ID" addr="0x31D2" space="MFR" span="2" mask="0xFFFF" display_name="stat_frame_id" range="0x0000 0xFFFF"><detail>stat_frame_id</detail></reg>
		<reg  name="CLK_MEM_GATING_CTRL" addr="0x31D4" space="MFR" span="2" confidential="Y" mask="0x006B" display_name="clk_mem_gating_ctrl" range="0x0000 0x006B"><detail>clk_mem_gating_ctrl</detail>
			<bitfield  name="NO_I2C_REG_CLK_GATING" confidential="Y" mask="0x0001" display_name="0: no_i2c_reg_clk_gating" range="0x0000 0x0001"><detail>no_i2c_reg_clk_gating</detail></bitfield>
			<bitfield  name="NO_PIX_OP_CLK_GATING" confidential="Y" mask="0x0002" display_name="1: no_pix_op_clk_gating" range="0x0000 0x0001"><detail>no_pix_op_clk_gating</detail></bitfield>
			<bitfield  name="NO_HDR_LINE_INTERLEAVE_CLK_GATING" confidential="Y" mask="0x0008" display_name="3: no_hdr_line_interleave_clk_gating" range="0x0000 0x0001"><detail>no_hdr_line_interleave_clk_gating</detail></bitfield>
			<bitfield  name="NO_PDI_MEM_GATING" confidential="Y" mask="0x0020" display_name="5: no_pdi_mem_gating" range="0x0000 0x0001"><detail>no_pdi_mem_gating</detail></bitfield>
			<bitfield  name="NO_SEQ_MEM_GATING" confidential="Y" mask="0x0040" display_name="6: no_seq_mem_gating" range="0x0000 0x0001"><detail>no_seq_mem_gating</detail></bitfield></reg>
		<reg  name="I2C_WRT_CHECKSUM" addr="0x31D6" space="MFR" span="2" mask="0xFFFF" display_name="i2c_wrt_checksum" range="0x0000 0xFFFF" default="0xFFFF"><detail>i2c_wrt_checksum</detail></reg>
		<reg  name="M3ROM_WRT_CHECKSUM" addr="0x31D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="m3rom_wrt_checksum" range="0x0000 0xFFFF" default="0x99CD"><detail>m3rom_wrt_checksum</detail></reg>
		<reg  name="PLL_CONTROL" addr="0x31DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="pll_control" range="0x0000 0xFFFF" default="0x1FB0"><detail>pll_control</detail>
			<bitfield  name="VCO_RANGE" confidential="Y" mask="0x0030" display_name="4-5: vco_range" range="0x0000 0x0003"><detail>vco_range</detail></bitfield>
			<bitfield  name="CLKBISTEN" confidential="Y" mask="0x0040" display_name="6: clkbisten" range="0x0000 0x0001"><detail>clkbisten</detail></bitfield>
			<bitfield  name="P1EN" confidential="Y" mask="0x0100" display_name="8: p1en" range="0x0000 0x0001"><detail>p1en</detail></bitfield>
			<bitfield  name="P2EN" confidential="Y" mask="0x0200" display_name="9: p2en" range="0x0000 0x0001"><detail>p2en</detail></bitfield>
			<bitfield  name="P3EN" confidential="Y" mask="0x0400" display_name="10: p3en" range="0x0000 0x0001"><detail>p3en</detail></bitfield>
			<bitfield  name="P4EN" confidential="Y" mask="0x0800" display_name="11: p4en" range="0x0000 0x0001"><detail>p4en</detail></bitfield>
			<bitfield  name="PREBYPASS" confidential="Y" mask="0x2000" display_name="13: prebypass" range="0x0000 0x0001"><detail>prebypass</detail></bitfield></reg>
		<reg  name="MIPI_HISPI_TRIM" addr="0x31DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_hispi_trim" range="0x0000 0xFFFF" default="0xFFF8"><detail>mipi_hispi_trim</detail>
			<bitfield  name="MIPI_HISPI_DLL_EN" confidential="Y" mask="0x0001" display_name="0: mipi_hispi_dll_en" range="0x0000 0x0001"><detail>mipi_hispi_dll_en</detail></bitfield>
			<bitfield  name="MIPI_HISPI_EXT_REG" confidential="Y" mask="0x0002" display_name="1: mipi_hispi_ext_reg" range="0x0000 0x0001"><detail>mipi_hispi_ext_reg</detail></bitfield>
			<bitfield  name="MIPI_HISPI_TRANS_DRV_STG" confidential="Y" mask="0x0004" display_name="2: mipi_hispi_trans_drv_stg" range="0x0000 0x0001"><detail>mipi_hispi_trans_drv_stg</detail></bitfield>
			<bitfield  name="MIPI_HISPI_FINE_DELAY_CLK_LANE" confidential="Y" mask="0x0018" display_name="3-4: mipi_hispi_fine_delay_clk_lane" range="0x0000 0x0003"><detail>mipi_hispi_fine_delay_clk_lane</detail></bitfield>
			<bitfield  name="MIPI_HISPI_COARSE_DELAY_CLK_LANE" confidential="Y" mask="0x0020" display_name="5: mipi_hispi_coarse_delay_clk_lane" range="0x0000 0x0001"><detail>mipi_hispi_coarse_delay_clk_lane</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D3_FINE_DELAY_TRIM" confidential="Y" mask="0x00C0" display_name="6-7: mipi_hispi_d3_fine_delay_trim" range="0x0000 0x0003"><detail>mipi_hispi_d3_fine_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D3_COARSE_DELAY_TRIM" confidential="Y" mask="0x0100" display_name="8: mipi_hispi_d3_coarse_delay_trim" range="0x0000 0x0001"><detail>mipi_hispi_d3_coarse_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D2_FINE_DELAY_TRIM" confidential="Y" mask="0x0600" display_name="9-10: mipi_hispi_d2_fine_delay_trim" range="0x0000 0x0003"><detail>mipi_hispi_d2_fine_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D2_COARSE_DELAY_TRIM" confidential="Y" mask="0x0800" display_name="11: mipi_hispi_d2_coarse_delay_trim" range="0x0000 0x0001"><detail>mipi_hispi_d2_coarse_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D1_FINE_DELAY_TRIM" confidential="Y" mask="0x3000" display_name="12-13: mipi_hispi_d1_fine_delay_trim" range="0x0000 0x0003"><detail>mipi_hispi_d1_fine_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D1_COARSE_DELAY_TRIM" confidential="Y" mask="0x4000" display_name="14: mipi_hispi_d1_coarse_delay_trim" range="0x0000 0x0001"><detail>mipi_hispi_d1_coarse_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D0_FINE_DELAY_TRIM_LSB" confidential="Y" mask="0x8000" display_name="15: mipi_hispi_d0_fine_delay_trim_lsb" range="0x0000 0x0001"><detail>mipi_hispi_d0_fine_delay_trim_lsb</detail></bitfield></reg>
		<reg  name="PIX_DEF_ID" addr="0x31E0" space="MFR" span="2" mask="0x8007" display_name="pix_def_id" range="0x0000 0x8007"><detail>pix_def_id</detail>
			<bitfield  name="PIX_DEF_ID_EN" mask="0x0001" display_name="0: pix_def_id_en" range="0x0000 0x0001"><detail>pix_def_id_en</detail></bitfield>
			<bitfield  name="PIX_DEF_ID_MODE" mask="0x0002" display_name="1: pix_def_id_mode" range="0x0000 0x0001"><detail>pix_def_id_mode</detail></bitfield>
			<bitfield  name="PIX_DEF_ID_MODE_COUNT" confidential="Y" mask="0x0004" display_name="2: pix_def_id_mode_count" range="0x0000 0x0001"><detail>pix_def_id_mode_count</detail></bitfield>
			<bitfield  name="PIX_DEF_ID_TEST" confidential="Y" mask="0x8000" display_name="15: pix_def_id_test" range="0x0000 0x0001"><detail>pix_def_id_test</detail></bitfield></reg>
		<reg  name="MIPI_HISPI_TRIM2" addr="0x31E2" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="mipi_hispi_trim2" range="0x0000 0x000F" default="0x0007"><detail>mipi_hispi_trim2</detail>
			<bitfield  name="MIPI_HISPI_D0_FINE_DELAY_TRIM_MSB" confidential="Y" mask="0x0001" display_name="0: mipi_hispi_d0_fine_delay_trim_msb" range="0x0000 0x0001"><detail>mipi_hispi_d0_fine_delay_trim_msb</detail></bitfield>
			<bitfield  name="MIPI_HISPI_D0_COARSE_DELAY_TRIM" confidential="Y" mask="0x0002" display_name="1: mipi_hispi_d0_coarse_delay_trim" range="0x0000 0x0001"><detail>mipi_hispi_d0_coarse_delay_trim</detail></bitfield>
			<bitfield  name="MIPI_INT_REGULATOR_TRIM_EN" confidential="Y" mask="0x0004" display_name="2: mipi_int_regulator_trim_en" range="0x0000 0x0001"><detail>mipi_int_regulator_trim_en</detail></bitfield>
			<bitfield  name="MIPI_DDR_OR_SDR" confidential="Y" mask="0x0008" display_name="3: mipi_ddr_or_sdr" range="0x0000 0x0001"><detail>mipi_ddr_or_sdr</detail></bitfield>
			<bitfield  name="MIPI_PROG_LATENCY" confidential="Y" mask="0x0070" display_name="4-6: mipi_prog_latency" range="0x0000 0x0007"><detail>MIPI programmable latency</detail></bitfield>
			<bitfield  name="MIPI_BOOST_DRIVE" confidential="Y" mask="0x0080" display_name="7: mipi_boost_drive" range="0x0000 0x0001"><detail>MIPI boost drive</detail></bitfield>
			<bitfield  name="MIPI_HISPI_INT_REGULATOR_TRIM_EN_1" confidential="Y" mask="0x0100" display_name="8: mipi_hispi_int_regulator_trim_en_1" range="0x0000 0x0001"><detail>mipi_hispi_int_regulator_trim_en_1</detail></bitfield></reg>
		<reg  name="MIPI_DELAY_BITS" addr="0x31E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_delay_bits" range="0x0000 0xFFFF" default="0xFFFF"><detail>mipi_delay_bits</detail></reg>
		<reg  name="PIX_DEF_RAM_RD_ADDR" addr="0x31E6" space="MFR" span="2" confidential="Y" mask="0x80FF" display_name="pix_def_ram_rd_addr" range="0x0000 0x80FF"><detail>pix_def_ram_rd_addr</detail>
			<bitfield  name="PIX_DEF_BASE_RAM_RD_ADDR_P" confidential="Y" mask="0x00FF" display_name="0-7: pix_def_base_ram_rd_addr_p" range="0x0000 0x00FF"><detail>pix_def_base_ram_rd_addr_p</detail></bitfield>
			<bitfield  name="PIX_DEF_BASE_RAM_END_ADDR_INSERT" confidential="Y" mask="0x8000" display_name="15: pix_def_base_ram_end_addr_insert" range="0x0000 0x0001"><detail>pix_def_base_ram_end_addr_insert</detail></bitfield></reg>
		<reg  name="HORIZONTAL_CURSOR_POSITION_" addr="0x31E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="horizontal_cursor_position_" range="0x0000 0xFFFF"><detail>horizontal_cursor_position_</detail></reg>
		<reg  name="VERTICAL_CURSOR_POSITION_" addr="0x31EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="vertical_cursor_position_" range="0x0000 0xFFFF"><detail>vertical_cursor_position_</detail></reg>
		<reg  name="HORIZONTAL_CURSOR_WIDTH_" addr="0x31EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="horizontal_cursor_width_" range="0x0000 0xFFFF"><detail>horizontal_cursor_width_</detail></reg>
		<reg  name="VERTICAL_CURSOR_WIDTH_" addr="0x31EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="vertical_cursor_width_" range="0x0000 0xFFFF"><detail>vertical_cursor_width_</detail></reg>
		<reg  name="MIPI_DELAY_BITS2" addr="0x31F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_delay_bits2" range="0x0000 0xFFFF" default="0xFFFF"><detail>mipi_delay_bits2</detail></reg>
		<reg  name="MIPI_DELAY_BITS3" addr="0x31F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_delay_bits3" range="0x0000 0xFFFF" default="0xFFFF"><detail>mipi_delay_bits3</detail></reg>
		<reg  name="MIPI_CONFIG_2" addr="0x31F8" space="MFR" span="2" mask="0x0003" display_name="mipi_config_2" range="0x0000 0x0003"><detail>mipi_config_2</detail>
			<bitfield  name="ADT_EN" mask="0x0001" display_name="0: adt_en" range="0x0000 0x0001"><detail>Enable programmable MIPI data-type codes</detail></bitfield>
			<bitfield  name="MIPI_VALIDS_EN" mask="0x0002" display_name="1: mipi_valids_en" range="0x0000 0x0001"><detail>Drive FV/LV to GPIO</detail></bitfield></reg>
		<reg  name="MIPI_F1_F2_ADT" addr="0x31FA" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f1_f2_adt" range="0x0000 0x3F3F" default="0x3030"><detail>mipi_f1_f2_adt</detail>
			<bitfield  name="MIPI_T1_DATA_TYPE" mask="0x003F" display_name="0-5: mipi_t1_data_type" range="0x0000 0x003F"><detail>MIPI data-type used for T1</detail></bitfield>
			<bitfield  name="MIPI_T2_DATA_TYPE" mask="0x3F00" display_name="8-13: mipi_t2_data_type" range="0x0000 0x003F"><detail>MIPI data-type used for T2</detail></bitfield></reg>
		<reg  name="MIPI_F3_F4_ADT" addr="0x31FC" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f3_f4_adt" range="0x0000 0x3F3F" default="0x3030"><detail>mipi_f3_f4_adt</detail>
			<bitfield  name="MIPI_T3_DATA_TYPE" mask="0x003F" display_name="0-5: mipi_t3_data_type" range="0x0000 0x003F"><detail>MIPI data-type used for T3</detail></bitfield>
			<bitfield  name="MIPI_T4_DATA_TYPE" mask="0x3F00" display_name="8-13: mipi_t4_data_type" range="0x0000 0x003F"><detail>MIPI data-type used for T4</detail></bitfield></reg>
		<reg  name="CUSTOMER_REV" addr="0x31FE" space="MFR" span="2" mask="0xFFFF" display_name="customer_rev" range="0x0000 0xFFFF" rw="RO"><detail>customer_rev</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME2" addr="0x3212" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time2" range="0x0000 0xFFFF" default="0x0002"><detail>coarse_integration_time2</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME2_CB" addr="0x3214" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time2_cb" range="0x0000 0xFFFF" default="0x0002"><detail>coarse_integration_time2_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME3" addr="0x3216" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time3" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time3</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME3_CB" addr="0x3218" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time3_cb" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_time3_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME4" addr="0x321A" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time4" range="0x0000 0xFFFF"><detail>coarse_integration_time4</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME4_CB" addr="0x321C" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time4_cb" range="0x0000 0xFFFF"><detail>coarse_integration_time4_CB</detail></reg>
		<reg  name="FINE_CORRECTION4" addr="0x3236" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="fine_correction4" range="0x0000 0xFFFF" default="0x00B3"><detail>fine_correction4</detail></reg>
		<reg  name="EXPOSURE_RATIO" addr="0x3238" space="MFR" span="2" mask="0x8777" display_name="exposure_ratio" range="0x0000 0x8777" default="0x0222"><detail>exposure_ratio</detail>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T1_T2" mask="0x0007" display_name="0-2: exposure_ratio_ratio_t1_t2" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t1_t2</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T2_T3" mask="0x0070" display_name="4-6: exposure_ratio_ratio_t2_t3" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t2_t3</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T3_T4" mask="0x0700" display_name="8-10: exposure_ratio_ratio_t3_t4" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t3_t4</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_USE_REG" mask="0x8000" display_name="15: exposure_ratio_use_reg" range="0x0000 0x0001"><detail>exposure_ratio_use_reg</detail></bitfield></reg>
		<reg  name="EXPOSURE_RATIO_CB" addr="0x323A" space="MFR" span="2" mask="0x8777" display_name="exposure_ratio_cb" range="0x0000 0x8777" default="0x0222"><detail>exposure_ratio_CB</detail>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T1_T2_CB" mask="0x0007" display_name="0-2: exposure_ratio_ratio_t1_t2_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t1_t2_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T2_T3_CB" mask="0x0070" display_name="4-6: exposure_ratio_ratio_t2_t3_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t2_t3_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_RATIO_T3_T4_CB" mask="0x0700" display_name="8-10: exposure_ratio_ratio_t3_t4_cb" range="0x0000 0x0007"><detail>exposure_ratio_ratio_t3_t4_CB</detail></bitfield>
			<bitfield  name="EXPOSURE_RATIO_USE_REG_CB" mask="0x8000" display_name="15: exposure_ratio_use_reg_cb" range="0x0000 0x0001"><detail>exposure_ratio_use_reg_CB</detail></bitfield></reg>
		<reg  name="ROW_TX_ENABLE" addr="0x323C" space="MFR" span="2" mask="0xFFFF" display_name="row_tx_enable" range="0x0000 0xFFFF" default="0x8421"><detail>Per-ROP TX shutter control for Context A</detail>
			<bitfield  name="ROPA" mask="0x000F" display_name="0-3: ropa" range="0x0000 0x000F"><detail>Control TXA, TXB, TXC and TXD during ROPA</detail></bitfield>
			<bitfield  name="ROPB" mask="0x00F0" display_name="4-7: ropb" range="0x0000 0x000F"><detail>Control TXA, TXB, TXC and TXD during ROPB</detail></bitfield>
			<bitfield  name="ROPC" mask="0x0F00" display_name="8-11: ropc" range="0x0000 0x000F"><detail>Control TXA, TXB, TXC and TXD during ROPC</detail></bitfield>
			<bitfield  name="ROPD" mask="0xF000" display_name="12-15: ropd" range="0x0000 0x000F"><detail>Control TXA, TXB, TXC and TXD during ROPD</detail></bitfield></reg>
		<reg  name="ROW_TX_ENABLE_CB" addr="0x323E" space="MFR" span="2" mask="0xFFFF" display_name="row_tx_enable_cb" range="0x0000 0xFFFF" default="0x000F"><detail>Per-ROP TX shutter control for Context B</detail></reg>
		<reg  name="AE_ROI2_X_START_OFFSET" addr="0x3240" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi2_x_start_offset" range="0x0000 0x1FFE"><detail>ae_roi2_x_start_offset</detail></reg>
		<reg  name="AE_ROI2_Y_START_OFFSET" addr="0x3242" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi2_y_start_offset" range="0x0000 0x0FFE"><detail>ae_roi2_y_start_offset</detail></reg>
		<reg  name="AE_ROI2_X_SIZE" addr="0x3244" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi2_x_size" range="0x0000 0x1FFE" default="0x0804"><detail>ae_roi2_x_size</detail></reg>
		<reg  name="AE_ROI2_Y_SIZE" addr="0x3246" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi2_y_size" range="0x0000 0x0FFE" default="0x0614"><detail>ae_roi2_y_size</detail></reg>
		<reg  name="AE_HIST2_BEGIN_PERC" addr="0x3248" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist2_begin_perc</detail></reg>
		<reg  name="AE_HIST2_END_PERC" addr="0x324A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist2_end_perc</detail></reg>
		<reg  name="AE_HIST2_DIV" addr="0x324C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist2_div" range="0x0000 0xFFFF" default="0x0100"><detail>ae_hist2_div</detail></reg>
		<reg  name="AE_NORM2_WIDTH_MIN" addr="0x324E" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm2_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm2_width_min</detail></reg>
		<reg  name="SHUT_AB" addr="0x3260" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_ab" range="0x0000 0xFFFF" default="0x00FF"><detail>Shutter anti-blooming</detail></reg>
		<reg  name="SHUT_AB_BOOST" addr="0x3262" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_ab_boost" range="0x0000 0xFFFF" default="0x00FF"><detail>Shutter anti-blooming booster</detail></reg>
		<reg  name="AE_ROI3_X_START_OFFSET" addr="0x3264" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi3_x_start_offset" range="0x0000 0x1FFE"><detail>ae_roi3_x_start_offset</detail></reg>
		<reg  name="AE_ROI3_Y_START_OFFSET" addr="0x3266" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi3_y_start_offset" range="0x0000 0x0FFE"><detail>ae_roi3_y_start_offset</detail></reg>
		<reg  name="AE_ROI3_X_SIZE" addr="0x3268" space="MFR" span="2" mask="0x1FFE" display_name="ae_roi3_x_size" range="0x0000 0x1FFE" default="0x0804"><detail>ae_roi3_x_size</detail></reg>
		<reg  name="AE_ROI3_Y_SIZE" addr="0x326A" space="MFR" span="2" mask="0x0FFE" display_name="ae_roi3_y_size" range="0x0000 0x0FFE" default="0x0614"><detail>ae_roi3_y_size</detail></reg>
		<reg  name="AE_HIST3_BEGIN_PERC" addr="0x326C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_begin_perc" range="0x0000 0xFFFF"><detail>ae_hist3_begin_perc</detail></reg>
		<reg  name="BST_CLK_LO" addr="0x326E" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="bst_clk_lo" range="0x0000 0x003F"><detail>bst_clk_lo</detail>
			<bitfield  name="BST_CLK_LO_TX" confidential="Y" mask="0x0003" display_name="0-1: bst_clk_lo_tx" range="0x0000 0x0003"><detail>BST_CLK_LO_TX</detail></bitfield>
			<bitfield  name="BST_CLK_LO_SUB" confidential="Y" mask="0x000C" display_name="2-3: bst_clk_lo_sub" range="0x0000 0x0003"><detail>BST_CLK_LO_SUB</detail></bitfield>
			<bitfield  name="BST_CLK_LO_DCG" confidential="Y" mask="0x0030" display_name="4-5: bst_clk_lo_dcg" range="0x0000 0x0003"><detail>BST_CLK_LO_DCG</detail></bitfield></reg>
		<reg  name="AE_X1_START_OFFSET" addr="0x3270" space="MFR" span="2" mask="0x1FFE" display_name="ae_x1_start_offset" range="0x0000 0x1FFE"><detail>ae_x1_start_offset</detail></reg>
		<reg  name="AE_X2_START_OFFSET" addr="0x3272" space="MFR" span="2" mask="0x1FFE" display_name="ae_x2_start_offset" range="0x0000 0x1FFE"><detail>ae_x2_start_offset</detail></reg>
		<reg  name="AE_X3_START_OFFSET" addr="0x3274" space="MFR" span="2" mask="0x1FFE" display_name="ae_x3_start_offset" range="0x0000 0x1FFE"><detail>ae_x3_start_offset</detail></reg>
		<reg  name="AE_Y1_START_OFFSET" addr="0x3276" space="MFR" span="2" mask="0x0FFE" display_name="ae_y1_start_offset" range="0x0000 0x0FFE"><detail>ae_y1_start_offset</detail></reg>
		<reg  name="AE_Y2_START_OFFSET" addr="0x3278" space="MFR" span="2" mask="0x0FFE" display_name="ae_y2_start_offset" range="0x0000 0x0FFE"><detail>ae_y2_start_offset</detail></reg>
		<reg  name="AE_Y3_START_OFFSET" addr="0x327A" space="MFR" span="2" mask="0x0FFE" display_name="ae_y3_start_offset" range="0x0000 0x0FFE"><detail>ae_y3_start_offset</detail></reg>
		<reg  name="AE_STATS_CONTROL" addr="0x327C" space="MFR" span="2" mask="0xFFFF" display_name="ae_stats_control" range="0x0000 0xFFFF" default="0x7070"><detail>ae_stats_control</detail>
			<bitfield  name="AE_COLOR_SEL_ROI1" mask="0x0003" display_name="0-1: ae_color_sel_roi1" range="0x0000 0x0003"><detail>ae_color_sel_roi1</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI1" mask="0x000C" display_name="2-3: exp_sel_roi1" range="0x0000 0x0003"><detail>exp_sel_roi1</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI1" mask="0x0070" display_name="4-6: row_type_roi1" range="0x0000 0x0007"><detail>row_type_roi1</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_ROI1" confidential="Y" mask="0x0080" display_name="7: postscaler_data_sel_roi1" range="0x0000 0x0001"><detail>postscaler_data_sel_roi1</detail></bitfield>
			<bitfield  name="AE_COLOR_SEL_ROI2" mask="0x0300" display_name="8-9: ae_color_sel_roi2" range="0x0000 0x0003"><detail>ae_color_sel_roi2</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI2" mask="0x0C00" display_name="10-11: exp_sel_roi2" range="0x0000 0x0003"><detail>exp_sel_roi2</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI2" mask="0x7000" display_name="12-14: row_type_roi2" range="0x0000 0x0007"><detail>row_type_roi2</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_ROI2" confidential="Y" mask="0x8000" display_name="15: postscaler_data_sel_roi2" range="0x0000 0x0001"><detail>postscaler_data_sel_roi2</detail></bitfield></reg>
		<reg  name="AE_STATS_CONTROL2" addr="0x327E" space="MFR" span="2" mask="0xFFFF" display_name="ae_stats_control2" range="0x0000 0xFFFF" default="0x7070"><detail>ae_stats_control2</detail>
			<bitfield  name="AE_COLOR_SEL_ROI3" mask="0x0003" display_name="0-1: ae_color_sel_roi3" range="0x0000 0x0003"><detail>ae_color_sel_roi3</detail></bitfield>
			<bitfield  name="EXP_SEL_ROI3" mask="0x000C" display_name="2-3: exp_sel_roi3" range="0x0000 0x0003"><detail>exp_sel_roi3</detail></bitfield>
			<bitfield  name="ROW_TYPE_ROI3" mask="0x0070" display_name="4-6: row_type_roi3" range="0x0000 0x0007"><detail>row_type_roi3</detail></bitfield>
			<bitfield  name="POSTSCALER_SEL_ROI3" confidential="Y" mask="0x0080" display_name="7: postscaler_sel_roi3" range="0x0000 0x0001"><detail>postscaler_sel_roi3</detail></bitfield>
			<bitfield  name="AE_COLOR_SEL_GRID" mask="0x0300" display_name="8-9: ae_color_sel_grid" range="0x0000 0x0003"><detail>ae_color_sel_grid</detail></bitfield>
			<bitfield  name="EXP_SEL_GRID" mask="0x0C00" display_name="10-11: exp_sel_grid" range="0x0000 0x0003"><detail>exp_sel_grid</detail></bitfield>
			<bitfield  name="ROW_TYPE_GRID" mask="0x7000" display_name="12-14: row_type_grid" range="0x0000 0x0007"><detail>row_type_grid</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL_GRID" confidential="Y" mask="0x8000" display_name="15: postscaler_data_sel_grid" range="0x0000 0x0001"><detail>postscaler_data_sel_grid</detail></bitfield></reg>
		<reg  name="T1_BARRIER_C0" addr="0x3280" space="MFR" span="2" mask="0x0FFF" display_name="t1_barrier_c0" range="0x0000 0x0FFF" default="0x0BB8"><detail>t1_barrier_c0</detail></reg>
		<reg  name="T1_BARRIER_C1" addr="0x3282" space="MFR" span="2" mask="0x0FFF" display_name="t1_barrier_c1" range="0x0000 0x0FFF" default="0x0BB8"><detail>t1_barrier_c1</detail></reg>
		<reg  name="T1_BARRIER_C2" addr="0x3284" space="MFR" span="2" mask="0x0FFF" display_name="t1_barrier_c2" range="0x0000 0x0FFF" default="0x0BB8"><detail>t1_barrier_c2</detail></reg>
		<reg  name="T1_BARRIER_C3" addr="0x3286" space="MFR" span="2" mask="0x0FFF" display_name="t1_barrier_c3" range="0x0000 0x0FFF" default="0x0BB8"><detail>t1_barrier_c3</detail></reg>
		<reg  name="T2_BARRIER_C0" addr="0x3288" space="MFR" span="2" mask="0x0FFF" display_name="t2_barrier_c0" range="0x0000 0x0FFF" default="0x0DAC"><detail>t2_barrier_c0</detail></reg>
		<reg  name="T2_BARRIER_C1" addr="0x328A" space="MFR" span="2" mask="0x0FFF" display_name="t2_barrier_c1" range="0x0000 0x0FFF" default="0x0DAC"><detail>t2_barrier_c1</detail></reg>
		<reg  name="T2_BARRIER_C2" addr="0x328C" space="MFR" span="2" mask="0x0FFF" display_name="t2_barrier_c2" range="0x0000 0x0FFF" default="0x0DAC"><detail>t2_barrier_c2</detail></reg>
		<reg  name="T2_BARRIER_C3" addr="0x328E" space="MFR" span="2" mask="0x0FFF" display_name="t2_barrier_c3" range="0x0000 0x0FFF" default="0x0DAC"><detail>t2_barrier_c3</detail></reg>
		<reg  name="T3_BARRIER_C0" addr="0x3290" space="MFR" span="2" mask="0x0FFF" display_name="t3_barrier_c0" range="0x0000 0x0FFF" default="0x0DAC"><detail>t3_barrier_c0</detail></reg>
		<reg  name="T3_BARRIER_C1" addr="0x3292" space="MFR" span="2" mask="0x0FFF" display_name="t3_barrier_c1" range="0x0000 0x0FFF" default="0x0DAC"><detail>t3_barrier_c1</detail></reg>
		<reg  name="T3_BARRIER_C2" addr="0x3294" space="MFR" span="2" mask="0x0FFF" display_name="t3_barrier_c2" range="0x0000 0x0FFF" default="0x0DAC"><detail>t3_barrier_c2</detail></reg>
		<reg  name="T3_BARRIER_C3" addr="0x3296" space="MFR" span="2" mask="0x0FFF" display_name="t3_barrier_c3" range="0x0000 0x0FFF" default="0x0DAC"><detail>t3_barrier_c3</detail></reg>
		<reg  name="T4_BARRIER_C0" addr="0x3298" space="MFR" span="2" mask="0x0FFF" display_name="t4_barrier_c0" range="0x0000 0x0FFF" default="0x0DAC"><detail>t4_barrier_c0</detail></reg>
		<reg  name="T4_BARRIER_C1" addr="0x329A" space="MFR" span="2" mask="0x0FFF" display_name="t4_barrier_c1" range="0x0000 0x0FFF" default="0x0DAC"><detail>t4_barrier_c1</detail></reg>
		<reg  name="T4_BARRIER_C2" addr="0x329C" space="MFR" span="2" mask="0x0FFF" display_name="t4_barrier_c2" range="0x0000 0x0FFF" default="0x0DAC"><detail>t4_barrier_c2</detail></reg>
		<reg  name="T4_BARRIER_C3" addr="0x329E" space="MFR" span="2" mask="0x0FFF" display_name="t4_barrier_c3" range="0x0000 0x0FFF" default="0x0DAC"><detail>t4_barrier_c3</detail></reg>
		<reg  name="ATR_CHECK_CONTROL" addr="0x32A8" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_control" range="0x0000 0xFFFF"><detail>atr_check_control</detail>
			<bitfield  name="CHECK_EXP_ATR" mask="0x000F" display_name="0-3: check_exp_atr" range="0x0000 0x000F"><detail>check_exp_atr</detail></bitfield>
			<bitfield  name="CHECK_EXP_RRC" mask="0x00F0" display_name="4-7: check_exp_rrc" range="0x0000 0x000F"><detail>check_exp_rrc</detail></bitfield>
			<bitfield  name="ATR_CHECK_ALL_ROWS" confidential="Y" mask="0x0100" display_name="8: atr_check_all_rows" range="0x0000 0x0001"><detail>atr_check_all_rows</detail></bitfield>
			<bitfield  name="ATR_MT_ALTCOLS" mask="0x0200" display_name="9: atr_mt_altcols" range="0x0000 0x0001"><detail>atr_mt_altcols</detail></bitfield>
			<bitfield  name="ATR_MT_ALTROWS" mask="0x0400" display_name="10: atr_mt_altrows" range="0x0000 0x0001"><detail>atr_mt_altrows</detail></bitfield>
			<bitfield  name="ATR_ZT_FIRSTVIS" mask="0x0800" display_name="11: atr_zt_firstvis" range="0x0000 0x0001"><detail>atr_zt_firstvis</detail></bitfield>
			<bitfield  name="RRC_BIN_CHECK" confidential="Y" mask="0x1000" display_name="12: rrc_bin_check" range="0x0000 0x0001"><detail>rrc_bin_check</detail></bitfield>
			<bitfield  name="RRC_AB_CHECK" mask="0x2000" display_name="13: rrc_ab_check" range="0x0000 0x0001"><detail>rrc_ab_check</detail></bitfield>
			<bitfield  name="RRC_CG_CHECK" mask="0x4000" display_name="14: rrc_cg_check" range="0x0000 0x0001"><detail>rrc_cg_check</detail></bitfield>
			<bitfield  name="RRC_RST_CHECK" mask="0x8000" display_name="15: rrc_rst_check" range="0x0000 0x0001"><detail>rrc_rst_check</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES0" addr="0x32AA" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes0" range="0x0000 0xFFFF" default="0x3210"><detail>atr_check_rowtypes0</detail>
			<bitfield  name="ATR_ROWTYPE_00" mask="0x000F" display_name="0-3: atr_rowtype_00" range="0x0000 0x000F"><detail>atr_rowtype_00</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_01" mask="0x00F0" display_name="4-7: atr_rowtype_01" range="0x0000 0x000F"><detail>atr_rowtype_01</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_02" mask="0x0F00" display_name="8-11: atr_rowtype_02" range="0x0000 0x000F"><detail>atr_rowtype_02</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_03" mask="0xF000" display_name="12-15: atr_rowtype_03" range="0x0000 0x000F"><detail>atr_rowtype_03</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES1" addr="0x32AC" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes1" range="0x0000 0xFFFF" default="0x7654"><detail>atr_check_rowtypes1</detail>
			<bitfield  name="ATR_ROWTYPE_04" mask="0x000F" display_name="0-3: atr_rowtype_04" range="0x0000 0x000F"><detail>atr_rowtype_04</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_05" mask="0x00F0" display_name="4-7: atr_rowtype_05" range="0x0000 0x000F"><detail>atr_rowtype_05</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_06" mask="0x0F00" display_name="8-11: atr_rowtype_06" range="0x0000 0x000F"><detail>atr_rowtype_06</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_07" mask="0xF000" display_name="12-15: atr_rowtype_07" range="0x0000 0x000F"><detail>atr_rowtype_07</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES2" addr="0x32AE" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes2" range="0x0000 0xFFFF" default="0xBA98"><detail>atr_check_rowtypes2</detail>
			<bitfield  name="ATR_ROWTYPE_08" mask="0x000F" display_name="0-3: atr_rowtype_08" range="0x0000 0x000F"><detail>atr_rowtype_08</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_09" mask="0x00F0" display_name="4-7: atr_rowtype_09" range="0x0000 0x000F"><detail>atr_rowtype_09</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_10" mask="0x0F00" display_name="8-11: atr_rowtype_10" range="0x0000 0x000F"><detail>atr_rowtype_10</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_11" mask="0xF000" display_name="12-15: atr_rowtype_11" range="0x0000 0x000F"><detail>atr_rowtype_11</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ROWTYPES3" addr="0x32B0" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_rowtypes3" range="0x0000 0xFFFF" default="0xFEDC"><detail>atr_check_rowtypes3</detail>
			<bitfield  name="ATR_ROWTYPE_12" mask="0x000F" display_name="0-3: atr_rowtype_12" range="0x0000 0x000F"><detail>atr_rowtype_12</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_13" mask="0x00F0" display_name="4-7: atr_rowtype_13" range="0x0000 0x000F"><detail>atr_rowtype_13</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_14" mask="0x0F00" display_name="8-11: atr_rowtype_14" range="0x0000 0x000F"><detail>atr_rowtype_14</detail></bitfield>
			<bitfield  name="ATR_ROWTYPE_15" mask="0xF000" display_name="12-15: atr_rowtype_15" range="0x0000 0x000F"><detail>atr_rowtype_15</detail></bitfield></reg>
		<reg  name="ATR_CHECK_ZT_LO_THRESH" addr="0x32BA" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_zt_lo_thresh" range="0x0000 0x3FFF"><detail>atr_check_zt_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_ZT_HI_THRESH" addr="0x32BC" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_zt_hi_thresh" range="0x0000 0x3FFF"><detail>atr_check_zt_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_MT_EXPECT1" addr="0x32BE" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_mt_expect1" range="0x0000 0x3FFF"><detail>atr_check_mt_expect1</detail></reg>
		<reg  name="ATR_CHECK_MT_EXPECT2" addr="0x32C0" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_mt_expect2" range="0x0000 0x3FFF"><detail>atr_check_mt_expect2</detail></reg>
		<reg  name="ATR_CHECK_PT_LO_THRESH" addr="0x32C2" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_pt_lo_thresh" range="0x0000 0x3FFF"><detail>atr_check_pt_lo_thresh</detail></reg>
		<reg  name="ATR_CHECK_PT_HI_THRESH" addr="0x32C4" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_pt_hi_thresh" range="0x0000 0x3FFF"><detail>atr_check_pt_hi_thresh</detail></reg>
		<reg  name="RRC_CHECK_LO_THRESH" addr="0x32C6" space="MFR" span="2" mask="0x3FFF" display_name="rrc_check_lo_thresh" range="0x0000 0x3FFF"><detail>rrc_check_lo_thresh</detail></reg>
		<reg  name="RRC_CHECK_HI_THRESH" addr="0x32C8" space="MFR" span="2" mask="0x3FFF" display_name="rrc_check_hi_thresh" range="0x0000 0x3FFF"><detail>rrc_check_hi_thresh</detail></reg>
		<reg  name="ATR_CHECK_CRT_CRC_EXPECT" addr="0x32CA" space="MFR" span="2" mask="0xFFFF" display_name="atr_check_crt_crc_expect" range="0x0000 0xFFFF"><detail>atr_check_crt_crc_expect</detail></reg>
		<reg  name="RRC_CHECK_ADDR_CRC_EXPECT" addr="0x32CC" space="MFR" span="2" mask="0xFFFF" display_name="rrc_check_addr_crc_expect" range="0x0000 0xFFFF"><detail>rrc_check_addr_crc_expect</detail></reg>
		<reg  name="SHUT_RST" addr="0x32D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_rst" range="0x0000 0xFFFF" default="0x3A02"><detail>shut_rst</detail></reg>
		<reg  name="SHUT_TX" addr="0x32D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_tx" range="0x0000 0xFFFF" default="0x3508"><detail>shut_tx</detail></reg>
		<reg  name="SHUT_DCG" addr="0x32D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_dcg" range="0x0000 0xFFFF" default="0x3702"><detail>shut_dcg</detail></reg>
		<reg  name="SHUT_RST_BOOST" addr="0x32D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_rst_boost" range="0x0000 0xFFFF" default="0x3C04"><detail>shut_rst_boost</detail></reg>
		<reg  name="SHUT_RST_BOOST2" addr="0x32D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_rst_boost2" range="0x0000 0xFFFF" default="0x00FF"><detail>shut_rst_boost2</detail></reg>
		<reg  name="SHUT_RST_BOOST3" addr="0x32DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_rst_boost3" range="0x0000 0xFFFF" default="0x00FF"><detail>shut_rst_boost3</detail></reg>
		<reg  name="SHUT_TX_BOOST" addr="0x32DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_tx_boost" range="0x0000 0xFFFF" default="0x370A"><detail>shut_tx_boost</detail></reg>
		<reg  name="SHUT_TX_BOOST2" addr="0x32DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_tx_boost2" range="0x0000 0xFFFF" default="0x00FF"><detail>shut_tx_boost2</detail></reg>
		<reg  name="SHUT_TX_BOOST3" addr="0x32E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_tx_boost3" range="0x0000 0xFFFF" default="0x00FF"><detail>shut_tx_boost3</detail></reg>
		<reg  name="SHUT_DCG_BOOST" addr="0x32E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="shut_dcg_boost" range="0x0000 0xFFFF" default="0x3803"><detail>shut_dcg_boost</detail></reg>
		<reg  name="MIN_SUBROW" addr="0x32E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="min_subrow" range="0x0000 0xFFFF" default="0x009A"><detail>min_subrow</detail></reg>
		<reg  name="MAX_SUBROW_MARGIN" addr="0x32E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="max_subrow_margin" range="0x0000 0xFFFF" default="0x00D0"><detail>max_subrow_margin</detail></reg>
		<reg  name="SHUT_CTRL" addr="0x32EA" space="MFR" span="2" confidential="Y" mask="0xFFFE" display_name="shut_ctrl" range="0x0000 0xFFFE" default="0x3C0E"><detail>shut_ctrl</detail>
			<bitfield  name="SHUT_CTRL_FORCE_T2_1" confidential="Y" mask="0x0002" display_name="1: shut_ctrl_force_t2_1" range="0x0000 0x0001"><detail>shut_ctrl_force_t2_1</detail></bitfield>
			<bitfield  name="SHUT_CTRL_FORCE_T3_1" confidential="Y" mask="0x0004" display_name="2: shut_ctrl_force_t3_1" range="0x0000 0x0001"><detail>shut_ctrl_force_t3_1</detail></bitfield>
			<bitfield  name="SHUT_CTRL_FORCE_T4_1" confidential="Y" mask="0x0008" display_name="3: shut_ctrl_force_t4_1" range="0x0000 0x0001"><detail>shut_ctrl_force_t4_1</detail></bitfield>
			<bitfield  name="SHUT_DISABLE" confidential="Y" mask="0x00F0" display_name="4-7: shut_disable" range="0x0000 0x000F"><detail>shut_disable</detail></bitfield>
			<bitfield  name="SHUT_CTRL_SHUT_DONE" confidential="Y" mask="0xFF00" display_name="8-15: shut_ctrl_shut_done" range="0x0000 0x00FF"><detail>shut_ctrl_shut_done</detail></bitfield></reg>
		<reg  name="SHUT_CTRL2" addr="0x32EC" space="MFR" span="2" confidential="Y" mask="0x73F7" display_name="shut_ctrl2" range="0x0000 0x73F7" default="0x7151"><detail>shut_ctrl2</detail>
			<bitfield  name="SHUT_CTRL2_SH_ADVANCE" confidential="Y" mask="0x0007" display_name="0-2: shut_ctrl2_sh_advance" range="0x0000 0x0007"><detail>shut_ctrl2_sh_advance</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T2_SH_ADVANCE" confidential="Y" mask="0x0030" display_name="4-5: shut_ctrl2_t2_sh_advance" range="0x0000 0x0003"><detail>shut_ctrl2_t2_sh_advance</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T3_SH_ADVANCE" confidential="Y" mask="0x00C0" display_name="6-7: shut_ctrl2_t3_sh_advance" range="0x0000 0x0003"><detail>shut_ctrl2_t3_sh_advance</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T4_SH_ADVANCE" confidential="Y" mask="0x0300" display_name="8-9: shut_ctrl2_t4_sh_advance" range="0x0000 0x0003"><detail>shut_ctrl2_t4_sh_advance</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T2_SH_ADVANCE_DIS" confidential="Y" mask="0x1000" display_name="12: shut_ctrl2_t2_sh_advance_dis" range="0x0000 0x0001"><detail>shut_ctrl2_t2_sh_advance_dis</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T3_SH_ADVANCE_DIS" confidential="Y" mask="0x2000" display_name="13: shut_ctrl2_t3_sh_advance_dis" range="0x0000 0x0001"><detail>shut_ctrl2_t3_sh_advance_dis</detail></bitfield>
			<bitfield  name="SHUT_CTRL2_T4_SH_ADVANCE_DIS" confidential="Y" mask="0x4000" display_name="14: shut_ctrl2_t4_sh_advance_dis" range="0x0000 0x0001"><detail>shut_ctrl2_t4_sh_advance_dis</detail></bitfield></reg>
		<reg  name="SHUT_CTRL3" addr="0x32EE" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="shut_ctrl3" range="0x0000 0x003F" default="0x0022"><detail>Shutter control register 3</detail>
			<bitfield  name="SHUT_AB_SEL" confidential="Y" mask="0x000F" display_name="0-3: shut_ab_sel" range="0x0000 0x000F"><detail>Shutter AB select.</detail></bitfield>
			<bitfield  name="SHUT_AB_ENABLE" confidential="Y" mask="0x0010" display_name="4: shut_ab_enable" range="0x0000 0x0001"><detail>Shutter AB enable</detail></bitfield>
			<bitfield  name="SHUT_AB_DISABLE" confidential="Y" mask="0x0020" display_name="5: shut_ab_disable" range="0x0000 0x0001"><detail>Shutter AB disable</detail></bitfield></reg>
		<reg  name="AE_HIST3_END_PERC" addr="0x32F0" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_end_perc" range="0x0000 0xFFFF" default="0xFFFF"><detail>ae_hist3_end_perc</detail></reg>
		<reg  name="AE_HIST3_DIV" addr="0x32F2" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist3_div" range="0x0000 0xFFFF" default="0x0200"><detail>ae_hist3_div</detail></reg>
		<reg  name="AE_NORM3_WIDTH_MIN" addr="0x32F4" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm3_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>ae_norm3_width_min</detail></reg>
		<reg  name="MIDDLE_INTEGRATION_CTRL" addr="0x32F6" space="MFR" span="2" mask="0x1F1F" display_name="middle_integration_ctrl" range="0x0000 0x1F1F"><detail>Integration time adjustment for Context A and Context B</detail>
			<bitfield  name="MIDDLE_INTEGRATION_TIME" mask="0x000F" display_name="0-3: middle_integration_time" range="0x0000 0x000F"><detail>Middle integration for Context A</detail></bitfield>
			<bitfield  name="T2_T3_SWAP" mask="0x0010" display_name="4: t2_t3_swap" range="0x0000 0x0001"><detail>Shutter swap for Context A</detail></bitfield>
			<bitfield  name="MIDDLE_INTEGRATION_TIME_CB" mask="0x0F00" display_name="8-11: middle_integration_time_cb" range="0x0000 0x000F"><detail>Middle Integration for Context B</detail></bitfield>
			<bitfield  name="T2_T3_SWAP_CB" mask="0x1000" display_name="12: t2_t3_swap_cb" range="0x0000 0x0001"><detail>Shutter swap for Context B</detail></bitfield></reg>
		<reg  name="READ_MODE2" addr="0x32FC" space="MFR" span="2" mask="0xBF3F" display_name="read_mode2" range="0x0000 0xBF3F" default="0x0900"><detail>select readout mode</detail>
			<bitfield  name="READOUT" mask="0x003F" display_name="0-5: readout" range="0x0000 0x003F"><detail>readout, Context A.</detail></bitfield>
			<bitfield  name="READOUT_CB" mask="0x3F00" display_name="8-13: readout_cb" range="0x0000 0x003F"><detail>readout, Context B.</detail></bitfield>
			<bitfield  name="CONTEXT_SW_MODE" mask="0x8000" display_name="15: context_sw_mode" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="PARK_ROW_ADDR2" addr="0x32FE" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="park_row_addr2" range="0x0000 0x0FFF" default="0x0A20"><detail>park_row_addr for ES2</detail></reg>
		<reg  name="GREEN1_GAIN2_" addr="0x3300" space="MFR" span="2" mask="0x07FF" display_name="green1_gain2_" range="0x0000 0x07FF" default="0x0200"><detail>green1_gain2</detail></reg>
		<reg  name="BLUE_GAIN2_" addr="0x3302" space="MFR" span="2" mask="0x07FF" display_name="blue_gain2_" range="0x0000 0x07FF" default="0x0200"><detail>blue_gain2</detail></reg>
		<reg  name="RED_GAIN2_" addr="0x3304" space="MFR" span="2" mask="0x07FF" display_name="red_gain2_" range="0x0000 0x07FF" default="0x0200"><detail>red_gain2</detail></reg>
		<reg  name="GREEN2_GAIN2_" addr="0x3306" space="MFR" span="2" mask="0x07FF" display_name="green2_gain2_" range="0x0000 0x07FF" default="0x0200"><detail>green2_gain2</detail></reg>
		<reg  name="GLOBAL_GAIN2_" addr="0x3308" space="MFR" span="2" mask="0x07FF" display_name="global_gain2_" range="0x0000 0x07FF" default="0x0200"><detail>global_gain2</detail></reg>
		<reg  name="GREEN1_GAIN2_CB" addr="0x330A" space="MFR" span="2" mask="0x07FF" display_name="green1_gain2_cb" range="0x0000 0x07FF" default="0x0200"><detail>green1_gain2_CB</detail></reg>
		<reg  name="BLUE_GAIN2_CB" addr="0x330C" space="MFR" span="2" mask="0x07FF" display_name="blue_gain2_cb" range="0x0000 0x07FF" default="0x0200"><detail>blue_gain2_CB</detail></reg>
		<reg  name="RED_GAIN2_CB" addr="0x330E" space="MFR" span="2" mask="0x07FF" display_name="red_gain2_cb" range="0x0000 0x07FF" default="0x0200"><detail>red_gain2_CB</detail></reg>
		<reg  name="GREEN2_GAIN2_CB" addr="0x3310" space="MFR" span="2" mask="0x07FF" display_name="green2_gain2_cb" range="0x0000 0x07FF" default="0x0200"><detail>green2_gain2_CB</detail></reg>
		<reg  name="GLOBAL_GAIN2_CB" addr="0x3312" space="MFR" span="2" mask="0x07FF" display_name="global_gain2_cb" range="0x0000 0x07FF" default="0x0200"><detail>global_gain2_CB</detail></reg>
		<reg  name="OTPM_WRT_CHECKSUM" addr="0x3316" space="MFR" span="2" mask="0xFFFF" display_name="otpm_wrt_checksum" range="0x0000 0xFFFF"><detail>otpm_wrt_checksum</detail></reg>
		<reg  name="IREG_WRT_CHECKSUM" addr="0x3318" space="MFR" span="2" mask="0xFFFF" display_name="ireg_wrt_checksum" range="0x0000 0xFFFF"><detail>ireg_wrt_checksum</detail></reg>
		<reg  name="PDIM_WRT_CHECKSUM" addr="0x331A" space="MFR" span="2" mask="0xFFFF" display_name="pdim_wrt_checksum" range="0x0000 0xFFFF"><detail>pdim_wrt_checksum</detail></reg>
		<reg  name="M3ROM_CALC_CHECKSUM" addr="0x331C" space="MFR" span="2" mask="0xFFFF" display_name="m3rom_calc_checksum" range="0x0000 0xFFFF"><detail>m3rom_calc_checksum</detail></reg>
		<reg  name="OTPM_CALC_CHECKSUM" addr="0x331E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_calc_checksum" range="0x0000 0xFFFF"><detail>otpm_calc_checksum</detail></reg>
		<reg  name="IREG_CALC_CHECKSUM" addr="0x3320" space="MFR" span="2" mask="0xFFFF" display_name="ireg_calc_checksum" range="0x0000 0xFFFF"><detail>ireg_calc_checksum</detail></reg>
		<reg  name="PDIM_CALC_CHECKSUM" addr="0x3322" space="MFR" span="2" mask="0xFFFF" display_name="pdim_calc_checksum" range="0x0000 0xFFFF"><detail>pdim_calc_checksum</detail></reg>
		<reg  name="CRC_CONTROL_REG" addr="0x3324" space="MFR" span="2" mask="0xFFFF" display_name="crc_control_reg" range="0x0000 0xFFFF" default="0x8000"><detail>crc_control_reg</detail>
			<bitfield  name="CRC_PER_FRAME" mask="0x0001" display_name="0: crc_per_frame" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CRC_EXPOSURE" mask="0x000E" display_name="1-3: crc_exposure" range="0x0000 0x0007"></bitfield>
			<bitfield  name="CRC_ROW_REGIONS" mask="0x01F0" display_name="4-8: crc_row_regions" range="0x0000 0x001F"></bitfield>
			<bitfield  name="CRC_COL_REGIONS" mask="0x0600" display_name="9-10: crc_col_regions" range="0x0000 0x0003"><detail>Reserved.</detail></bitfield>
			<bitfield  name="CRC_EMBED_BITSWAP" mask="0x0800" display_name="11: crc_embed_bitswap" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CRC_DTR_BITSWAP" mask="0x1000" display_name="12: crc_dtr_bitswap" range="0x0000 0x0001"><detail>1: Bit-order of the DTR CRC is reversed.</detail></bitfield>
			<bitfield  name="CRC_FRAME_BITSWAP" mask="0x2000" display_name="13: crc_frame_bitswap" range="0x0000 0x0001"><detail>1: Bit-order of the frame CRC is reversed.</detail></bitfield>
			<bitfield  name="CRC_LINE_BITSWAP" mask="0x4000" display_name="14: crc_line_bitswap" range="0x0000 0x0001"><detail>1: Bit-order of the line CRC is reversed.</detail></bitfield>
			<bitfield  name="CRC_EMBED_ADDR_MAP" mask="0x8000" display_name="15: crc_embed_addr_map" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="CRC_EMB_WRT_CHECKSUM" addr="0x3326" space="MFR" span="2" mask="0xFFFF" display_name="crc_emb_wrt_checksum" range="0x0000 0xFFFF"><detail>crc_emb_wrt_checksum</detail></reg>
		<reg  name="CRC_EMB_CALC_CHECKSUM" addr="0x332A" space="MFR" span="2" mask="0xFFFF" display_name="crc_emb_calc_checksum" range="0x0000 0xFFFF"><detail>crc_emb_calc_checksum</detail></reg>
		<reg  name="CRC_FR_WRT_CHECKSUM_LOW" addr="0x332C" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_wrt_checksum_low" range="0x0000 0xFFFF"><detail>crc_fr_wrt_checksum_low</detail></reg>
		<reg  name="CRC_FR_CALC_CHECKSUM_LOW" addr="0x332E" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_calc_checksum_low" range="0x0000 0xFFFF"><detail>crc_fr_calc_checksum_low</detail></reg>
		<reg  name="HISPI_BAA_OVRDR" addr="0x3330" space="MFR" span="2" confidential="Y" mask="0xFFB8" display_name="hispi_baa_ovrdr" range="0x0000 0xFFB8"><detail>hispi_overrides</detail>
			<bitfield  name="SOV_OVERRIDE_SOL" confidential="Y" mask="0x0008" display_name="3: sov_override_sol" range="0x0000 0x0001"><detail>sov_override_sol</detail></bitfield>
			<bitfield  name="VSYNC_OVERRIDE_EN" confidential="Y" mask="0x0010" display_name="4: vsync_override_en" range="0x0000 0x0001"><detail>vsync_override_en</detail></bitfield>
			<bitfield  name="HSYNC_OVERRIDE_EN" confidential="Y" mask="0x0020" display_name="5: hsync_override_en" range="0x0000 0x0001"><detail>hsync_override_en</detail></bitfield>
			<bitfield  name="T_DLL_LOCK" confidential="Y" mask="0x0780" display_name="7-10: t_dll_lock" range="0x0000 0x000F"><detail>t_dll_lock</detail></bitfield>
			<bitfield  name="T_VREG" confidential="Y" mask="0xF800" display_name="11-15: t_vreg" range="0x0000 0x001F"><detail>t_vreg</detail></bitfield></reg>
		<reg  name="VSYNC_OVRDR" addr="0x3332" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="vsync_ovrdr" range="0x0000 0xFFFF"><detail>vsync_override_code</detail></reg>
		<reg  name="HSYNC_OVRDR" addr="0x3334" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="hsync_ovrdr" range="0x0000 0xFFFF"><detail>hsync_override_code</detail></reg>
		<reg  name="HISPI_TEST" addr="0x3336" space="MFR" span="2" confidential="Y" mask="0x0FF7" display_name="hispi_test" range="0x0000 0x0FF7"><detail>hispi_test</detail>
			<bitfield  name="ALT_TEST_MODE" confidential="Y" mask="0x0007" display_name="0-2: alt_test_mode" range="0x0000 0x0007"><detail>alt_test_mode</detail></bitfield>
			<bitfield  name="HISPI_TEST_MODE" confidential="Y" mask="0x00F0" display_name="4-7: hispi_test_mode" range="0x0000 0x000F"><detail>hispi_test_mode</detail></bitfield>
			<bitfield  name="HISPI_TEST_LANE_EN" confidential="Y" mask="0x0F00" display_name="8-11: hispi_test_lane_en" range="0x0000 0x000F"><detail>hispi_test_lane_en</detail></bitfield></reg>
		<reg  name="TEST_USER_DATA" addr="0x3338" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="test_user_data" range="0x0000 0xFFFF"><detail>test_user_data</detail></reg>
		<reg  name="MIPI_COMPRESS_8_DATA_TYPE" addr="0x333A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_compress_8_data_type" range="0x0000 0xFFFF" default="0x3231"><detail>mipi_compress_8_data_type</detail>
			<bitfield  name="DATA_TYPE_12_8_12" confidential="Y" mask="0x003F" display_name="0-5: data_type_12_8_12" range="0x0000 0x003F"><detail>data_type_12_8_12</detail></bitfield>
			<bitfield  name="DATA_TYPE_10_8_10" confidential="Y" mask="0x3F00" display_name="8-13: data_type_10_8_10" range="0x0000 0x003F"><detail>data_type_10_8_10</detail></bitfield></reg>
		<reg  name="MIPI_COMPRESS_7_DATA_TYPE" addr="0x333C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_compress_7_data_type" range="0x0000 0xFFFF" default="0x3534"><detail>mipi_compress_7_data_type</detail>
			<bitfield  name="DATA_TYPE_12_7_12" confidential="Y" mask="0x003F" display_name="0-5: data_type_12_7_12" range="0x0000 0x003F"><detail>data_type_12_7_12</detail></bitfield>
			<bitfield  name="DATA_TYPE_10_7_10" confidential="Y" mask="0x3F00" display_name="8-13: data_type_10_7_10" range="0x0000 0x003F"><detail>data_type_10_7_10</detail></bitfield></reg>
		<reg  name="MIPI_COMPRESS_6_DATA_TYPE" addr="0x333E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_compress_6_data_type" range="0x0000 0xFFFF" default="0x3736"><detail>mipi_compress_6_data_type</detail>
			<bitfield  name="DATA_TYPE_12_6_12" confidential="Y" mask="0x003F" display_name="0-5: data_type_12_6_12" range="0x0000 0x003F"><detail>data_type_12_6_12</detail></bitfield>
			<bitfield  name="DATA_TYPE_10_6_10" confidential="Y" mask="0x3F00" display_name="8-13: data_type_10_6_10" range="0x0000 0x003F"><detail>data_type_10_6_10</detail></bitfield></reg>
		<reg  name="MIPI_JPEG_PN9_DATA_TYPE" addr="0x3340" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="mipi_jpeg_pn9_data_type" range="0x0000 0xFFFF" default="0x3330"><detail>mipi_jpeg_pn9_data_type</detail>
			<bitfield  name="DATA_TYPE_JPEG8" confidential="Y" mask="0x003F" display_name="0-5: data_type_jpeg8" range="0x0000 0x003F"><detail>data_type_jpeg8</detail></bitfield>
			<bitfield  name="DATA_TYPE_PN9" confidential="Y" mask="0x3F00" display_name="8-13: data_type_pn9" range="0x0000 0x003F"><detail>data_type_pn9</detail></bitfield></reg>
		<reg  name="MIPI_F1_PDT_EDT" addr="0x3342" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f1_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f1_pdt_edt</detail>
			<bitfield  name="MIPI_F1_PDT" mask="0x003F" display_name="0-5: mipi_f1_pdt" range="0x0000 0x003F"><detail>mipi_f1_pdt</detail></bitfield>
			<bitfield  name="MIPI_F1_EDT" mask="0x3F00" display_name="8-13: mipi_f1_edt" range="0x0000 0x003F"><detail>mipi_f1_edt</detail></bitfield></reg>
		<reg  name="MIPI_F1_VDT_VC" addr="0x3344" space="MFR" span="2" mask="0x033F" display_name="mipi_f1_vdt_vc" range="0x0000 0x033F" default="0x0011"><detail>mipi_f1_vdt_vc</detail>
			<bitfield  name="MIPI_F1_VDT" mask="0x003F" display_name="0-5: mipi_f1_vdt" range="0x0000 0x003F"><detail>mipi_f1_vdt</detail></bitfield>
			<bitfield  name="MIPI_F1_VC" mask="0x0300" display_name="8-9: mipi_f1_vc" range="0x0000 0x0003"><detail>mipi_f1_vc</detail></bitfield></reg>
		<reg  name="MIPI_F2_PDT_EDT" addr="0x3346" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f2_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f2_pdt_edt</detail>
			<bitfield  name="MIPI_F2_PDT" mask="0x003F" display_name="0-5: mipi_f2_pdt" range="0x0000 0x003F"><detail>mipi_f2_pdt</detail></bitfield>
			<bitfield  name="MIPI_F2_EDT" mask="0x3F00" display_name="8-13: mipi_f2_edt" range="0x0000 0x003F"><detail>mipi_f2_edt</detail></bitfield></reg>
		<reg  name="MIPI_F2_VDT_VC" addr="0x3348" space="MFR" span="2" mask="0x033F" display_name="mipi_f2_vdt_vc" range="0x0000 0x033F" default="0x0111"><detail>mipi_f2_vdt_vc</detail>
			<bitfield  name="MIPI_F2_VDT" mask="0x003F" display_name="0-5: mipi_f2_vdt" range="0x0000 0x003F"><detail>mipi_f2_vdt</detail></bitfield>
			<bitfield  name="MIPI_F2_VC" mask="0x0300" display_name="8-9: mipi_f2_vc" range="0x0000 0x0003"><detail>mipi_f2_vc</detail></bitfield></reg>
		<reg  name="MIPI_F3_PDT_EDT" addr="0x334A" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f3_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f3_pdt_edt</detail>
			<bitfield  name="MIPI_F3_PDT" mask="0x003F" display_name="0-5: mipi_f3_pdt" range="0x0000 0x003F"><detail>mipi_f3_pdt</detail></bitfield>
			<bitfield  name="MIPI_F3_EDT" mask="0x3F00" display_name="8-13: mipi_f3_edt" range="0x0000 0x003F"><detail>mipi_f3_edt</detail></bitfield></reg>
		<reg  name="MIPI_F3_VDT_VC" addr="0x334C" space="MFR" span="2" mask="0x033F" display_name="mipi_f3_vdt_vc" range="0x0000 0x033F" default="0x0211"><detail>mipi_f3_vdt_vc</detail>
			<bitfield  name="MIPI_F3_VDT" mask="0x003F" display_name="0-5: mipi_f3_vdt" range="0x0000 0x003F"><detail>mipi_f3_vdt</detail></bitfield>
			<bitfield  name="MIPI_F3_VC" mask="0x0300" display_name="8-9: mipi_f3_vc" range="0x0000 0x0003"><detail>mipi_f3_vc</detail></bitfield></reg>
		<reg  name="MIPI_F4_PDT_EDT" addr="0x334E" space="MFR" span="2" mask="0x3F3F" display_name="mipi_f4_pdt_edt" range="0x0000 0x3F3F" default="0x122C"><detail>mipi_f4_pdt_edt</detail>
			<bitfield  name="MIPI_F4_PDT" mask="0x003F" display_name="0-5: mipi_f4_pdt" range="0x0000 0x003F"><detail>mipi_f4_pdt</detail></bitfield>
			<bitfield  name="MIPI_F4_EDT" mask="0x3F00" display_name="8-13: mipi_f4_edt" range="0x0000 0x003F"><detail>mipi_f4_edt</detail></bitfield></reg>
		<reg  name="MIPI_F4_VDT_VC" addr="0x3350" space="MFR" span="2" mask="0x033F" display_name="mipi_f4_vdt_vc" range="0x0000 0x033F" default="0x0311"><detail>mipi_f4_vdt_vc</detail>
			<bitfield  name="MIPI_F4_VDT" mask="0x003F" display_name="0-5: mipi_f4_vdt" range="0x0000 0x003F"><detail>mipi_f4_vdt</detail></bitfield>
			<bitfield  name="MIPI_F4_VC" mask="0x0300" display_name="8-9: mipi_f4_vc" range="0x0000 0x0003"><detail>mipi_f4_vc</detail></bitfield></reg>
		<reg  name="MIPI_DT_VC_CONFIG" addr="0x3352" space="MFR" span="2" mask="0xC00E" display_name="mipi_dt_vc_config" range="0x0000 0xC00E"><detail>mipi_dt_vc_config</detail>
			<bitfield  name="F2_VC_EN" mask="0x0002" display_name="1: f2_vc_en" range="0x0000 0x0001"><detail>enable f2 virtual channel</detail></bitfield>
			<bitfield  name="F3_VC_EN" mask="0x0004" display_name="2: f3_vc_en" range="0x0000 0x0001"><detail>enable f3 virtual channel</detail></bitfield>
			<bitfield  name="F4_VC_EN" mask="0x0008" display_name="3: f4_vc_en" range="0x0000 0x0001"><detail>enable f4 virtual channel</detail></bitfield>
			<bitfield  name="ENABLE_DT_INTERLEAVING" mask="0x4000" display_name="14: enable_dt_interleaving" range="0x0000 0x0001"><detail>enable_dt_interleaving</detail></bitfield>
			<bitfield  name="ENABLE_VB_LINES" mask="0x8000" display_name="15: enable_vb_lines" range="0x0000 0x0001"><detail>enable_vb_lines</detail></bitfield></reg>
		<reg  name="I2C_RD_CHECKSUM" addr="0x3354" space="MFR" span="2" mask="0xFFFF" display_name="i2c_rd_checksum" range="0x0000 0xFFFF" default="0xFFFF"><detail>i2c_rd_checksum</detail></reg>
		<reg  name="CRC_DTR_WRT_CHECKSUM_LOW" addr="0x3356" space="MFR" span="2" mask="0xFFFF" display_name="crc_dtr_wrt_checksum_low" range="0x0000 0xFFFF"><detail>crc_dtr_wrt_checksum_low</detail></reg>
		<reg  name="CRC_DTR_CALC_CHECKSUM_LOW" addr="0x3358" space="MFR" span="2" mask="0xFFFF" display_name="crc_dtr_calc_checksum_low" range="0x0000 0xFFFF"><detail>crc_dtr_calc_checksum_low</detail></reg>
		<reg  name="CRC_FR_DTR_CALC_CHECKSUM_HIGH" addr="0x335C" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_dtr_calc_checksum_high" range="0x0000 0xFFFF"><detail>crc_fr_dtr_calc_checksum_high</detail>
			<bitfield  name="CRC_FR_CALC_CHECKSUM_HIGH" mask="0x00FF" display_name="0-7: crc_fr_calc_checksum_high" range="0x0000 0x00FF"><detail>crc_fr_calc_checksum_high</detail></bitfield>
			<bitfield  name="CRC_DTR_CALC_CHECKSUM_HIGH" mask="0xFF00" display_name="8-15: crc_dtr_calc_checksum_high" range="0x0000 0x00FF"><detail>crc_dtr_calc_checksum_high</detail></bitfield></reg>
		<reg  name="CRC_FR_DTR_WRT_CHECKSUM_HIGH" addr="0x335E" space="MFR" span="2" mask="0xFFFF" display_name="crc_fr_dtr_wrt_checksum_high" range="0x0000 0xFFFF"><detail>crc_fr_dtr_wrt_checksum_high</detail>
			<bitfield  name="CRC_FR_WRT_CHECKSUM_HIGH" mask="0x00FF" display_name="0-7: crc_fr_wrt_checksum_high" range="0x0000 0x00FF"><detail>crc_fr_wrt_checksum_high</detail></bitfield>
			<bitfield  name="CRC_DTR_WRT_CHECKSUM_HIGH" mask="0xFF00" display_name="8-15: crc_dtr_wrt_checksum_high" range="0x0000 0x00FF"><detail>crc_dtr_wrt_checksum_high</detail></bitfield></reg>
		<reg  name="DC_GAIN" addr="0x3362" space="MFR" span="2" mask="0xFFFF" display_name="dc_gain" range="0x0000 0xFFFF" default="0x0001"><detail>dc_gain</detail>
			<bitfield  name="DC_GAIN_T1" mask="0x0001" display_name="0: dc_gain_t1" range="0x0000 0x0001"><detail>dc_gain_t1</detail></bitfield>
			<bitfield  name="DC_GAIN_T2" mask="0x0002" display_name="1: dc_gain_t2" range="0x0000 0x0001"><detail>dc_gain_t2</detail></bitfield>
			<bitfield  name="DC_GAIN_T3" mask="0x0004" display_name="2: dc_gain_t3" range="0x0000 0x0001"><detail>dc_gain_t3</detail></bitfield>
			<bitfield  name="DC_GAIN_T4" mask="0x0008" display_name="3: dc_gain_t4" range="0x0000 0x0001"><detail>dc_gain_t4</detail></bitfield>
			<bitfield  name="DC_GAIN_T1_CB" mask="0x0010" display_name="4: dc_gain_t1_cb" range="0x0000 0x0001"><detail>dc_gain_t1_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T2_CB" mask="0x0020" display_name="5: dc_gain_t2_cb" range="0x0000 0x0001"><detail>dc_gain_t2_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T3_CB" mask="0x0040" display_name="6: dc_gain_t3_cb" range="0x0000 0x0001"><detail>dc_gain_t3_CB</detail></bitfield>
			<bitfield  name="DC_GAIN_T4_CB" mask="0x0080" display_name="7: dc_gain_t4_cb" range="0x0000 0x0001"><detail>dc_gain_t4_CB</detail></bitfield>
			<bitfield  name="GCF_T1" mask="0x0100" display_name="8: gcf_t1" range="0x0000 0x0001"><detail>gcf_t1</detail></bitfield>
			<bitfield  name="GCF_T2" mask="0x0200" display_name="9: gcf_t2" range="0x0000 0x0001"><detail>gcf_t2</detail></bitfield>
			<bitfield  name="GCF_T3" mask="0x0400" display_name="10: gcf_t3" range="0x0000 0x0001"><detail>gcf_t3</detail></bitfield>
			<bitfield  name="GCF_T4" mask="0x0800" display_name="11: gcf_t4" range="0x0000 0x0001"><detail>gcf_t4</detail></bitfield>
			<bitfield  name="GCF_T1_CB" mask="0x1000" display_name="12: gcf_t1_cb" range="0x0000 0x0001"><detail>gcf_t1_CB</detail></bitfield>
			<bitfield  name="GCF_T2_CB" mask="0x2000" display_name="13: gcf_t2_cb" range="0x0000 0x0001"><detail>gcf_t2_CB</detail></bitfield>
			<bitfield  name="GCF_T3_CB" mask="0x4000" display_name="14: gcf_t3_cb" range="0x0000 0x0001"><detail>gcf_t3_CB</detail></bitfield>
			<bitfield  name="GCF_T4_CB" mask="0x8000" display_name="15: gcf_t4_cb" range="0x0000 0x0001"><detail>gcf_t4_CB</detail></bitfield></reg>
		<reg  name="DCG_TRIM" addr="0x3364" space="MFR" span="2" mask="0x07FF" display_name="dcg_trim" range="0x0000 0x07FF" default="0x002A"><detail>dcg_trim</detail></reg>
		<reg  name="ANALOG_GAIN" addr="0x3366" space="MFR" span="2" mask="0xFFFF" display_name="analog_gain" range="0x0000 0x7777"><detail>analog_gain</detail>
			<bitfield  name="ANALOG_GAIN_T1" mask="0x0007" display_name="0-2: analog_gain_t1" range="0x0000 0x0007"><detail>analog_gain_t1</detail></bitfield>
			<bitfield  name="RESERVED_3" confidential="Y" mask="0x0008" display_name="3: reserved_3" range="0x0000 0x0001"><detail>Reserved</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T2" mask="0x0070" display_name="4-6: analog_gain_t2" range="0x0000 0x0007"><detail>analog_gain_t2</detail></bitfield>
			<bitfield  name="RESERVED_7" confidential="Y" mask="0x0080" display_name="7: reserved_7" range="0x0000 0x0001"><detail>Reserved</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T3" mask="0x0700" display_name="8-10: analog_gain_t3" range="0x0000 0x0007"><detail>analog_gain_t3</detail></bitfield>
			<bitfield  name="RESERVED_11" confidential="Y" mask="0x0800" display_name="11: reserved_11" range="0x0000 0x0001"><detail>Reserved</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T4" mask="0x7000" display_name="12-14: analog_gain_t4" range="0x0000 0x0007"><detail>analog_gain_t4</detail></bitfield>
			<bitfield  name="RESERVED_15" confidential="Y" mask="0x8000" display_name="15: reserved_15" range="0x0000 0x0001"><detail>Reserved</detail></bitfield></reg>
		<reg  name="ANALOG_GAIN_CB" addr="0x3368" space="MFR" span="2" mask="0x7777" display_name="analog_gain_cb" range="0x0000 0x7777"><detail>analog_gain_CB</detail>
			<bitfield  name="ANALOG_GAIN_T1_CB" mask="0x0007" display_name="0-2: analog_gain_t1_cb" range="0x0000 0x0007"><detail>analog_gain_t1_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T2_CB" mask="0x0070" display_name="4-6: analog_gain_t2_cb" range="0x0000 0x0007"><detail>analog_gain_t2_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T3_CB" mask="0x0700" display_name="8-10: analog_gain_t3_cb" range="0x0000 0x0007"><detail>analog_gain_t3_CB</detail></bitfield>
			<bitfield  name="ANALOG_GAIN_T4_CB" mask="0x7000" display_name="12-14: analog_gain_t4_cb" range="0x0000 0x0007"><detail>analog_gain_t4_CB</detail></bitfield></reg>
		<reg  name="ANALOG_GAIN2" addr="0x336A" space="MFR" span="2" mask="0xFFFF" display_name="analog_gain2" range="0x0000 0xFFFF"><detail>analog_gain2</detail>
			<bitfield  name="COL_FINE_GAIN_T1" mask="0x000F" display_name="0-3: col_fine_gain_t1" range="0x0000 0x000F"><detail>col_fine_gain_t1</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T2" mask="0x00F0" display_name="4-7: col_fine_gain_t2" range="0x0000 0x000F"><detail>col_fine_gain_t2</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T3" mask="0x0F00" display_name="8-11: col_fine_gain_t3" range="0x0000 0x000F"><detail>col_fine_gain_t3</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T4" mask="0xF000" display_name="12-15: col_fine_gain_t4" range="0x0000 0x000F"><detail>col_fine_gain_t4</detail></bitfield></reg>
		<reg  name="ANALOG_GAIN2_CB" addr="0x336C" space="MFR" span="2" mask="0xFFFF" display_name="analog_gain2_cb" range="0x0000 0xFFFF"><detail>analog_gain2_CB</detail>
			<bitfield  name="COL_FINE_GAIN_T1_CB" mask="0x000F" display_name="0-3: col_fine_gain_t1_cb" range="0x0000 0x000F"><detail>col_fine_gain_t1_CB</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T2_CB" mask="0x00F0" display_name="4-7: col_fine_gain_t2_cb" range="0x0000 0x000F"><detail>col_fine_gain_t2_CB</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T3_CB" mask="0x0F00" display_name="8-11: col_fine_gain_t3_cb" range="0x0000 0x000F"><detail>col_fine_gain_t3_CB</detail></bitfield>
			<bitfield  name="COL_FINE_GAIN_T4_CB" mask="0xF000" display_name="12-15: col_fine_gain_t4_cb" range="0x0000 0x000F"><detail>col_fine_gain_t4_CB</detail></bitfield></reg>
		<reg  name="DATAPATH_SELECT2" addr="0x336E" space="MFR" span="2" mask="0x40FF" display_name="datapath_select2" range="0x0000 0x40FF"><detail>datapath_select2</detail>
			<bitfield  name="DBLC_MEM_ECC_DISABLE" confidential="Y" mask="0x4000" display_name="14: dblc_mem_ecc_disable" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="DBLC_CONTROL" addr="0x3370" space="MFR" span="2" mask="0xFFFF" display_name="dblc_control" range="0x0000 0xFFFF" default="0x0100"><detail>dblc_control</detail>
			<bitfield  name="DBLC_ENABLE" mask="0x0001" display_name="0: dblc_enable" range="0x0000 0x0001"><detail>dblc_enable</detail></bitfield>
			<bitfield  name="DBLC_EMBED_EN" mask="0x0002" display_name="1: dblc_embed_en" range="0x0000 0x0001"><detail>dblc_embed_en</detail></bitfield>
			<bitfield  name="DBLC_FRAME_STYLE" mask="0x000C" display_name="2-3: dblc_frame_style" range="0x0000 0x0003"><detail>dblc_frame_style</detail></bitfield>
			<bitfield  name="DBLC_EN_GAINTRIG" mask="0x0010" display_name="4: dblc_en_gaintrig" range="0x0000 0x0001"><detail>dblc_en_gaintrig</detail></bitfield>
			<bitfield  name="DBLC_EN_TEMPTRIG" mask="0x0020" display_name="5: dblc_en_temptrig" range="0x0000 0x0001"><detail>dblc_en_temptrig</detail></bitfield>
			<bitfield  name="DBLC_EN_TOP_ROWS" mask="0x0100" display_name="8: dblc_en_top_rows" range="0x0000 0x0001"><detail>dblc_en_top_rows</detail></bitfield>
			<bitfield  name="DBLC_FORCE_STATE_ERROR" confidential="Y" mask="0x0C00" display_name="10-11: dblc_force_state_error" range="0x0000 0x0003"><detail>dblc_force_state_error</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T1" mask="0x1000" display_name="12: dblc_fs_trig_t1" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t1</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T2" mask="0x2000" display_name="13: dblc_fs_trig_t2" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t2</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T3" mask="0x4000" display_name="14: dblc_fs_trig_t3" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t3</detail></bitfield>
			<bitfield  name="DBLC_FS_TRIG_T4" mask="0x8000" display_name="15: dblc_fs_trig_t4" range="0x0000 0x0001" rw="WO"><detail>dblc_fs_trig_t4</detail></bitfield></reg>
		<reg  name="DBLC_FS0_CONTROL" addr="0x3372" space="MFR" span="2" mask="0xFFFF" display_name="dblc_fs0_control" range="0x0000 0xFFFF" default="0x700F"><detail>dblc_fs0_control</detail>
			<bitfield  name="DBLC_FS0_EN_T1" confidential="Y" mask="0x0001" display_name="0: dblc_fs0_en_t1" range="0x0000 0x0001"><detail>dblc_fs0_en_t1</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T2" confidential="Y" mask="0x0002" display_name="1: dblc_fs0_en_t2" range="0x0000 0x0001"><detail>dblc_fs0_en_t2</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T3" confidential="Y" mask="0x0004" display_name="2: dblc_fs0_en_t3" range="0x0000 0x0001"><detail>dblc_fs0_en_t3</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_T4" confidential="Y" mask="0x0008" display_name="3: dblc_fs0_en_t4" range="0x0000 0x0001"><detail>dblc_fs0_en_t4</detail></bitfield>
			<bitfield  name="DBLC_FS0_COLOR_MODE" mask="0x0030" display_name="4-5: dblc_fs0_color_mode" range="0x0000 0x0003"><detail>dblc_fs0_color_mode</detail></bitfield>
			<bitfield  name="DBLC_FS0_HIST_EN" mask="0x0040" display_name="6: dblc_fs0_hist_en" range="0x0000 0x0001"><detail>dblc_fs0_hist_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_HIST_SEL" mask="0x0080" display_name="7: dblc_fs0_hist_sel" range="0x0000 0x0001"><detail>dblc_fs0_hist_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_SCALE_EN" mask="0x0100" display_name="8: dblc_fs0_scale_en" range="0x0000 0x0001"><detail>dblc_fs0_scale_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_SCALE_SEL" mask="0x0200" display_name="9: dblc_fs0_scale_sel" range="0x0000 0x0001"><detail>dblc_fs0_scale_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_OFFSET_EN" mask="0x0400" display_name="10: dblc_fs0_offset_en" range="0x0000 0x0001"><detail>dblc_fs0_offset_en</detail></bitfield>
			<bitfield  name="DBLC_FS0_OFFSET_SEL" mask="0x0800" display_name="11: dblc_fs0_offset_sel" range="0x0000 0x0001"><detail>dblc_fs0_offset_sel</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_CALC" confidential="Y" mask="0x1000" display_name="12: dblc_fs0_en_calc" range="0x0000 0x0001"><detail>dblc_fs0_en_calc</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_XFER" confidential="Y" mask="0x2000" display_name="13: dblc_fs0_en_xfer" range="0x0000 0x0001"><detail>dblc_fs0_en_xfer</detail></bitfield>
			<bitfield  name="DBLC_FS0_EN_CORR" confidential="Y" mask="0x4000" display_name="14: dblc_fs0_en_corr" range="0x0000 0x0001"><detail>dblc_fs0_en_corr</detail></bitfield>
			<bitfield  name="DBLC_FS0_EVERY_FRAME" mask="0x8000" display_name="15: dblc_fs0_every_frame" range="0x0000 0x0001"><detail>dblc_fs0_every_frame</detail></bitfield></reg>
		<reg  name="DBLC_FS1_CONTROL" addr="0x3374" space="MFR" span="2" mask="0xFFFF" display_name="dblc_fs1_control" range="0x0000 0xFFFF" default="0x700F"><detail>dblc_fs1_control</detail>
			<bitfield  name="DBLC_FS1_EN_T1" confidential="Y" mask="0x0001" display_name="0: dblc_fs1_en_t1" range="0x0000 0x0001"><detail>dblc_fs1_en_t1</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_T2" confidential="Y" mask="0x0002" display_name="1: dblc_fs1_en_t2" range="0x0000 0x0001"><detail>dblc_fs1_en_t2</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_T3" confidential="Y" mask="0x0004" display_name="2: dblc_fs1_en_t3" range="0x0000 0x0001"><detail>dblc_fs1_en_t3</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_T4" confidential="Y" mask="0x0008" display_name="3: dblc_fs1_en_t4" range="0x0000 0x0001"><detail>dblc_fs1_en_t4</detail></bitfield>
			<bitfield  name="DBLC_FS1_COLOR_MODE" mask="0x0030" display_name="4-5: dblc_fs1_color_mode" range="0x0000 0x0003"><detail>dblc_fs1_color_mode</detail></bitfield>
			<bitfield  name="DBLC_FS1_HIST_EN" mask="0x0040" display_name="6: dblc_fs1_hist_en" range="0x0000 0x0001"><detail>dblc_fs1_hist_en</detail></bitfield>
			<bitfield  name="DBLC_FS1_HIST_SEL" mask="0x0080" display_name="7: dblc_fs1_hist_sel" range="0x0000 0x0001"><detail>dblc_fs1_hist_sel</detail></bitfield>
			<bitfield  name="DBLC_FS1_SCALE_EN" mask="0x0100" display_name="8: dblc_fs1_scale_en" range="0x0000 0x0001"><detail>dblc_fs1_scale_en</detail></bitfield>
			<bitfield  name="DBLC_FS1_SCALE_SEL" mask="0x0200" display_name="9: dblc_fs1_scale_sel" range="0x0000 0x0001"><detail>dblc_fs1_scale_sel</detail></bitfield>
			<bitfield  name="DBLC_FS1_OFFSET_EN" mask="0x0400" display_name="10: dblc_fs1_offset_en" range="0x0000 0x0001"><detail>dblc_fs1_offset_en</detail></bitfield>
			<bitfield  name="DBLC_FS1_OFFSET_SEL" mask="0x0800" display_name="11: dblc_fs1_offset_sel" range="0x0000 0x0001"><detail>dblc_fs1_offset_sel</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_CALC" confidential="Y" mask="0x1000" display_name="12: dblc_fs1_en_calc" range="0x0000 0x0001"><detail>dblc_fs1_en_calc</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_XFER" confidential="Y" mask="0x2000" display_name="13: dblc_fs1_en_xfer" range="0x0000 0x0001"><detail>dblc_fs1_en_xfer</detail></bitfield>
			<bitfield  name="DBLC_FS1_EN_CORR" confidential="Y" mask="0x4000" display_name="14: dblc_fs1_en_corr" range="0x0000 0x0001"><detail>dblc_fs1_en_corr</detail></bitfield>
			<bitfield  name="DBLC_FS1_EVERY_FRAME" mask="0x8000" display_name="15: dblc_fs1_every_frame" range="0x0000 0x0001"><detail>dblc_fs1_every_frame</detail></bitfield></reg>
		<reg  name="DBLC_FS2_CONTROL" addr="0x3376" space="MFR" span="2" mask="0xFFFF" display_name="dblc_fs2_control" range="0x0000 0xFFFF" default="0x700F"><detail>dblc_fs2_control</detail>
			<bitfield  name="DBLC_FS2_EN_T1" confidential="Y" mask="0x0001" display_name="0: dblc_fs2_en_t1" range="0x0000 0x0001"><detail>dblc_fs2_en_t1</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_T2" confidential="Y" mask="0x0002" display_name="1: dblc_fs2_en_t2" range="0x0000 0x0001"><detail>dblc_fs2_en_t2</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_T3" confidential="Y" mask="0x0004" display_name="2: dblc_fs2_en_t3" range="0x0000 0x0001"><detail>dblc_fs2_en_t3</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_T4" confidential="Y" mask="0x0008" display_name="3: dblc_fs2_en_t4" range="0x0000 0x0001"><detail>dblc_fs2_en_t4</detail></bitfield>
			<bitfield  name="DBLC_FS2_COLOR_MODE" mask="0x0030" display_name="4-5: dblc_fs2_color_mode" range="0x0000 0x0003"><detail>dblc_fs2_color_mode</detail></bitfield>
			<bitfield  name="DBLC_FS2_HIST_EN" mask="0x0040" display_name="6: dblc_fs2_hist_en" range="0x0000 0x0001"><detail>dblc_fs2_hist_en</detail></bitfield>
			<bitfield  name="DBLC_FS2_HIST_SEL" mask="0x0080" display_name="7: dblc_fs2_hist_sel" range="0x0000 0x0001"><detail>dblc_fs2_hist_sel</detail></bitfield>
			<bitfield  name="DBLC_FS2_SCALE_EN" mask="0x0100" display_name="8: dblc_fs2_scale_en" range="0x0000 0x0001"><detail>dblc_fs2_scale_en</detail></bitfield>
			<bitfield  name="DBLC_FS2_SCALE_SEL" mask="0x0200" display_name="9: dblc_fs2_scale_sel" range="0x0000 0x0001"><detail>dblc_fs2_scale_sel</detail></bitfield>
			<bitfield  name="DBLC_FS2_OFFSET_EN" mask="0x0400" display_name="10: dblc_fs2_offset_en" range="0x0000 0x0001"><detail>dblc_fs2_offset_en</detail></bitfield>
			<bitfield  name="DBLC_FS2_OFFSET_SEL" mask="0x0800" display_name="11: dblc_fs2_offset_sel" range="0x0000 0x0001"><detail>dblc_fs2_offset_sel</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_CALC" confidential="Y" mask="0x1000" display_name="12: dblc_fs2_en_calc" range="0x0000 0x0001"><detail>dblc_fs2_en_calc</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_XFER" confidential="Y" mask="0x2000" display_name="13: dblc_fs2_en_xfer" range="0x0000 0x0001"><detail>dblc_fs2_en_xfer</detail></bitfield>
			<bitfield  name="DBLC_FS2_EN_CORR" confidential="Y" mask="0x4000" display_name="14: dblc_fs2_en_corr" range="0x0000 0x0001"><detail>dblc_fs2_en_corr</detail></bitfield>
			<bitfield  name="DBLC_FS2_EVERY_FRAME" mask="0x8000" display_name="15: dblc_fs2_every_frame" range="0x0000 0x0001"><detail>dblc_fs2_every_frame</detail></bitfield></reg>
		<reg  name="DBLC_FS3_CONTROL" addr="0x3378" space="MFR" span="2" mask="0xFFFF" display_name="dblc_fs3_control" range="0x0000 0xFFFF" default="0x700F"><detail>dblc_fs3_control</detail>
			<bitfield  name="DBLC_FS3_EN_T1" confidential="Y" mask="0x0001" display_name="0: dblc_fs3_en_t1" range="0x0000 0x0001"><detail>dblc_fs3_en_t1</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_T2" confidential="Y" mask="0x0002" display_name="1: dblc_fs3_en_t2" range="0x0000 0x0001"><detail>dblc_fs3_en_t2</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_T3" confidential="Y" mask="0x0004" display_name="2: dblc_fs3_en_t3" range="0x0000 0x0001"><detail>dblc_fs3_en_t3</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_T4" confidential="Y" mask="0x0008" display_name="3: dblc_fs3_en_t4" range="0x0000 0x0001"><detail>dblc_fs3_en_t4</detail></bitfield>
			<bitfield  name="DBLC_FS3_COLOR_MODE" mask="0x0030" display_name="4-5: dblc_fs3_color_mode" range="0x0000 0x0003"><detail>dblc_fs3_color_mode</detail></bitfield>
			<bitfield  name="DBLC_FS3_HIST_EN" mask="0x0040" display_name="6: dblc_fs3_hist_en" range="0x0000 0x0001"><detail>dblc_fs3_hist_en</detail></bitfield>
			<bitfield  name="DBLC_FS3_HIST_SEL" mask="0x0080" display_name="7: dblc_fs3_hist_sel" range="0x0000 0x0001"><detail>dblc_fs3_hist_sel</detail></bitfield>
			<bitfield  name="DBLC_FS3_SCALE_EN" mask="0x0100" display_name="8: dblc_fs3_scale_en" range="0x0000 0x0001"><detail>dblc_fs3_scale_en</detail></bitfield>
			<bitfield  name="DBLC_FS3_SCALE_SEL" mask="0x0200" display_name="9: dblc_fs3_scale_sel" range="0x0000 0x0001"><detail>dblc_fs3_scale_sel</detail></bitfield>
			<bitfield  name="DBLC_FS3_OFFSET_EN" mask="0x0400" display_name="10: dblc_fs3_offset_en" range="0x0000 0x0001"><detail>dblc_fs3_offset_en</detail></bitfield>
			<bitfield  name="DBLC_FS3_OFFSET_SEL" mask="0x0800" display_name="11: dblc_fs3_offset_sel" range="0x0000 0x0001"><detail>dblc_fs3_offset_sel</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_CALC" confidential="Y" mask="0x1000" display_name="12: dblc_fs3_en_calc" range="0x0000 0x0001"><detail>dblc_fs3_en_calc</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_XFER" confidential="Y" mask="0x2000" display_name="13: dblc_fs3_en_xfer" range="0x0000 0x0001"><detail>dblc_fs3_en_xfer</detail></bitfield>
			<bitfield  name="DBLC_FS3_EN_CORR" confidential="Y" mask="0x4000" display_name="14: dblc_fs3_en_corr" range="0x0000 0x0001"><detail>dblc_fs3_en_corr</detail></bitfield>
			<bitfield  name="DBLC_FS3_EVERY_FRAME" mask="0x8000" display_name="15: dblc_fs3_every_frame" range="0x0000 0x0001"><detail>dblc_fs3_every_frame</detail></bitfield></reg>
		<reg  name="DBLC_SCALE0" addr="0x337A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_scale0" range="0x0000 0xFFFF"><detail>dblc_scale0</detail></reg>
		<reg  name="DBLC_SCALE1" addr="0x337C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dblc_scale1" range="0x0000 0xFFFF"><detail>dblc_scale1</detail></reg>
		<reg  name="DBLC_OFFSET0" addr="0x337E" space="MFR" span="2" mask="0xFFFF" display_name="dblc_offset0" range="0x0000 0xFFFF"><detail>dblc_offset0</detail></reg>
		<reg  name="DBLC_OFFSET1" addr="0x3380" space="MFR" span="2" mask="0xFFFF" display_name="dblc_offset1" range="0x0000 0xFFFF"><detail>dblc_offset1</detail></reg>
		<reg  name="DBLC_WEIGHT0" addr="0x3382" space="MFR" span="2" mask="0x00FF" display_name="dblc_weight0" range="0x0000 0x00FF" default="0x00FF"><detail>dblc_weight0</detail></reg>
		<reg  name="DBLC_WEIGHT1" addr="0x3384" space="MFR" span="2" mask="0x00FF" display_name="dblc_weight1" range="0x0000 0x00FF" default="0x00FF"><detail>dblc_weight1</detail></reg>
		<reg  name="DBLC_PEDESTAL" addr="0x3386" space="MFR" span="2" mask="0x3FFF" display_name="dblc_pedestal" range="0x0000 0x3FFF"><detail>dblc_pedestal</detail></reg>
		<reg  name="TPG_CONTROL" addr="0x3388" space="MFR" span="2" mask="0x0FFD" display_name="tpg_control" range="0x0000 0x0FFD"><detail>tpg_control</detail>
			<bitfield  name="TPG_ENABLE" mask="0x0001" display_name="0: tpg_enable" range="0x0000 0x0001"><detail>Main enable for all functions</detail></bitfield>
			<bitfield  name="TPG_MODE" mask="0x000C" display_name="2-3: tpg_mode" range="0x0000 0x0003"><detail>Standard pattern mode</detail></bitfield>
			<bitfield  name="TPG_MERGE_MODE" mask="0x0030" display_name="4-5: tpg_merge_mode" range="0x0000 0x0003"><detail>Merge Mode</detail></bitfield>
			<bitfield  name="TPG_NOISE1_EN" mask="0x0040" display_name="6: tpg_noise1_en" range="0x0000 0x0001"><detail>Enable HDR noise1</detail></bitfield>
			<bitfield  name="TPG_NOISE2_EN" mask="0x0080" display_name="7: tpg_noise2_en" range="0x0000 0x0001"><detail>Enable HDR noise2 for each exposure</detail></bitfield>
			<bitfield  name="TPG_NOISE1_AMPLITUDE" mask="0x0F00" display_name="8-11: tpg_noise1_amplitude" range="0x0000 0x000F"><detail>Amplitude for noise1 generator</detail></bitfield></reg>
		<reg  name="TPG_COLOR0_GR1_HI" addr="0x338A" space="MFR" span="2" mask="0x00FF" display_name="tpg_color0_gr1_hi" range="0x0000 0x00FF"><detail>tpg_color0_gr1_hi</detail></reg>
		<reg  name="TPG_COLOR0_GR1_LO" addr="0x338C" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_gr1_lo" range="0x0000 0xFFFF" default="0x0100"><detail>tpg_color0_gr1_lo</detail></reg>
		<reg  name="TPG_COLOR0_RED_HI" addr="0x338E" space="MFR" span="2" mask="0x00FF" display_name="tpg_color0_red_hi" range="0x0000 0x00FF"><detail>tpg_color0_red_hi</detail></reg>
		<reg  name="TPG_COLOR0_RED_LO" addr="0x3390" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_red_lo" range="0x0000 0xFFFF" default="0x0200"><detail>tpg_color0_red_lo</detail></reg>
		<reg  name="TPG_COLOR0_BLU_HI" addr="0x3392" space="MFR" span="2" mask="0x00FF" display_name="tpg_color0_blu_hi" range="0x0000 0x00FF"><detail>tpg_color0_blu_hi</detail></reg>
		<reg  name="TPG_COLOR0_BLU_LO" addr="0x3394" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_blu_lo" range="0x0000 0xFFFF" default="0x0300"><detail>tpg_color0_blu_lo</detail></reg>
		<reg  name="TPG_COLOR0_GR2_HI" addr="0x3396" space="MFR" span="2" mask="0x00FF" display_name="tpg_color0_gr2_hi" range="0x0000 0x00FF"><detail>tpg_color0_gr2_hi</detail></reg>
		<reg  name="TPG_COLOR0_GR2_LO" addr="0x3398" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color0_gr2_lo" range="0x0000 0xFFFF" default="0x0400"><detail>tpg_color0_gr2_lo</detail></reg>
		<reg  name="TPG_COLOR1_GR1_HI" addr="0x339A" space="MFR" span="2" mask="0x00FF" display_name="tpg_color1_gr1_hi" range="0x0000 0x00FF"><detail>tpg_color1_gr1_hi</detail></reg>
		<reg  name="TPG_COLOR1_GR1_LO" addr="0x339C" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_gr1_lo" range="0x0000 0xFFFF" default="0x0500"><detail>tpg_color1_gr1_lo</detail></reg>
		<reg  name="TPG_COLOR1_RED_HI" addr="0x339E" space="MFR" span="2" mask="0x00FF" display_name="tpg_color1_red_hi" range="0x0000 0x00FF"><detail>tpg_color1_red_hi</detail></reg>
		<reg  name="TPG_COLOR1_RED_LO" addr="0x33A0" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_red_lo" range="0x0000 0xFFFF" default="0x0600"><detail>tpg_color1_red_lo</detail></reg>
		<reg  name="TPG_COLOR1_BLU_HI" addr="0x33A2" space="MFR" span="2" mask="0x00FF" display_name="tpg_color1_blu_hi" range="0x0000 0x00FF"><detail>tpg_color1_blu_hi</detail></reg>
		<reg  name="TPG_COLOR1_BLU_LO" addr="0x33A4" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_blu_lo" range="0x0000 0xFFFF" default="0x0700"><detail>tpg_color1_blu_lo</detail></reg>
		<reg  name="TPG_COLOR1_GR2_HI" addr="0x33A6" space="MFR" span="2" mask="0x00FF" display_name="tpg_color1_gr2_hi" range="0x0000 0x00FF"><detail>tpg_color1_gr2_hi</detail></reg>
		<reg  name="TPG_COLOR1_GR2_LO" addr="0x33A8" space="MFR" span="2" mask="0xFFFF" display_name="tpg_color1_gr2_lo" range="0x0000 0xFFFF" default="0x0800"><detail>tpg_color1_gr2_lo</detail></reg>
		<reg  name="TPG_STDPAT_REGION1" addr="0x33AA" space="MFR" span="2" mask="0x1FFF" display_name="tpg_stdpat_region1" range="0x0000 0x1FFF" default="0x1F03"><detail>tpg_stdpat_region1</detail>
			<bitfield  name="ROWS_DTR_TOP_EN" mask="0x0001" display_name="0: rows_dtr_top_en" range="0x0000 0x0001"><detail>rows_dtr_top_en</detail></bitfield>
			<bitfield  name="ROWS_DDK_TOP_EN" mask="0x0004" display_name="2: rows_ddk_top_en" range="0x0000 0x0001"><detail>rows_ddk_top_en</detail></bitfield>
			<bitfield  name="ROWS_ACTIVE_EN" mask="0x0010" display_name="4: rows_active_en" range="0x0000 0x0001"><detail>rows_active_en</detail></bitfield>
			<bitfield  name="ROWS_ATR_BTM_EN" mask="0x0040" display_name="6: rows_atr_btm_en" range="0x0000 0x0001"><detail>rows_atr_btm_en</detail></bitfield>
			<bitfield  name="COLS_RNC_EN" mask="0x0100" display_name="8: cols_rnc_en" range="0x0000 0x0001"><detail>cols_rnc_en</detail></bitfield>
			<bitfield  name="COLS_RRC_EN" mask="0x0800" display_name="11: cols_rrc_en" range="0x0000 0x0001"><detail>cols_rrc_en</detail></bitfield>
			<bitfield  name="COLS_ACTIVE_EN" mask="0x1000" display_name="12: cols_active_en" range="0x0000 0x0001"><detail>cols_active_en</detail></bitfield></reg>
		<reg  name="TPG_STDPAT_REGION2" addr="0x33AC" space="MFR" span="2" mask="0x1FFF" display_name="tpg_stdpat_region2" range="0x0000 0x1FFF" default="0x0800"><detail>tpg_stdpat_region2</detail>
			<bitfield  name="ROWS_DTR_TOP_EN" mask="0x0001" display_name="0: rows_dtr_top_en" range="0x0000 0x0001"><detail>rows_dtr_top_en</detail></bitfield>
			<bitfield  name="ROWS_DDK_TOP_EN" mask="0x0004" display_name="2: rows_ddk_top_en" range="0x0000 0x0001"><detail>rows_ddk_top_en</detail></bitfield>
			<bitfield  name="ROWS_ACTIVE_EN" mask="0x0010" display_name="4: rows_active_en" range="0x0000 0x0001"><detail>rows_active_en</detail></bitfield>
			<bitfield  name="ROWS_ATR_BTM_EN" mask="0x0040" display_name="6: rows_atr_btm_en" range="0x0000 0x0001"><detail>rows_atr_btm_en</detail></bitfield>
			<bitfield  name="COLS_RNC_EN" mask="0x0100" display_name="8: cols_rnc_en" range="0x0000 0x0001"><detail>cols_rnc_en</detail></bitfield>
			<bitfield  name="COLS_RRC_EN" mask="0x0800" display_name="11: cols_rrc_en" range="0x0000 0x0001"><detail>cols_rrc_en</detail></bitfield>
			<bitfield  name="COLS_ACTIVE_EN" mask="0x1000" display_name="12: cols_active_en" range="0x0000 0x0001"><detail>cols_active_en</detail></bitfield></reg>
		<reg  name="TPG_NOISE1_REGION" addr="0x33AE" space="MFR" span="2" mask="0x1FFF" display_name="tpg_noise1_region" range="0x0000 0x1FFF" default="0x1003"><detail>tpg_noise1_region</detail>
			<bitfield  name="ROWS_DTR_TOP_EN" mask="0x0001" display_name="0: rows_dtr_top_en" range="0x0000 0x0001"><detail>rows_dtr_top_en</detail></bitfield>
			<bitfield  name="ROWS_DDK_TOP_EN" mask="0x0004" display_name="2: rows_ddk_top_en" range="0x0000 0x0001"><detail>rows_ddk_top_en</detail></bitfield>
			<bitfield  name="ROWS_ACTIVE_EN" mask="0x0010" display_name="4: rows_active_en" range="0x0000 0x0001"><detail>rows_active_en</detail></bitfield>
			<bitfield  name="ROWS_ATR_BTM_EN" mask="0x0040" display_name="6: rows_atr_btm_en" range="0x0000 0x0001"><detail>rows_atr_btm_en</detail></bitfield>
			<bitfield  name="COLS_RNC_EN" mask="0x0100" display_name="8: cols_rnc_en" range="0x0000 0x0001"><detail>cols_rnc_en</detail></bitfield>
			<bitfield  name="COLS_RRC_EN" mask="0x0800" display_name="11: cols_rrc_en" range="0x0000 0x0001"><detail>cols_rrc_en</detail></bitfield>
			<bitfield  name="COLS_ACTIVE_EN" mask="0x1000" display_name="12: cols_active_en" range="0x0000 0x0001"><detail>cols_active_en</detail></bitfield></reg>
		<reg  name="TPG_NOISE2_REGION" addr="0x33B0" space="MFR" span="2" mask="0x1FFF" display_name="tpg_noise2_region" range="0x0000 0x1FFF"><detail>tpg_noise2_region</detail>
			<bitfield  name="ROWS_DTR_TOP_EN" mask="0x0001" display_name="0: rows_dtr_top_en" range="0x0000 0x0001"><detail>rows_dtr_top_en</detail></bitfield>
			<bitfield  name="ROWS_DDK_TOP_EN" mask="0x0004" display_name="2: rows_ddk_top_en" range="0x0000 0x0001"><detail>rows_ddk_top_en</detail></bitfield>
			<bitfield  name="ROWS_ACTIVE_EN" mask="0x0010" display_name="4: rows_active_en" range="0x0000 0x0001"><detail>rows_active_en</detail></bitfield>
			<bitfield  name="ROWS_ATR_BTM_EN" mask="0x0040" display_name="6: rows_atr_btm_en" range="0x0000 0x0001"><detail>rows_atr_btm_en</detail></bitfield>
			<bitfield  name="COLS_RNC_EN" mask="0x0100" display_name="8: cols_rnc_en" range="0x0000 0x0001"><detail>cols_rnc_en</detail></bitfield>
			<bitfield  name="COLS_RRC_EN" mask="0x0800" display_name="11: cols_rrc_en" range="0x0000 0x0001"><detail>cols_rrc_en</detail></bitfield>
			<bitfield  name="COLS_ACTIVE_EN" mask="0x1000" display_name="12: cols_active_en" range="0x0000 0x0001"><detail>cols_active_en</detail></bitfield></reg>
		<reg  name="TPG_NOISE2_AMPLITUDE" addr="0x33B2" space="MFR" span="2" mask="0xFFFF" display_name="tpg_noise2_amplitude" range="0x0000 0xFFFF"><detail>tpg_noise2_amplitude</detail>
			<bitfield  name="TPG_NOISE2_T1_AMPLITUD" mask="0x000F" display_name="0-3: tpg_noise2_t1_amplitud" range="0x0000 0x000F"><detail>T1 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T2_AMPLITUD" mask="0x00F0" display_name="4-7: tpg_noise2_t2_amplitud" range="0x0000 0x000F"><detail>T2 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T3_AMPLITUD" mask="0x0F00" display_name="8-11: tpg_noise2_t3_amplitud" range="0x0000 0x000F"><detail>T3 noise amplitude for noise generator 2.</detail></bitfield>
			<bitfield  name="TPG_NOISE2_T4_AMPLITUD" mask="0xF000" display_name="12-15: tpg_noise2_t4_amplitud" range="0x0000 0x000F"><detail>T4 noise amplitude for noise generator 2.</detail></bitfield></reg>
		<reg  name="TPG_BLOB_X1" addr="0x33B4" space="MFR" span="2" mask="0x1FFF" display_name="tpg_blob_x1" range="0x0000 0x1FFF"><detail>tpg_blob_x1</detail></reg>
		<reg  name="TPG_BLOB_Y1" addr="0x33B6" space="MFR" span="2" mask="0x0FFF" display_name="tpg_blob_y1" range="0x0000 0x0FFF"><detail>tpg_blob_y1</detail></reg>
		<reg  name="TPG_BLOB_X2" addr="0x33B8" space="MFR" span="2" mask="0x1FFF" display_name="tpg_blob_x2" range="0x0000 0x1FFF"><detail>tpg_blob_x2</detail></reg>
		<reg  name="TPG_BLOB_Y2" addr="0x33BA" space="MFR" span="2" mask="0x0FFF" display_name="tpg_blob_y2" range="0x0000 0x0FFF"><detail>tpg_blob_y2</detail></reg>
		<reg  name="TPG_HDR_RATIOS" addr="0x33BC" space="MFR" span="2" mask="0x3777" display_name="tpg_hdr_ratios" range="0x0000 0x3777" default="0x2000"><detail>tpg_hdr_ratios</detail>
			<bitfield  name="TPG_T1_T2_RATIO" mask="0x0007" display_name="0-2: tpg_t1_t2_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 1 by to get exposure 2.</detail></bitfield>
			<bitfield  name="TPG_T2_T3_RATIO" mask="0x0070" display_name="4-6: tpg_t2_t3_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 2 by to get exposure 3.</detail></bitfield>
			<bitfield  name="TPG_T3_T4_RATIO" mask="0x0700" display_name="8-10: tpg_t3_t4_ratio" range="0x0000 0x0007"><detail>Value to right shift exposure 3 by to get exposure 4.</detail></bitfield>
			<bitfield  name="TPG_HDR_DECOMPOSE" mask="0x1000" display_name="12: tpg_hdr_decompose" range="0x0000 0x0001"><detail>24-bit decompose</detail></bitfield>
			<bitfield  name="TPG_HDR_SATURATE" mask="0x2000" display_name="13: tpg_hdr_saturate" range="0x0000 0x0001"><detail>saturate if next exp is nonzero</detail></bitfield></reg>
		<reg  name="ANALOG_LOW_GAIN" addr="0x33BE" space="MFR" span="2" mask="0x00FF" display_name="analog_low_gain" range="0x0000 0x00FF"><detail>analog_low_gain</detail>
			<bitfield  name="ANA_LO_GAIN_T1" mask="0x0001" display_name="0: ana_lo_gain_t1" range="0x0000 0x0001"><detail>ana_lo_gain_t1</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T2" mask="0x0002" display_name="1: ana_lo_gain_t2" range="0x0000 0x0001"><detail>ana_lo_gain_t2</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T3" mask="0x0004" display_name="2: ana_lo_gain_t3" range="0x0000 0x0001"><detail>ana_lo_gain_t3</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T4" mask="0x0008" display_name="3: ana_lo_gain_t4" range="0x0000 0x0001"><detail>ana_lo_gain_t4</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T1_CB" mask="0x0010" display_name="4: ana_lo_gain_t1_cb" range="0x0000 0x0001"><detail>ana_lo_gain_t1_cb</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T2_CB" mask="0x0020" display_name="5: ana_lo_gain_t2_cb" range="0x0000 0x0001"><detail>ana_lo_gain_t2_cb</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T3_CB" mask="0x0040" display_name="6: ana_lo_gain_t3_cb" range="0x0000 0x0001"><detail>ana_lo_gain_t3_cb</detail></bitfield>
			<bitfield  name="ANA_LO_GAIN_T4_CB" mask="0x0080" display_name="7: ana_lo_gain_t4_cb" range="0x0000 0x0001"><detail>ana_lo_gain_t4_cb</detail></bitfield></reg>
		<reg  name="OC_LUT_00" addr="0x33C0" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_00" range="0x0000 0xFFFF" default="0x2000"><detail>oc_lut_00</detail></reg>
		<reg  name="OC_LUT_01" addr="0x33C2" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_01" range="0x0000 0xFFFF" default="0x4000"><detail>oc_lut_01</detail></reg>
		<reg  name="OC_LUT_02" addr="0x33C4" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_02" range="0x0000 0xFFFF" default="0x8000"><detail>oc_lut_02</detail></reg>
		<reg  name="OC_LUT_03" addr="0x33C6" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_03" range="0x0000 0xFFFF" default="0x8200"><detail>oc_lut_03</detail></reg>
		<reg  name="OC_LUT_04" addr="0x33C8" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_04" range="0x0000 0xFFFF" default="0x8600"><detail>oc_lut_04</detail></reg>
		<reg  name="OC_LUT_05" addr="0x33CA" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_05" range="0x0000 0xFFFF" default="0x8E00"><detail>oc_lut_05</detail></reg>
		<reg  name="OC_LUT_06" addr="0x33CC" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_06" range="0x0000 0xFFFF" default="0x9E00"><detail>oc_lut_06</detail></reg>
		<reg  name="OC_LUT_07" addr="0x33CE" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_07" range="0x0000 0xFFFF" default="0xBE00"><detail>oc_lut_07</detail></reg>
		<reg  name="OC_LUT_08" addr="0x33D0" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_08" range="0x0000 0xFFFF" default="0xC200"><detail>oc_lut_08</detail></reg>
		<reg  name="OC_LUT_09" addr="0x33D2" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_09" range="0x0000 0xFFFF" default="0xCA00"><detail>oc_lut_09</detail></reg>
		<reg  name="OC_LUT_10" addr="0x33D4" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_10" range="0x0000 0xFFFF" default="0xDA00"><detail>oc_lut_10</detail></reg>
		<reg  name="OC_LUT_11" addr="0x33D6" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_11" range="0x0000 0xFFFF" default="0xFA00"><detail>oc_lut_11</detail></reg>
		<reg  name="OC_LUT_12" addr="0x33D8" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_12" range="0x0000 0xFFFF" default="0xFA00"><detail>oc_lut_12</detail></reg>
		<reg  name="OC_LUT_13" addr="0x33DA" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_13" range="0x0000 0xFFFF" default="0xFA00"><detail>oc_lut_13</detail></reg>
		<reg  name="OC_LUT_14" addr="0x33DC" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_14" range="0x0000 0xFFFF" default="0xFA00"><detail>oc_lut_14</detail></reg>
		<reg  name="OC_LUT_15" addr="0x33DE" space="MFR" span="2" mask="0xFFFF" display_name="oc_lut_15" range="0x0000 0xFFFF" default="0xFA00"><detail>oc_lut_15</detail></reg>
		<reg  name="TEST_ASIL_ROWS" addr="0x33E0" space="MFR" span="2" mask="0xFFFF" display_name="test_asil_rows" range="0x0000 0xFFFF" default="0x0110"><detail>test_asil_rows</detail>
			<bitfield  name="TEST_ASIL_ROWS_DIGITAL_TEST_BTM_ROWS_NR" mask="0x000F" display_name="0-3: test_asil_rows_digital_test_btm_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_digital_test_btm_rows_nr</detail></bitfield>
			<bitfield  name="TEST_ASIL_ROWS_DIGITAL_TEST_TOP_ROWS_NR" mask="0x00F0" display_name="4-7: test_asil_rows_digital_test_top_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_digital_test_top_rows_nr</detail></bitfield>
			<bitfield  name="TEST_ASIL_ROWS_ANALOG_TEST_BTM_ROWS_NR" mask="0x0F00" display_name="8-11: test_asil_rows_analog_test_btm_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_analog_test_btm_rows_nr</detail></bitfield>
			<bitfield  name="TEST_ASIL_ROWS_ANALOG_TEST_TOP_ROWS_NR" mask="0xF000" display_name="12-15: test_asil_rows_analog_test_top_rows_nr" range="0x0000 0x000F"><detail>test_asil_rows_analog_test_top_rows_nr</detail></bitfield></reg>
		<reg  name="SAMPLE_CTRL" addr="0x33E2" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="sample_ctrl" range="0x0000 0xFF7F"><detail>sample_ctrl</detail>
			<bitfield  name="FD_READ" confidential="Y" mask="0x0001" display_name="0: fd_read" range="0x0000 0x0001"><detail>fd_read</detail></bitfield>
			<bitfield  name="FD_EXP" confidential="Y" mask="0x0006" display_name="1-2: fd_exp" range="0x0000 0x0003"><detail>fd_exp</detail></bitfield>
			<bitfield  name="EXP_T2_BYP" confidential="Y" mask="0x0010" display_name="4: exp_t2_byp" range="0x0000 0x0001"><detail>exp_t2_byp</detail></bitfield>
			<bitfield  name="EXP_T3_BYP" confidential="Y" mask="0x0020" display_name="5: exp_t3_byp" range="0x0000 0x0001"><detail>exp_t3_byp</detail></bitfield>
			<bitfield  name="EXP_T4_BYP" confidential="Y" mask="0x0040" display_name="6: exp_t4_byp" range="0x0000 0x0001"><detail>exp_t4_byp</detail></bitfield>
			<bitfield  name="REG_TIME" confidential="Y" mask="0xFF00" display_name="8-15: reg_time" range="0x0000 0x00FF"><detail>reg_time</detail></bitfield></reg>
		<reg  name="VERT_SHADING_CONTROL" addr="0x33E4" space="MFR" span="2" confidential="Y" mask="0x00F1" display_name="vert_shading_control" range="0x0000 0x00F1"><detail>vert_shading_control</detail>
			<bitfield  name="VERT_SHADING_CORR" confidential="Y" mask="0x0001" display_name="0: vert_shading_corr" range="0x0000 0x0001"><detail>vert_shading_corr</detail></bitfield>
			<bitfield  name="VERT_SHADING_CONTROL_DELTA_DARK_BTM_ROWS_NR" confidential="Y" mask="0x00F0" display_name="4-7: vert_shading_control_delta_dark_btm_rows_nr" range="0x0000 0x000F"><detail>vert_shading_control_delta_dark_btm_rows_nr</detail></bitfield></reg>
		<reg  name="TAR_ADDR_3_0" addr="0x33E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tar_addr_3_0" range="0x0000 0xFFFF" default="0x3210"><detail>tar_addr_3_0</detail>
			<bitfield  name="TAR_ADDR_0" confidential="Y" mask="0x000F" display_name="0-3: tar_addr_0" range="0x0000 0x000F"><detail>tar_addr_0</detail></bitfield>
			<bitfield  name="TAR_ADDR_1" confidential="Y" mask="0x00F0" display_name="4-7: tar_addr_1" range="0x0000 0x000F"><detail>tar_addr_1</detail></bitfield>
			<bitfield  name="TAR_ADDR_2" confidential="Y" mask="0x0F00" display_name="8-11: tar_addr_2" range="0x0000 0x000F"><detail>tar_addr_2</detail></bitfield>
			<bitfield  name="TAR_ADDR_3" confidential="Y" mask="0xF000" display_name="12-15: tar_addr_3" range="0x0000 0x000F"><detail>tar_addr_3</detail></bitfield></reg>
		<reg  name="TAR_ADDR_7_4" addr="0x33E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tar_addr_7_4" range="0x0000 0xFFFF" default="0x7654"><detail>tar_addr_7_4</detail>
			<bitfield  name="TAR_ADDR_4" confidential="Y" mask="0x000F" display_name="0-3: tar_addr_4" range="0x0000 0x000F"><detail>tar_addr_4</detail></bitfield>
			<bitfield  name="TAR_ADDR_5" confidential="Y" mask="0x00F0" display_name="4-7: tar_addr_5" range="0x0000 0x000F"><detail>tar_addr_5</detail></bitfield>
			<bitfield  name="TAR_ADDR_6" confidential="Y" mask="0x0F00" display_name="8-11: tar_addr_6" range="0x0000 0x000F"><detail>tar_addr_6</detail></bitfield>
			<bitfield  name="TAR_ADDR_7" confidential="Y" mask="0xF000" display_name="12-15: tar_addr_7" range="0x0000 0x000F"><detail>tar_addr_7</detail></bitfield></reg>
		<reg  name="TAR_ADDR_11_8" addr="0x33EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tar_addr_11_8" range="0x0000 0xFFFF" default="0xBA98"><detail>tar_addr_11_8</detail>
			<bitfield  name="TAR_ADDR_8" confidential="Y" mask="0x000F" display_name="0-3: tar_addr_8" range="0x0000 0x000F"><detail>tar_addr_8</detail></bitfield>
			<bitfield  name="TAR_ADDR_9" confidential="Y" mask="0x00F0" display_name="4-7: tar_addr_9" range="0x0000 0x000F"><detail>tar_addr_9</detail></bitfield>
			<bitfield  name="TAR_ADDR_10" confidential="Y" mask="0x0F00" display_name="8-11: tar_addr_10" range="0x0000 0x000F"><detail>tar_addr_10</detail></bitfield>
			<bitfield  name="TAR_ADDR_11" confidential="Y" mask="0xF000" display_name="12-15: tar_addr_11" range="0x0000 0x000F"><detail>tar_addr_11</detail></bitfield></reg>
		<reg  name="TAR_ADDR_15_12" addr="0x33EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tar_addr_15_12" range="0x0000 0xFFFF" default="0xFEDC"><detail>tar_addr_15_12</detail>
			<bitfield  name="TAR_ADDR_12" confidential="Y" mask="0x000F" display_name="0-3: tar_addr_12" range="0x0000 0x000F"><detail>tar_addr_12</detail></bitfield>
			<bitfield  name="TAR_ADDR_13" confidential="Y" mask="0x00F0" display_name="4-7: tar_addr_13" range="0x0000 0x000F"><detail>tar_addr_13</detail></bitfield>
			<bitfield  name="TAR_ADDR_14" confidential="Y" mask="0x0F00" display_name="8-11: tar_addr_14" range="0x0000 0x000F"><detail>tar_addr_14</detail></bitfield>
			<bitfield  name="TAR_ADDR_15" confidential="Y" mask="0xF000" display_name="12-15: tar_addr_15" range="0x0000 0x000F"><detail>tar_addr_15</detail></bitfield></reg>
		<reg  name="TEST_CTRL" addr="0x33EE" space="MFR" span="2" mask="0x0F7F" display_name="test_ctrl" range="0x0000 0x0F7F" default="0x0F40"><detail>test_ctrl</detail>
			<bitfield  name="TEST_CTRL_TAR_ADDR_MODE" mask="0x0001" display_name="0: test_ctrl_tar_addr_mode" range="0x0000 0x0001"><detail>test_ctrl_tar_addr_mode</detail></bitfield>
			<bitfield  name="TEST_CTRL_FRAME_CNT_SHIFT" confidential="Y" mask="0x000E" display_name="1-3: test_ctrl_frame_cnt_shift" range="0x0000 0x0007"><detail>test_ctrl_frame_cnt_shift</detail></bitfield>
			<bitfield  name="TEST_CTRL_GAIN_WALK1_ENABLE" confidential="Y" mask="0x0010" display_name="4: test_ctrl_gain_walk1_enable" range="0x0000 0x0001"><detail>test_ctrl_gain_walk1_enable</detail></bitfield>
			<bitfield  name="TEST_CTRL_GAIN_WALK1_MODE" confidential="Y" mask="0x0020" display_name="5: test_ctrl_gain_walk1_mode" range="0x0000 0x0001"><detail>test_ctrl_gain_walk1_mode</detail></bitfield>
			<bitfield  name="TEST_CTRL_TEST_FRAME_AB_EN" confidential="Y" mask="0x0040" display_name="6: test_ctrl_test_frame_ab_en" range="0x0000 0x0001"><detail>test_ctrl_test_frame_ab_en</detail></bitfield>
			<bitfield  name="FRAME_CNT_MSB_MASK" confidential="Y" mask="0x0F00" display_name="8-11: frame_cnt_msb_mask" range="0x0000 0x000F"><detail>frame_cnt_msb_mask</detail></bitfield></reg>
		<reg  name="FLL_DITHER_CTRL" addr="0x33F0" space="MFR" span="2" confidential="Y" mask="0x001F" display_name="fll_dither_ctrl" range="0x0000 0x001F" default="0x0006"><detail>fll_dither_ctrl</detail></reg>
		<reg  name="DUMMY_PIXEL_VALUE" addr="0x33F2" space="MFR" span="2" mask="0x0FFF" display_name="dummy_pixel_value" range="0x0000 0x0FFF" default="0x0004"><detail>dummy_pixel_value</detail></reg>
		<reg  name="OC_LUT_CONTROL" addr="0x33F6" space="MFR" span="2" mask="0x0007" display_name="oc_lut_control" range="0x0000 0x0007"><detail>oc_lut_control</detail>
			<bitfield  name="OC_SET_LUT_DEFAULT" mask="0x0002" display_name="1: oc_set_lut_default" range="0x0000 0x0001"><detail>oc_set_lut_default</detail></bitfield>
			<bitfield  name="OC_STOCHASTIC_RND_EN" mask="0x0004" display_name="2: oc_stochastic_rnd_en" range="0x0000 0x0001"><detail>oc_stochastic_rnd_en</detail></bitfield></reg>
		<reg  name="COLOUR_ENABLE" addr="0x33FC" space="MFR" span="2" mask="0x00FF" display_name="colour_enable" range="0x0000 0x00FF" default="0x00E4"><detail>Per-ROP pixel color indicator for Context A</detail></reg>
		<reg  name="COLOUR_ENABLE_CB" addr="0x33FE" space="MFR" span="2" mask="0x00FF" display_name="colour_enable_cb" range="0x0000 0x00FF" default="0x00E4"><detail>Per-ROP pixel color indicator for Context B</detail></reg>
		<reg  name="SCALE_M" addr="0x3400" space="MFR" span="2" confidential="Y" mask="0xFF7F" display_name="scale_m" range="0x0000 0xFF7F" default="0x0020"><detail>scale_m</detail>
			<bitfield  name="EXT_TRIGGER_DELAY" confidential="Y" mask="0xFF00" display_name="8-15: ext_trigger_delay" range="0x0000 0x00FF"><detail>ext_trigger_delay</detail></bitfield></reg>
		<reg  name="X_OUTPUT_CONTROL" addr="0x3402" space="MFR" span="2" mask="0x9FFE" display_name="x_output_control" range="0x0000 0x9FFE" default="0x0F08"><detail>x_output_control</detail>
			<bitfield  name="X_OUTPUT_SIZE" mask="0x1FFE" display_name="1-12: x_output_size" range="0x0000 0x0FFF"><detail>x_output_size</detail></bitfield>
			<bitfield  name="X_OUTPUT_SIZE_EN" mask="0x8000" display_name="15: x_output_size_en" range="0x0000 0x0001"><detail>x_output_size_en</detail></bitfield></reg>
		<reg  name="Y_OUTPUT_CONTROL" addr="0x3404" space="MFR" span="2" confidential="Y" mask="0xBFFE" display_name="y_output_control" range="0x0000 0xBFFE" default="0x0878"><detail>y_output_control</detail>
			<bitfield  name="Y_OUTPUT_SIZE" confidential="Y" mask="0x3FFE" display_name="1-13: y_output_size" range="0x0000 0x1FFF"><detail>y_output_size</detail></bitfield>
			<bitfield  name="Y_OUTPUT_CONTROL_EN" confidential="Y" mask="0x8000" display_name="15: y_output_control_en" range="0x0000 0x0001"><detail>y_output_control_en</detail></bitfield></reg>
		<reg  name="X_OUTPUT_CONTROL_CB" addr="0x3406" space="MFR" span="2" mask="0x9FFE" display_name="x_output_control_cb" range="0x0000 0x9FFE" default="0x0F08"><detail>x_output_control_CB</detail>
			<bitfield  name="X_OUTPUT_SIZE_CB" mask="0x1FFE" display_name="1-12: x_output_size_cb" range="0x0000 0x0FFF"><detail>x_output_size_CB</detail></bitfield>
			<bitfield  name="X_OUTPUT_CONTROL_EN_CB" mask="0x8000" display_name="15: x_output_control_en_cb" range="0x0000 0x0001"><detail>x_output_control_en_CB</detail></bitfield></reg>
		<reg  name="Y_OUTPUT_CONTROL_CB" addr="0x3408" space="MFR" span="2" confidential="Y" mask="0xBFFE" display_name="y_output_control_cb" range="0x0000 0xBFFE" default="0x0878"><detail>y_output_control_CB</detail>
			<bitfield  name="Y_OUTPUT_SIZE_CB" confidential="Y" mask="0x3FFE" display_name="1-13: y_output_size_cb" range="0x0000 0x1FFF"><detail>y_output_size_CB</detail></bitfield>
			<bitfield  name="Y_OUTPUT_CONTROL_EN_CB" confidential="Y" mask="0x8000" display_name="15: y_output_control_en_cb" range="0x0000 0x0001"><detail>y_output_control_en_CB</detail></bitfield></reg>
		<reg  name="GPIO_CONTROL1" addr="0x340A" space="MFR" span="2" mask="0xFFFF" display_name="gpio_control1" range="0x0000 0xFFFF" default="0x00F7"><detail>gpio_control1</detail>
			<bitfield  name="GPIO0_OUTPUT_ENABLE" mask="0x0001" display_name="0: gpio0_output_enable" range="0x0000 0x0001"><detail>gpio0 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO1_OUTPUT_ENABLE" mask="0x0002" display_name="1: gpio1_output_enable" range="0x0000 0x0001"><detail>gpio1 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO2_OUTPUT_ENABLE" mask="0x0004" display_name="2: gpio2_output_enable" range="0x0000 0x0001"><detail>gpio2 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO3_OUTPUT_ENABLE" mask="0x0008" display_name="3: gpio3_output_enable" range="0x0000 0x0001"><detail>gpio3 oe 0 - disable output 1 - enable output</detail></bitfield>
			<bitfield  name="GPIO0_INPUT_DISABLE" mask="0x0010" display_name="4: gpio0_input_disable" range="0x0000 0x0001"><detail>gpio0 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO1_INPUT_DISABLE" mask="0x0020" display_name="5: gpio1_input_disable" range="0x0000 0x0001"><detail>gpio1 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO2_INPUT_DISABLE" mask="0x0040" display_name="6: gpio2_input_disable" range="0x0000 0x0001"><detail>gpio2 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO3_INPUT_DISABLE" mask="0x0080" display_name="7: gpio3_input_disable" range="0x0000 0x0001"><detail>gpio3 ippd 0 - enable input buffer 1 - power down input buffer</detail></bitfield>
			<bitfield  name="GPIO0_FSAFE" confidential="Y" mask="0x0100" display_name="8: gpio0_fsafe" range="0x0000 0x0001"><detail>gpio0 fsafe function</detail></bitfield>
			<bitfield  name="GPIO1_FSAFE" confidential="Y" mask="0x0200" display_name="9: gpio1_fsafe" range="0x0000 0x0001"><detail>gpio1 fsafe function</detail></bitfield>
			<bitfield  name="GPIO2_FSAFE" confidential="Y" mask="0x0400" display_name="10: gpio2_fsafe" range="0x0000 0x0001"><detail>gpio2 fsafe function</detail></bitfield>
			<bitfield  name="GPIO3_FSAFE" confidential="Y" mask="0x0800" display_name="11: gpio3_fsafe" range="0x0000 0x0001"><detail>gpio3 fsafe function</detail></bitfield>
			<bitfield  name="GPIO0_HOLD" confidential="Y" mask="0x1000" display_name="12: gpio0_hold" range="0x0000 0x0001"><detail>gpio0 hold function</detail></bitfield>
			<bitfield  name="GPIO1_HOLD" confidential="Y" mask="0x2000" display_name="13: gpio1_hold" range="0x0000 0x0001"><detail>gpio1 hold function</detail></bitfield>
			<bitfield  name="GPIO2_HOLD" confidential="Y" mask="0x4000" display_name="14: gpio2_hold" range="0x0000 0x0001"><detail>gpio2 hold function</detail></bitfield>
			<bitfield  name="GPIO3_HOLD" confidential="Y" mask="0x8000" display_name="15: gpio3_hold" range="0x0000 0x0001"><detail>gpio3 hold function</detail></bitfield></reg>
		<reg  name="GPIO_CONTROL2" addr="0x340C" space="MFR" span="2" mask="0x0FFF" display_name="gpio_control2" range="0x0000 0x0FFF"><detail>gpio_control2</detail>
			<bitfield  name="GPIO0_ISEL" mask="0x0003" display_name="0-1: gpio0_isel" range="0x0000 0x0003"><detail>gpio0 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO1_ISEL" mask="0x000C" display_name="2-3: gpio1_isel" range="0x0000 0x0003"><detail>gpio1 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO2_ISEL" mask="0x0030" display_name="4-5: gpio2_isel" range="0x0000 0x0003"><detail>gpio2 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO3_ISEL" mask="0x00C0" display_name="6-7: gpio3_isel" range="0x0000 0x0003"><detail>gpio3 input select 0 - no input function 1 - OUTPUT_ENABLE_N 2 - TRIGGER 3 - STANDBY</detail></bitfield>
			<bitfield  name="GPIO_SLEW" mask="0x0700" display_name="8-10: gpio_slew" range="0x0000 0x0007"><detail>GPIO slew control</detail></bitfield>
			<bitfield  name="GPIO_HIDRV_EN" mask="0x0800" display_name="11: gpio_hidrv_en" range="0x0000 0x0001"><detail>GPIO hidrv enable use 0 for 1.8v use 1 for 2.8v</detail></bitfield></reg>
		<reg  name="GPIO_SELECT" addr="0x340E" space="MFR" span="2" mask="0xFFFF" display_name="gpio_select" range="0x0000 0xFFFF" default="0x0210"><detail>GPIO output selection</detail>
			<bitfield  name="GPIO0_OSEL" mask="0x000F" display_name="0-3: gpio0_osel" range="0x0000 0x000F"><detail>gpio0 output function selection</detail></bitfield>
			<bitfield  name="GPIO1_OSEL" mask="0x00F0" display_name="4-7: gpio1_osel" range="0x0000 0x000F"><detail>gpio1 output function selection</detail></bitfield>
			<bitfield  name="GPIO2_OSEL" mask="0x0F00" display_name="8-11: gpio2_osel" range="0x0000 0x000F"><detail>gpio2 output function selection</detail></bitfield>
			<bitfield  name="GPIO3_OSEL" mask="0xF000" display_name="12-15: gpio3_osel" range="0x0000 0x000F"><detail>gpio3 output function selection</detail></bitfield></reg>
		<reg  name="LOW_POWER_CONTROL" addr="0x3410" space="MFR" span="2" mask="0x0011" display_name="low_power_control" range="0x0000 0x0001" default="0x0010"><detail>low_power_control</detail>
			<bitfield  name="ENABLE" mask="0x0001" display_name="0: enable" range="0x0000 0x0001"><detail>enable</detail></bitfield>
			<bitfield  name="NO_SAFE_STATE" confidential="Y" mask="0x0010" display_name="4: no_safe_state" range="0x0000 0x0001"><detail>Prevent transition to safe state on SYS_CHECK</detail></bitfield></reg>
		<reg  name="MASTER_FSM_REQ_CODE" addr="0x3412" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="master_fsm_req_code" range="0x0000 0xFFFF"><detail>master_fsm_req_code</detail></reg>
		<reg  name="LRE_GAIN_GRR_RED" addr="0x3418" space="MFR" span="2" mask="0xFFFF" display_name="lre_gain_grr_red" range="0x0000 0xFFFF"><detail>Gain for digital binning in Context A</detail>
			<bitfield  name="RED_LRE_GAIN" mask="0x00FF" display_name="0-7: red_lre_gain" range="0x0000 0x00FF"><detail>Gain for digital binning of Red pixels</detail></bitfield>
			<bitfield  name="GREENR_LRE_GAIN" mask="0xFF00" display_name="8-15: greenr_lre_gain" range="0x0000 0x00FF"><detail>Gain for digital binning of GreenR (Green1) pixels</detail></bitfield></reg>
		<reg  name="LRE_GAIN_BLU_GRB" addr="0x341A" space="MFR" span="2" mask="0xFFFF" display_name="lre_gain_blu_grb" range="0x0000 0xFFFF"><detail>Gain for digital binning in Context A</detail>
			<bitfield  name="GREENB_LRE_GAIN" mask="0x00FF" display_name="0-7: greenb_lre_gain" range="0x0000 0x00FF"><detail>Gain for digital binning of GreenB (Green2) pixels</detail></bitfield>
			<bitfield  name="BLUE_LRE_GAIN" mask="0xFF00" display_name="8-15: blue_lre_gain" range="0x0000 0x00FF"><detail>Gain for digital binning of Blue pixels</detail></bitfield></reg>
		<reg  name="LRE_GAIN_GRR_RED_CB" addr="0x341C" space="MFR" span="2" mask="0xFFFF" display_name="lre_gain_grr_red_cb" range="0x0000 0xFFFF"><detail>Gain for digital binning in Context B</detail>
			<bitfield  name="RED_LRE_GAIN_CB" mask="0x00FF" display_name="0-7: red_lre_gain_cb" range="0x0000 0x00FF"><detail>Gain for digital binning of Red pixels, context B.</detail></bitfield>
			<bitfield  name="GREENR_LRE_GAIN_CB" mask="0xFF00" display_name="8-15: greenr_lre_gain_cb" range="0x0000 0x00FF"><detail>Gain for digital binning of GreenR (Green1) pixels, context B.</detail></bitfield></reg>
		<reg  name="LRE_GAIN_BLU_GRB_CB" addr="0x341E" space="MFR" span="2" mask="0xFFFF" display_name="lre_gain_blu_grb_cb" range="0x0000 0xFFFF"><detail>Gain for digital binning in Context B</detail>
			<bitfield  name="GREENB_LRE_GAIN_CB" mask="0x00FF" display_name="0-7: greenb_lre_gain_cb" range="0x0000 0x00FF"><detail>Gain for digital binning of GreenB (Green2) pixels, context B.</detail></bitfield>
			<bitfield  name="BLUE_LRE_GAIN_CB" mask="0xFF00" display_name="8-15: blue_lre_gain_cb" range="0x0000 0x00FF"><detail>Gain for digital binning of Blue pixels, context B.</detail></bitfield></reg>
		<reg  name="I2CIDS0" addr="0x3420" space="MFR" span="2" mask="0xFFFF" display_name="i2cids0" range="0x0000 0xFFFF" default="0x3020"><detail>i2cids0</detail>
			<bitfield  name="I2CIDS_000" mask="0x00FF" display_name="0-7: i2cids_000" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=0</detail></bitfield>
			<bitfield  name="I2CIDS_001" mask="0xFF00" display_name="8-15: i2cids_001" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=1</detail></bitfield></reg>
		<reg  name="I2CIDS1" addr="0x3422" space="MFR" span="2" mask="0xFFFF" display_name="i2cids1" range="0x0000 0xFFFF" default="0x6E6C"><detail>i2cids1</detail>
			<bitfield  name="I2CIDS_010" mask="0x00FF" display_name="0-7: i2cids_010" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=2</detail></bitfield>
			<bitfield  name="I2CIDS_011" mask="0xFF00" display_name="8-15: i2cids_011" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=3</detail></bitfield></reg>
		<reg  name="I2CIDS2" addr="0x3424" space="MFR" span="2" mask="0xFFFF" display_name="i2cids2" range="0x0000 0xFFFF" default="0x5040"><detail>i2cids2</detail>
			<bitfield  name="I2CIDS_100" mask="0x00FF" display_name="0-7: i2cids_100" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=4</detail></bitfield>
			<bitfield  name="I2CIDS_101" mask="0xFF00" display_name="8-15: i2cids_101" range="0x0000 0x00FF"><detail>i2c address for SADDR[2:0]=5</detail></bitfield></reg>
		<reg  name="I2CIDS3" addr="0x3426" space="MFR" span="2" mask="0xFFFF" display_name="i2cids3" range="0x0000 0xFFFF" default="0x7060" rw="RO"><detail>i2cids3</detail>
			<bitfield  name="I2CIDS_110" mask="0x00FF" display_name="0-7: i2cids_110" range="0x0000 0x00FF" rw="RO"><detail>i2c address for SADDR[2:0]=6</detail></bitfield>
			<bitfield  name="I2CIDS_111" mask="0xFF00" display_name="8-15: i2cids_111" range="0x0000 0x00FF" rw="RO"><detail>i2c address for SADDR[2:0]=7</detail></bitfield></reg>
		<reg  name="SEQUENCER_CONTROL" addr="0x3428" space="MFR" span="2" confidential="Y" mask="0xDFE3" display_name="sequencer_control" range="0x0000 0xDFE3" default="0x1E01"><detail>sequencer_control</detail>
			<bitfield  name="SWAP_COLUMNS_IN_ODD_ROW" confidential="Y" mask="0x0001" display_name="0: swap_columns_in_odd_row" range="0x0000 0x0001"><detail>swap_columns_in_odd_row</detail></bitfield>
			<bitfield  name="SEQ_LP_MODE" confidential="Y" mask="0x0002" display_name="1: seq_lp_mode" range="0x0000 0x0001"><detail>seq_lp_mode</detail></bitfield>
			<bitfield  name="LFM_LINEAR_MODE_SEQ_EN" confidential="Y" mask="0x0020" display_name="5: lfm_linear_mode_seq_en" range="0x0000 0x0001"><detail>lfm_linear_mode_seq_en</detail></bitfield>
			<bitfield  name="LFM_HDR_MODE_SEQ_EN" confidential="Y" mask="0x0040" display_name="6: lfm_hdr_mode_seq_en" range="0x0000 0x0001"><detail>lfm_hdr_mode_seq_en</detail></bitfield>
			<bitfield  name="RUN6_SEQ_EN" confidential="Y" mask="0x0080" display_name="7: run6_seq_en" range="0x0000 0x0001"><detail>run6_seq_en</detail></bitfield>
			<bitfield  name="RUN7_SEQ_EN" confidential="Y" mask="0x0100" display_name="8: run7_seq_en" range="0x0000 0x0001"><detail>run7_seq_en</detail></bitfield>
			<bitfield  name="CONV_GAIN_NEXT_EXP_SYNC_EN" confidential="Y" mask="0x0200" display_name="9: conv_gain_next_exp_sync_en" range="0x0000 0x0001"><detail>Conversion gain next exposure sync. enable.</detail></bitfield>
			<bitfield  name="ANA_COARSE_GAIN_THRESHOLD" confidential="Y" mask="0x1C00" display_name="10-12: ana_coarse_gain_threshold" range="0x0000 0x0003"><detail>Analogue coarse gain threshold.</detail></bitfield>
			<bitfield  name="GAIN_FSYNC_ENABLE" confidential="Y" mask="0xC000" display_name="14-15: gain_fsync_enable" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="CRM_CONTROL" addr="0x342A" space="MFR" span="2" confidential="Y" mask="0xFFF3" display_name="crm_control" range="0x0000 0xFFF3" default="0x0010"><detail>crm_control</detail>
			<bitfield  name="CRM_OVERRIDE_ENABLE" confidential="Y" mask="0x0001" display_name="0: crm_override_enable" range="0x0000 0x0001"><detail>crm_override_enable</detail></bitfield>
			<bitfield  name="CRM_ROLLING_ENABLE" confidential="Y" mask="0x0002" display_name="1: crm_rolling_enable" range="0x0000 0x0001"><detail>crm_rolling_enable</detail></bitfield>
			<bitfield  name="CRM_OVERRIDE_VALUE" confidential="Y" mask="0x0FF0" display_name="4-11: crm_override_value" range="0x0000 0x00FF"><detail>crm_override_value</detail></bitfield>
			<bitfield  name="CRM_DEC_DIS" confidential="Y" mask="0xF000" display_name="12-15: crm_dec_dis" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="FUSE_ID1" addr="0x34C0" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id1" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id1</detail></reg>
		<reg  name="FUSE_ID2" addr="0x34C2" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id2" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id2</detail></reg>
		<reg  name="FUSE_ID3" addr="0x34C4" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id3" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id3</detail></reg>
		<reg  name="FUSE_ID4" addr="0x34C6" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id4" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id4</detail></reg>
		<reg  name="FUSE_ID5" addr="0x34C8" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id5" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id5</detail></reg>
		<reg  name="FUSE_ID6" addr="0x34CA" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id6" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id6</detail></reg>
		<reg  name="FUSE_ID7" addr="0x34CC" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id7" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id7</detail></reg>
		<reg  name="FUSE_ID8" addr="0x34CE" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id8" range="0x0000 0xFFFF" rw="RO"><detail>fuse_id8</detail></reg>
		<reg  name="LRE_CRC_CONTROL" addr="0x34D0" space="MFR" span="2" confidential="Y" mask="0x000F" display_name="lre_crc_control" range="0x0000 0x000F"></reg>
		<reg  name="CRM_CTRL_ATR" addr="0x34D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="crm_ctrl_atr" range="0x0000 0xFFFF" default="0xFFFF"><detail>Control of CRM for ATR rows.</detail></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_MSB_EXPECT" addr="0x34DC" space="MFR" span="2" mask="0x003F" display_name="asil_ext_clk_count_msb_expect" range="0x0000 0x003F"><detail>asil_ext_clk_count_msb_expect</detail></reg>
		<reg  name="ASIL_EXT_CLK_COUNT_LSB_EXPECT" addr="0x34DE" space="MFR" span="2" mask="0xFFFF" display_name="asil_ext_clk_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_ext_clk_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_MSB_EXPECT" addr="0x34E0" space="MFR" span="2" mask="0x003F" display_name="asil_clk_pix_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_pix_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_LSB_EXPECT" addr="0x34E2" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_pix_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_pix_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_MSB_EXPECT" addr="0x34E4" space="MFR" span="2" mask="0x003F" display_name="asil_clk_op_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_op_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_LSB_EXPECT" addr="0x34E6" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_op_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_op_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_MSB_EXPECT" addr="0x34E8" space="MFR" span="2" mask="0x003F" display_name="asil_clk_reg_count_msb_expect" range="0x0000 0x003F"><detail>asil_clk_reg_count_msb_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_LSB_EXPECT" addr="0x34EA" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_reg_count_lsb_expect" range="0x0000 0xFFFF"><detail>asil_clk_reg_count_lsb_expect</detail></reg>
		<reg  name="ASIL_CLK_PIX_COUNT_100_EXT_EXPECT" addr="0x34EC" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_pix_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_pix_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_OP_COUNT_100_EXT_EXPECT" addr="0x34EE" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_op_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_op_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_REG_COUNT_100_EXT_EXPECT" addr="0x34F0" space="MFR" span="2" mask="0x07FF" display_name="asil_clk_reg_count_100_ext_expect" range="0x0000 0x07FF"><detail>asil_clk_reg_count_100_ext_expect</detail></reg>
		<reg  name="ASIL_CLK_COUNT_THRESHOLD" addr="0x34F2" space="MFR" span="2" mask="0xFFFF" display_name="asil_clk_count_threshold" range="0x0000 0xFFFF"><detail>asil_clk_count_threshold</detail>
			<bitfield  name="ASIL_EXT_CLK_COUNT_THRESHOLD" mask="0x000F" display_name="0-3: asil_ext_clk_count_threshold" range="0x0000 0x000F"><detail>asil_ext_clk_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_PIX_COUNT_THRESHOLD" mask="0x00F0" display_name="4-7: asil_clk_pix_count_threshold" range="0x0000 0x000F"><detail>asil_clk_pix_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_OP_COUNT_THRESHOLD" mask="0x0F00" display_name="8-11: asil_clk_op_count_threshold" range="0x0000 0x000F"><detail>asil_clk_op_count_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_REG_COUNT_THRESHOLD" mask="0xF000" display_name="12-15: asil_clk_reg_count_threshold" range="0x0000 0x000F"><detail>asil_clk_reg_count_threshold</detail></bitfield></reg>
		<reg  name="ASIL_CLK_COUNT_100_THRESHOLD" addr="0x34F4" space="MFR" span="2" mask="0x0FFF" display_name="asil_clk_count_100_threshold" range="0x0000 0x0FFF"><detail>asil_clk_count_100_threshold</detail>
			<bitfield  name="ASIL_CLK_PIX_COUNT_100_THRESHOLD" mask="0x000F" display_name="0-3: asil_clk_pix_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_pix_count_100_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_OP_COUNT_100_THRESHOLD" mask="0x00F0" display_name="4-7: asil_clk_op_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_op_count_100_threshold</detail></bitfield>
			<bitfield  name="ASIL_CLK_REG_COUNT_100_THRESHOLD" mask="0x0F00" display_name="8-11: asil_clk_reg_count_100_threshold" range="0x0000 0x000F"><detail>asil_clk_reg_count_100_threshold</detail></bitfield></reg>
		<reg  name="DAC_LD_0_1" addr="0x3500" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_0_1" range="0x0000 0xFFFF"><detail>dac_ld_0_1</detail>
			<bitfield  name="FORCE_LOAD" confidential="Y" mask="0x0100" display_name="8: force_load" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="DAC_LD_2_3" addr="0x3502" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_2_3" range="0x0000 0xFFFF" default="0x200A"><detail>dac_ld_2_3</detail>
			<bitfield  name="SREG_IDAC_IMASTER" confidential="Y" mask="0x001F" display_name="0-4: sreg_idac_imaster" range="0x0000 0x001F"><detail>sreg_idac_imaster</detail></bitfield>
			<bitfield  name="SREG_BANDGAP" confidential="Y" mask="0xFF00" display_name="8-15: sreg_bandgap" range="0x0000 0x00FF"><detail>sreg_bandgap</detail></bitfield></reg>
		<reg  name="DAC_LD_4_5" addr="0x3504" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_4_5" range="0x0000 0xFFFF" default="0xAAAA"><detail>dac_ld_4_5</detail>
			<bitfield  name="SREG_IDAC_SLAVE_0_CLDRV" confidential="Y" mask="0x000F" display_name="0-3: sreg_idac_slave_0_cldrv" range="0x0000 0x000F"><detail>sreg_idac_slave_0_cldrv</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_1_ADCBIAS" confidential="Y" mask="0x00F0" display_name="4-7: sreg_idac_slave_1_adcbias" range="0x0000 0x000F"><detail>sreg_idac_slave_1_adcbias</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_2_RAMP" confidential="Y" mask="0x0F00" display_name="8-11: sreg_idac_slave_2_ramp" range="0x0000 0x000F"><detail>sreg_idac_slave_2_ramp</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_3_BOOSTER" confidential="Y" mask="0xF000" display_name="12-15: sreg_idac_slave_3_booster" range="0x0000 0x000F"><detail>sreg_idac_slave_3_booster</detail></bitfield></reg>
		<reg  name="DAC_LD_6_7" addr="0x3506" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_6_7" range="0x0000 0xFFFF" default="0x008A"><detail>dac_ld_6_7</detail>
			<bitfield  name="SREG_IDAC_SLAVE_4_VLNBUF" confidential="Y" mask="0x000F" display_name="0-3: sreg_idac_slave_4_vlnbuf" range="0x0000 0x000F"><detail>sreg_idac_slave_4_vlnbuf</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_5_VLN" confidential="Y" mask="0x00F0" display_name="4-7: sreg_idac_slave_5_vln" range="0x0000 0x000F"><detail>sreg_idac_slave_5_vln</detail></bitfield></reg>
		<reg  name="DAC_LD_8_9" addr="0x3508" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_8_9" range="0x0000 0xFFFF" default="0x0A80"><detail>dac_ld_8_9</detail>
			<bitfield  name="SREG_BGAP_FB_MODE_EN" confidential="Y" mask="0x0040" display_name="6: sreg_bgap_fb_mode_en" range="0x0000 0x0001"><detail>sreg_bgap_fb_mode_en</detail></bitfield>
			<bitfield  name="SREG_IDAC_PTAT_CTAT_SEL" confidential="Y" mask="0x0080" display_name="7: sreg_idac_ptat_ctat_sel" range="0x0000 0x0001"><detail>sreg_idac_ptat_ctat_sel</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_6_ATC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_idac_slave_6_atc" range="0x0000 0x000F"><detail>sreg_idac_slave_6_atc</detail></bitfield>
			<bitfield  name="SREG_IDAC_SLAVE_7_BSTMON" confidential="Y" mask="0xF000" display_name="12-15: sreg_idac_slave_7_bstmon" range="0x0000 0x000F"><detail>sreg_idac_slave_7_bstmon</detail></bitfield></reg>
		<reg  name="DAC_LD_10_11" addr="0x350A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_10_11" range="0x0000 0xFFFF" default="0xC8C8"><detail>dac_ld_10_11</detail>
			<bitfield  name="SREG_VTXHI_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vtxhi_vdac" range="0x0000 0x000F"><detail>sreg_vtxhi_vdac</detail></bitfield>
			<bitfield  name="SREG_VTXHI_CLOSED_LOOP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_vtxhi_closed_loop_en" range="0x0000 0x0001"><detail>sreg_vtxhi_closed_loop_en</detail></bitfield>
			<bitfield  name="SREG_VTXHI_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vtxhi_en" range="0x0000 0x0001"><detail>sreg_vtxhi_en</detail></bitfield>
			<bitfield  name="SREG_VRSTHI_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vrsthi_vdac" range="0x0000 0x000F"><detail>sreg_vrsthi_vdac</detail></bitfield>
			<bitfield  name="SREG_VRSTHI_CLOSED_LOOP_EN" confidential="Y" mask="0x4000" display_name="14: sreg_vrsthi_closed_loop_en" range="0x0000 0x0001"><detail>sreg_vrsthi_closed_loop_en</detail></bitfield>
			<bitfield  name="SREG_VRSTHI_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vrsthi_en" range="0x0000 0x0001"><detail>sreg_vrsthi_en</detail></bitfield></reg>
		<reg  name="DAC_LD_12_13" addr="0x350C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_12_13" range="0x0000 0xFFFF" default="0xC8C8"><detail>dac_ld_12_13</detail>
			<bitfield  name="SREG_VRSHI_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vrshi_vdac" range="0x0000 0x000F"><detail>sreg_vrshi_vdac</detail></bitfield>
			<bitfield  name="SREG_VRSHI_CLOSED_LOOP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_vrshi_closed_loop_en" range="0x0000 0x0001"><detail>sreg_vrshi_closed_loop_en</detail></bitfield>
			<bitfield  name="SREG_VRSHI_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vrshi_en" range="0x0000 0x0001"><detail>sreg_vrshi_en</detail></bitfield>
			<bitfield  name="SREG_VDCGHI_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vdcghi_vdac" range="0x0000 0x000F"><detail>sreg_vdcghi_vdac</detail></bitfield>
			<bitfield  name="SREG_VDCGHI_CLOSED_LOOP_EN" confidential="Y" mask="0x4000" display_name="14: sreg_vdcghi_closed_loop_en" range="0x0000 0x0001"><detail>sreg_vdcghi_closed_loop_en</detail></bitfield>
			<bitfield  name="SREG_VDCGHI_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vdcghi_en" range="0x0000 0x0001"><detail>sreg_vdcghi_en</detail></bitfield></reg>
		<reg  name="DAC_LD_14_15" addr="0x350E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_14_15" range="0x0000 0xFFFF" default="0xC8C8"><detail>dac_ld_14_15</detail>
			<bitfield  name="SREG_VTXLO_RO_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vtxlo_ro_vdac" range="0x0000 0x000F"><detail>sreg_vtxlo_ro_vdac</detail></bitfield>
			<bitfield  name="SREG_VTXLO_RO_CLK_GATE_EN" confidential="Y" mask="0x0010" display_name="4: sreg_vtxlo_ro_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ro_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_RO_POLARITY" confidential="Y" mask="0x0020" display_name="5: sreg_vtxlo_ro_polarity" range="0x0000 0x0001"><detail>sreg_vtxlo_ro_polarity</detail></bitfield>
			<bitfield  name="SREG_VTXLO_RO_NEG_OPEN_LOOP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_vtxlo_ro_neg_open_loop_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ro_neg_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_RO_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vtxlo_ro_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ro_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_X_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vtxlo_x_vdac" range="0x0000 0x000F"><detail>sreg_vtxlo_x_vdac</detail></bitfield>
			<bitfield  name="SREG_VTXLO_X_CLK_GATE_EN" confidential="Y" mask="0x1000" display_name="12: sreg_vtxlo_x_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vtxlo_x_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_X_POLARITY" confidential="Y" mask="0x2000" display_name="13: sreg_vtxlo_x_polarity" range="0x0000 0x0001"><detail>sreg_vtxlo_x_polarity</detail></bitfield>
			<bitfield  name="SREG_VTXLO_X_NEG_OPEN_LOOP_EN" confidential="Y" mask="0x4000" display_name="14: sreg_vtxlo_x_neg_open_loop_en" range="0x0000 0x0001"><detail>sreg_vtxlo_x_neg_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_X_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vtxlo_x_en" range="0x0000 0x0001"><detail>sreg_vtxlo_x_en</detail></bitfield></reg>
		<reg  name="DAC_LD_16_17" addr="0x3510" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_16_17" range="0x0000 0xFFFF" default="0xC8C8"><detail>dac_ld_16_17</detail>
			<bitfield  name="SREG_VTXLO_AB_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vtxlo_ab_vdac" range="0x0000 0x000F"><detail>sreg_vtxlo_ab_vdac</detail></bitfield>
			<bitfield  name="SREG_VTXLO_AB_CLK_GATE_EN" confidential="Y" mask="0x0010" display_name="4: sreg_vtxlo_ab_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ab_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_AB_POLARITY" confidential="Y" mask="0x0020" display_name="5: sreg_vtxlo_ab_polarity" range="0x0000 0x0001"><detail>sreg_vtxlo_ab_polarity</detail></bitfield>
			<bitfield  name="SREG_VTXLO_AB_NEG_OPEN_LOOP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_vtxlo_ab_neg_open_loop_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ab_neg_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VTXLO_AB_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vtxlo_ab_en" range="0x0000 0x0001"><detail>sreg_vtxlo_ab_en</detail></bitfield>
			<bitfield  name="SREG_VSUBLO_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vsublo_vdac" range="0x0000 0x000F"><detail>sreg_vsublo_vdac</detail></bitfield>
			<bitfield  name="SREG_VSUBLO_CLK_GATE_EN" confidential="Y" mask="0x1000" display_name="12: sreg_vsublo_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vsublo_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VSUBLO_POLARITY" confidential="Y" mask="0x2000" display_name="13: sreg_vsublo_polarity" range="0x0000 0x0001"><detail>sreg_vsublo_polarity</detail></bitfield>
			<bitfield  name="SREG_VSUBLO_NEG_OPEN_LOOP_EN" confidential="Y" mask="0x4000" display_name="14: sreg_vsublo_neg_open_loop_en" range="0x0000 0x0001"><detail>sreg_vsublo_neg_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VSUBLO_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vsublo_en" range="0x0000 0x0001"><detail>sreg_vsublo_en</detail></bitfield></reg>
		<reg  name="DAC_LD_18_19" addr="0x3512" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_18_19" range="0x0000 0xFFFF" default="0x8888"><detail>dac_ld_18_19</detail>
			<bitfield  name="SREG_VRSTLO_RO_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vrstlo_ro_vdac" range="0x0000 0x000F"><detail>sreg_vrstlo_ro_vdac</detail></bitfield>
			<bitfield  name="SREG_VRSTLO_RO_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vrstlo_ro_en" range="0x0000 0x0001"><detail>sreg_vrstlo_ro_en</detail></bitfield>
			<bitfield  name="SREG_VRSTLO_X_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vrstlo_x_vdac" range="0x0000 0x000F"><detail>sreg_vrstlo_x_vdac</detail></bitfield>
			<bitfield  name="SREG_VRSTLO_X_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vrstlo_x_en" range="0x0000 0x0001"><detail>sreg_vrstlo_x_en</detail></bitfield></reg>
		<reg  name="DAC_LD_20_21" addr="0x3514" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_20_21" range="0x0000 0xFFFF" default="0xC8C8"><detail>dac_ld_20_21</detail>
			<bitfield  name="SREG_VDCGLO_RO_VDAC" confidential="Y" mask="0x000F" display_name="0-3: sreg_vdcglo_ro_vdac" range="0x0000 0x000F"><detail>sreg_vdcglo_ro_vdac</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_RO_CLK_GATE_EN" confidential="Y" mask="0x0010" display_name="4: sreg_vdcglo_ro_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vdcglo_ro_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_RO_POLARITY" confidential="Y" mask="0x0020" display_name="5: sreg_vdcglo_ro_polarity" range="0x0000 0x0001"><detail>sreg_vdcglo_ro_polarity</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_RO_NEG_OPEN_LOOP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_vdcglo_ro_neg_open_loop_en" range="0x0000 0x0001"><detail>sreg_vdcglo_ro_neg_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_RO_EN" confidential="Y" mask="0x0080" display_name="7: sreg_vdcglo_ro_en" range="0x0000 0x0001"><detail>sreg_vdcglo_ro_en</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_X_VDAC" confidential="Y" mask="0x0F00" display_name="8-11: sreg_vdcglo_x_vdac" range="0x0000 0x000F"><detail>sreg_vdcglo_x_vdac</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_X_CLK_GATE_EN" confidential="Y" mask="0x1000" display_name="12: sreg_vdcglo_x_clk_gate_en" range="0x0000 0x0001"><detail>sreg_vdcglo_x_clk_gate_en</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_X_POLARITY" confidential="Y" mask="0x2000" display_name="13: sreg_vdcglo_x_polarity" range="0x0000 0x0001"><detail>sreg_vdcglo_x_polarity</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_X_OPEN_LOOP_EN" confidential="Y" mask="0x4000" display_name="14: sreg_vdcglo_x_open_loop_en" range="0x0000 0x0001"><detail>sreg_vdcglo_x_open_loop_en</detail></bitfield>
			<bitfield  name="SREG_VDCGLO_X_EN" confidential="Y" mask="0x8000" display_name="15: sreg_vdcglo_x_en" range="0x0000 0x0001"><detail>sreg_vdcglo_x_en</detail></bitfield></reg>
		<reg  name="DAC_LD_22_23" addr="0x3516" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_22_23" range="0x0000 0xFFFF"><detail>dac_ld_22_23</detail>
			<bitfield  name="SREG_TXHI_TEST_EN_5" confidential="Y" mask="0x0001" display_name="0: sreg_txhi_test_en_5" range="0x0000 0x0001"><detail>sreg_txhi_test_en_5</detail></bitfield>
			<bitfield  name="SREG_TXHI_TEST_EN_4" confidential="Y" mask="0x0002" display_name="1: sreg_txhi_test_en_4" range="0x0000 0x0001"><detail>sreg_txhi_test_en_4</detail></bitfield>
			<bitfield  name="SREG_TXHI_TEST_EN_3" confidential="Y" mask="0x0004" display_name="2: sreg_txhi_test_en_3" range="0x0000 0x0001"><detail>sreg_txhi_test_en_3</detail></bitfield>
			<bitfield  name="SREG_TXHI_TEST_EN_2" confidential="Y" mask="0x0008" display_name="3: sreg_txhi_test_en_2" range="0x0000 0x0001"><detail>sreg_txhi_test_en_2</detail></bitfield>
			<bitfield  name="SREG_TXHI_TEST_EN_1" confidential="Y" mask="0x0010" display_name="4: sreg_txhi_test_en_1" range="0x0000 0x0001"><detail>sreg_txhi_test_en_1</detail></bitfield>
			<bitfield  name="SREG_DCGHI_TEST_EN_2" confidential="Y" mask="0x0040" display_name="6: sreg_dcghi_test_en_2" range="0x0000 0x0001"><detail>sreg_dcghi_test_en_2</detail></bitfield>
			<bitfield  name="SREG_DCGHI_TEST_EN_1" confidential="Y" mask="0x0080" display_name="7: sreg_dcghi_test_en_1" range="0x0000 0x0001"><detail>sreg_dcghi_test_en_1</detail></bitfield>
			<bitfield  name="SREG_ATEST_VDCGLO_X" confidential="Y" mask="0x0100" display_name="8: sreg_atest_vdcglo_x" range="0x0000 0x0001"><detail>sreg_atest_vdcglo_x</detail></bitfield>
			<bitfield  name="SREG_ATEST_VDCGLO_RO" confidential="Y" mask="0x0200" display_name="9: sreg_atest_vdcglo_ro" range="0x0000 0x0001"><detail>sreg_atest_vdcglo_ro</detail></bitfield>
			<bitfield  name="SREG_ATEST_VRSTLO_X" confidential="Y" mask="0x0400" display_name="10: sreg_atest_vrstlo_x" range="0x0000 0x0001"><detail>sreg_atest_vrstlo_x</detail></bitfield>
			<bitfield  name="SREG_ATEST_VRSTLO_RO" confidential="Y" mask="0x0800" display_name="11: sreg_atest_vrstlo_ro" range="0x0000 0x0001"><detail>sreg_atest_vrstlo_ro</detail></bitfield>
			<bitfield  name="SREG_ATEST_VSUBLO" confidential="Y" mask="0x1000" display_name="12: sreg_atest_vsublo" range="0x0000 0x0001"><detail>sreg_atest_vsublo</detail></bitfield>
			<bitfield  name="SREG_ATEST_VTXLO_AB" confidential="Y" mask="0x2000" display_name="13: sreg_atest_vtxlo_ab" range="0x0000 0x0001"><detail>sreg_atest_vtxlo_ab</detail></bitfield>
			<bitfield  name="SREG_ATEST_VTXLO_X" confidential="Y" mask="0x4000" display_name="14: sreg_atest_vtxlo_x" range="0x0000 0x0001"><detail>sreg_atest_vtxlo_x</detail></bitfield>
			<bitfield  name="SREG_ATEST_VTXLO_RO" confidential="Y" mask="0x8000" display_name="15: sreg_atest_vtxlo_ro" range="0x0000 0x0001"><detail>sreg_atest_vtxlo_ro</detail></bitfield></reg>
		<reg  name="DAC_LD_24_25" addr="0x3518" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_24_25" range="0x0000 0xFFFF" default="0x8040"><detail>dac_ld_24_25</detail>
			<bitfield  name="SREG_ROW_VAAPIX_EN_RS" confidential="Y" mask="0x0020" display_name="5: sreg_row_vaapix_en_rs" range="0x0000 0x0001"><detail>sreg_row_vaapix_en_rs</detail></bitfield>
			<bitfield  name="SREG_ROW_VAAPIX_EN_RST" confidential="Y" mask="0x0040" display_name="6: sreg_row_vaapix_en_rst" range="0x0000 0x0001"><detail>sreg_row_vaapix_en_rst</detail></bitfield>
			<bitfield  name="SREG_ROW_VAAPIX_EN_TX" confidential="Y" mask="0x0080" display_name="7: sreg_row_vaapix_en_tx" range="0x0000 0x0001"><detail>sreg_row_vaapix_en_tx</detail></bitfield>
			<bitfield  name="SREG_ROW_LATCH_EN_TX_ACT" confidential="Y" mask="0x8000" display_name="15: sreg_row_latch_en_tx_act" range="0x0000 0x0001"><detail>sreg_row_latch_en_tx_act</detail></bitfield></reg>
		<reg  name="DAC_LD_26_27" addr="0x351A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_26_27" range="0x0000 0xFFFF" default="0x0600"><detail>dac_ld_26_27</detail>
			<bitfield  name="SREG_ROW_SPACER_VDCG" confidential="Y" mask="0x0001" display_name="0: sreg_row_spacer_vdcg" range="0x0000 0x0001"><detail>sreg_row_spacer_vdcg</detail></bitfield>
			<bitfield  name="SREG_ROW_SPACER_VRST" confidential="Y" mask="0x0002" display_name="1: sreg_row_spacer_vrst" range="0x0000 0x0001"><detail>sreg_row_spacer_vrst</detail></bitfield>
			<bitfield  name="SREG_ROW_SPACER_VTX" confidential="Y" mask="0x0004" display_name="2: sreg_row_spacer_vtx" range="0x0000 0x0001"><detail>sreg_row_spacer_vtx</detail></bitfield>
			<bitfield  name="SREG_ROW_TIE_GND_EN_TXLO_REF" confidential="Y" mask="0x0040" display_name="6: sreg_row_tie_gnd_en_txlo_ref" range="0x0000 0x0001"><detail>sreg_row_tie_gnd_en_txlo_ref</detail></bitfield>
			<bitfield  name="SREG_ROW_TIE_GND_EN_TXLO_ACT" confidential="Y" mask="0x0080" display_name="7: sreg_row_tie_gnd_en_txlo_act" range="0x0000 0x0001"><detail>sreg_row_tie_gnd_en_txlo_act</detail></bitfield>
			<bitfield  name="SREG_ROW_NCASC_SEL" confidential="Y" mask="0x0300" display_name="8-9: sreg_row_ncasc_sel" range="0x0000 0x0003"><detail>sreg_row_ncasc_sel</detail></bitfield>
			<bitfield  name="SREG_ROW_PCASC_SEL" confidential="Y" mask="0x0C00" display_name="10-11: sreg_row_pcasc_sel" range="0x0000 0x0003"><detail>sreg_row_pcasc_sel</detail></bitfield>
			<bitfield  name="SREG_TXLO_TO_GND_PER_ROW_EN" confidential="Y" mask="0x2000" display_name="13: sreg_txlo_to_gnd_per_row_en" range="0x0000 0x0001"><detail>sreg_txlo_to_gnd_per_row_en</detail></bitfield>
			<bitfield  name="SREG_GREF_TX_LATCH_EN" confidential="Y" mask="0x4000" display_name="14: sreg_gref_tx_latch_en" range="0x0000 0x0001"><detail>sreg_gref_tx_latch_en</detail></bitfield>
			<bitfield  name="SREG_GREF_SUPPRESS_TX_SAMP" confidential="Y" mask="0x8000" display_name="15: sreg_gref_suppress_tx_samp" range="0x0000 0x0001"><detail>sreg_gref_suppress_tx_samp</detail></bitfield></reg>
		<reg  name="DAC_LD_28_29" addr="0x351C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_28_29" range="0x0000 0xFFFF" default="0x0010"><detail>dac_ld_28_29</detail>
			<bitfield  name="SREG_ROW_TEST_DCG" confidential="Y" mask="0x0003" display_name="0-1: sreg_row_test_dcg" range="0x0000 0x0003"><detail>sreg_row_test_dcg</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_RST" confidential="Y" mask="0x000C" display_name="2-3: sreg_row_test_rst" range="0x0000 0x0003"><detail>sreg_row_test_rst</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_RESERVED" confidential="Y" mask="0x00F0" display_name="4-7: sreg_row_test_reserved" range="0x0000 0x0003"><detail>Reserved.</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_TX" confidential="Y" mask="0x0300" display_name="8-9: sreg_row_test_tx" range="0x0000 0x0003"><detail>sreg_row_test_tx</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_PK_DCG" confidential="Y" mask="0x0C00" display_name="10-11: sreg_row_test_pk_dcg" range="0x0000 0x0003"><detail>sreg_row_test_pk_dcg</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_PK_RST" confidential="Y" mask="0x3000" display_name="12-13: sreg_row_test_pk_rst" range="0x0000 0x0003"><detail>sreg_row_test_pk_rst</detail></bitfield>
			<bitfield  name="SREG_ROW_TEST_PK_TX" confidential="Y" mask="0xC000" display_name="14-15: sreg_row_test_pk_tx" range="0x0000 0x0003"><detail>sreg_row_test_pk_tx</detail></bitfield></reg>
		<reg  name="DAC_LD_30_31" addr="0x351E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_30_31" range="0x0000 0xFFFF" default="0x0E00"><detail>dac_ld_30_31</detail>
			<bitfield  name="SREG_PK2_READ_EN" confidential="Y" mask="0x0001" display_name="0: sreg_pk2_read_en" range="0x0000 0x0001"><detail>Enable park2 read in row decoder.</detail></bitfield>
			<bitfield  name="SREG_PK1_READ_EN" confidential="Y" mask="0x0002" display_name="1: sreg_pk1_read_en" range="0x0000 0x0001"><detail>Enable park1 read in row decoder.</detail></bitfield>
			<bitfield  name="SREG_RS_TEST_EN" confidential="Y" mask="0x0004" display_name="2: sreg_rs_test_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_RS_TEST_IN" confidential="Y" mask="0x0008" display_name="3: sreg_rs_test_in" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_VAA_LS_REG_VCON_0" confidential="Y" mask="0x0010" display_name="4: sreg_vaa_ls_reg_vcon_0" range="0x0000 0x0001"><detail>See SREG_VAA_LS_REV_VCON_1.</detail></bitfield>
			<bitfield  name="SREG_VAA_LS_REG_VCON_1" confidential="Y" mask="0x0020" display_name="5: sreg_vaa_ls_reg_vcon_1" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_TXDRV_VAA_LS_EN" confidential="Y" mask="0x0040" display_name="6: sreg_txdrv_vaa_ls_en" range="0x0000 0x0001"><detail>Enable TXDRV of VAA_LS.</detail></bitfield>
			<bitfield  name="SREG_TXDRV_BYP_EN" confidential="Y" mask="0x0080" display_name="7: sreg_txdrv_byp_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_CHRG_EN_TX_HI_5" confidential="Y" mask="0x0100" display_name="8: sreg_chrg_en_tx_hi_5" range="0x0000 0x0001"><detail>sreg_chrg_en_tx_hi_5</detail></bitfield>
			<bitfield  name="SREG_CHRG_EN_TX_HI_4" confidential="Y" mask="0x0200" display_name="9: sreg_chrg_en_tx_hi_4" range="0x0000 0x0001"><detail>sreg_chrg_en_tx_hi_4</detail></bitfield>
			<bitfield  name="SREG_CHRG_EN_TX_HI_3" confidential="Y" mask="0x0400" display_name="10: sreg_chrg_en_tx_hi_3" range="0x0000 0x0001"><detail>sreg_chrg_en_tx_hi_3</detail></bitfield>
			<bitfield  name="SREG_CHRG_EN_TX_HI_2" confidential="Y" mask="0x0800" display_name="11: sreg_chrg_en_tx_hi_2" range="0x0000 0x0001"><detail>sreg_chrg_en_tx_hi_2</detail></bitfield>
			<bitfield  name="SREG_CHRG_EN_DCG_HI_2" confidential="Y" mask="0x1000" display_name="12: sreg_chrg_en_dcg_hi_2" range="0x0000 0x0001"><detail>sreg_chrg_en_dcg_hi_2</detail></bitfield>
			<bitfield  name="SREG_RSHI_TEST_EN" confidential="Y" mask="0x4000" display_name="14: sreg_rshi_test_en" range="0x0000 0x0001"><detail>sreg_rshi_test_en</detail></bitfield>
			<bitfield  name="SREG_RSTHI_TEST_EN" confidential="Y" mask="0x8000" display_name="15: sreg_rsthi_test_en" range="0x0000 0x0001"><detail>sreg_rsthi_test_en</detail></bitfield></reg>
		<reg  name="DAC_LD_32_33" addr="0x3520" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_32_33" range="0x0000 0xFFFF" default="0x0B14"><detail>dac_ld_32_33</detail>
			<bitfield  name="SREG_ECL_HCG" confidential="Y" mask="0x007F" display_name="0-6: sreg_ecl_hcg" range="0x0000 0x007F"><detail>sreg_ecl_hcg</detail></bitfield>
			<bitfield  name="SREG_ECL_LCG" confidential="Y" mask="0x7F00" display_name="8-14: sreg_ecl_lcg" range="0x0000 0x007F"><detail>sreg_ecl_lcg</detail></bitfield></reg>
		<reg  name="DAC_LD_34_35" addr="0x3522" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_34_35" range="0x0000 0xFFFF" default="0x3E33"><detail>dac_ld_34_35</detail>
			<bitfield  name="SREG_FSC_HCG_X8" confidential="Y" mask="0x007F" display_name="0-6: sreg_fsc_hcg_x8" range="0x0000 0x007F"><detail>sreg_fsc_hcg_x8</detail></bitfield>
			<bitfield  name="SREG_FSC_HCG_X4" confidential="Y" mask="0x7F00" display_name="8-14: sreg_fsc_hcg_x4" range="0x0000 0x007F"><detail>sreg_fsc_hcg_x4</detail></bitfield></reg>
		<reg  name="DAC_LD_36_37" addr="0x3524" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_36_37" range="0x0000 0xFFFF" default="0x5E45"><detail>dac_ld_36_37</detail>
			<bitfield  name="SREG_FSC_HCG_X2" confidential="Y" mask="0x007F" display_name="0-6: sreg_fsc_hcg_x2" range="0x0000 0x007F"><detail>sreg_fsc_hcg_x2</detail></bitfield>
			<bitfield  name="SREG_FSC_HCG_X1" confidential="Y" mask="0x7F00" display_name="8-14: sreg_fsc_hcg_x1" range="0x0000 0x007F"><detail>sreg_fsc_hcg_x1</detail></bitfield></reg>
		<reg  name="DAC_LD_38_39" addr="0x3526" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_38_39" range="0x0000 0xFFFF" default="0x4237"><detail>dac_ld_38_39</detail>
			<bitfield  name="SREG_FSC_LCG_X8" confidential="Y" mask="0x007F" display_name="0-6: sreg_fsc_lcg_x8" range="0x0000 0x007F"><detail>sreg_fsc_lcg_x8</detail></bitfield>
			<bitfield  name="SREG_FSC_LCG_X4" confidential="Y" mask="0x7F00" display_name="8-14: sreg_fsc_lcg_x4" range="0x0000 0x007F"><detail>sreg_fsc_lcg_x4</detail></bitfield></reg>
		<reg  name="DAC_LD_40_41" addr="0x3528" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_40_41" range="0x0000 0xFFFF" default="0x6249"><detail>dac_ld_40_41</detail>
			<bitfield  name="SREG_FSC_LCG_X2" confidential="Y" mask="0x007F" display_name="0-6: sreg_fsc_lcg_x2" range="0x0000 0x007F"><detail>sreg_fsc_lcg_x2</detail></bitfield>
			<bitfield  name="SREG_FSC_LCG_X1" confidential="Y" mask="0x7F00" display_name="8-14: sreg_fsc_lcg_x1" range="0x0000 0x007F"><detail>sreg_fsc_lcg_x1</detail></bitfield></reg>
		<reg  name="DAC_LD_42_43" addr="0x352A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_42_43" range="0x0000 0xFFFF" default="0x385C"><detail>dac_ld_42_43</detail>
			<bitfield  name="SREG_PWR_DN_VLN" confidential="Y" mask="0x0001" display_name="0: sreg_pwr_dn_vln" range="0x0000 0x0001"><detail>sreg_pwr_dn_vln</detail></bitfield>
			<bitfield  name="SREG_VLN_CASC_ADJ" confidential="Y" mask="0x0004" display_name="2: sreg_vln_casc_adj" range="0x0000 0x0001"><detail>sreg_vln_casc_adj</detail></bitfield>
			<bitfield  name="SREG_COL_VLN_ANA_MODE" confidential="Y" mask="0x0008" display_name="3: sreg_col_vln_ana_mode" range="0x0000 0x0001"><detail>sreg_col_vln_ana_mode</detail></bitfield>
			<bitfield  name="SREG_CLAMP_BTWN_ROWS_EN" confidential="Y" mask="0x0010" display_name="4: sreg_clamp_btwn_rows_en" range="0x0000 0x0001"><detail>sreg_clamp_btwn_rows_en</detail></bitfield>
			<bitfield  name="SREG_PIXPULLUP_EN" confidential="Y" mask="0x0020" display_name="5: sreg_pixpullup_en" range="0x0000 0x0001"><detail>sreg_pixpullup_en</detail></bitfield>
			<bitfield  name="SREG_ECL_CLAMP_EN" confidential="Y" mask="0x0040" display_name="6: sreg_ecl_clamp_en" range="0x0000 0x0001"><detail>sreg_ecl_clamp_en</detail></bitfield>
			<bitfield  name="SREG_RAMP_DYN_PWR_EN" confidential="Y" mask="0x0100" display_name="8: sreg_ramp_dyn_pwr_en" range="0x0000 0x0001"><detail>sreg_ramp_dyn_pwr_en</detail></bitfield>
			<bitfield  name="SREG_ADC_DYN_PWR_EN" confidential="Y" mask="0x0200" display_name="9: sreg_adc_dyn_pwr_en" range="0x0000 0x0001"><detail>sreg_adc_dyn_pwr_en</detail></bitfield>
			<bitfield  name="SREG_ADC_PWRDN" confidential="Y" mask="0x0400" display_name="10: sreg_adc_pwrdn" range="0x0000 0x0001"><detail>sreg_adc_pwrdn</detail></bitfield>
			<bitfield  name="SREG_ADC_BIAS_FAST_RECOVERY" confidential="Y" mask="0x0800" display_name="11: sreg_adc_bias_fast_recovery" range="0x0000 0x0001"><detail>sreg_adc_bias_fast_recovery</detail></bitfield>
			<bitfield  name="SREG_VLN_FAST_RECOVER_EN" confidential="Y" mask="0x1000" display_name="12: sreg_vln_fast_recover_en" range="0x0000 0x0001"><detail>sreg_vln_fast_recover_en</detail></bitfield>
			<bitfield  name="SREG_VLN_CASC_SH_EN" confidential="Y" mask="0x2000" display_name="13: sreg_vln_casc_sh_en" range="0x0000 0x0001"><detail>sreg_vln_casc_sh_en</detail></bitfield>
			<bitfield  name="SREG_VLN_SH_HIGHDRIVE" confidential="Y" mask="0x4000" display_name="14: sreg_vln_sh_highdrive" range="0x0000 0x0001"><detail>sreg_vln_sh_highdrive</detail></bitfield>
			<bitfield  name="SREG_ADC_TEST_EN_VLN" confidential="Y" mask="0x8000" display_name="15: sreg_adc_test_en_vln" range="0x0000 0x0001"><detail>sreg_adc_test_en_vln</detail></bitfield></reg>
		<reg  name="DAC_LD_44_45" addr="0x352C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_44_45" range="0x0000 0xFFFF" default="0x0240"><detail>dac_ld_44_45</detail>
			<bitfield  name="SREG_ALL_PIXOUT_SHORT" confidential="Y" mask="0x0010" display_name="4: sreg_all_pixout_short" range="0x0000 0x0001"><detail>sreg_all_pixout_short</detail></bitfield>
			<bitfield  name="SREG_SFBIN" confidential="Y" mask="0x0020" display_name="5: sreg_sfbin" range="0x0000 0x0001"><detail>sreg_sfbin</detail></bitfield>
			<bitfield  name="SREG_PIXOUT_CONN" confidential="Y" mask="0x0040" display_name="6: sreg_pixout_conn" range="0x0000 0x0001"><detail>sreg_pixout_conn</detail></bitfield>
			<bitfield  name="SREG_ADC_TEST_EN" confidential="Y" mask="0x0080" display_name="7: sreg_adc_test_en" range="0x0000 0x0001"><detail>sreg_adc_test_en</detail></bitfield>
			<bitfield  name="SREG_CRM_DEC_DISABLE" confidential="Y" mask="0x0100" display_name="8: sreg_crm_dec_disable" range="0x0000 0x0001"><detail>sreg_crm_dec_disable</detail></bitfield>
			<bitfield  name="SREG_CRMPASS_ATR_OVDR" confidential="Y" mask="0x0200" display_name="9: sreg_crmpass_atr_ovdr" range="0x0000 0x0001"><detail>sreg_crmpass_atr_ovdr</detail></bitfield></reg>
		<reg  name="DAC_LD_46_47" addr="0x352E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_46_47" range="0x0000 0xFFFF" default="0x0B02"><detail>dac_ld_46_47</detail>
			<bitfield  name="SREG_AD_AZBSCTRL" confidential="Y" mask="0x0003" display_name="0-1: sreg_ad_azbsctrl" range="0x0000 0x0003"><detail>sreg_ad_azbsctrl</detail></bitfield>
			<bitfield  name="SREG_AD_CLAMPB" confidential="Y" mask="0x0010" display_name="4: sreg_ad_clampb" range="0x0000 0x0001"><detail>sreg_ad_clampb</detail></bitfield>
			<bitfield  name="SREG_AD_DIODE2" confidential="Y" mask="0x0020" display_name="5: sreg_ad_diode2" range="0x0000 0x0001"><detail>sreg_ad_diode2</detail></bitfield>
			<bitfield  name="SREG_AD_SHMODE" confidential="Y" mask="0x0040" display_name="6: sreg_ad_shmode" range="0x0000 0x0001"><detail>sreg_ad_shmode</detail></bitfield>
			<bitfield  name="SREG_DIV_FOR_RAMP" confidential="Y" mask="0x0300" display_name="8-9: sreg_div_for_ramp" range="0x0000 0x0003"><detail>sreg_div_for_ramp</detail></bitfield>
			<bitfield  name="SREG_DIV_FOR_GRAY" confidential="Y" mask="0x0C00" display_name="10-11: sreg_div_for_gray" range="0x0000 0x0003"><detail>sreg_div_for_gray</detail></bitfield>
			<bitfield  name="SREG_COLMEM_CTRL" confidential="Y" mask="0xF000" display_name="12-15: sreg_colmem_ctrl" range="0x0000 0x000F"><detail>sreg_colmem_ctrl</detail></bitfield></reg>
		<reg  name="DAC_LD_48_49" addr="0x3530" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_48_49" range="0x0000 0xFFFF" default="0xCCCC"><detail>dac_ld_48_49</detail>
			<bitfield  name="SREG_AD_CSWB_X4_0" confidential="Y" mask="0x0001" display_name="0: sreg_ad_cswb_x4_0" range="0x0000 0x0001"><detail>sreg_ad_cswb_x4_0</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X4_1" confidential="Y" mask="0x0002" display_name="1: sreg_ad_cswb_x4_1" range="0x0000 0x0001"><detail>sreg_ad_cswb_x4_1</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X4_2" confidential="Y" mask="0x0004" display_name="2: sreg_ad_cswb_x4_2" range="0x0000 0x0001"><detail>sreg_ad_cswb_x4_2</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X4_3" confidential="Y" mask="0x0008" display_name="3: sreg_ad_cswb_x4_3" range="0x0000 0x0001"><detail>sreg_ad_cswb_x4_3</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X8_0" confidential="Y" mask="0x0010" display_name="4: sreg_ad_cswb_x8_0" range="0x0000 0x0001"><detail>sreg_ad_cswb_x8_0</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X8_1" confidential="Y" mask="0x0020" display_name="5: sreg_ad_cswb_x8_1" range="0x0000 0x0001"><detail>sreg_ad_cswb_x8_1</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X8_2" confidential="Y" mask="0x0040" display_name="6: sreg_ad_cswb_x8_2" range="0x0000 0x0001"><detail>sreg_ad_cswb_x8_2</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X8_3" confidential="Y" mask="0x0080" display_name="7: sreg_ad_cswb_x8_3" range="0x0000 0x0001"><detail>sreg_ad_cswb_x8_3</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X1_0" confidential="Y" mask="0x0100" display_name="8: sreg_ad_cswb_x1_0" range="0x0000 0x0001"><detail>sreg_ad_cswb_x1_0</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X1_1" confidential="Y" mask="0x0200" display_name="9: sreg_ad_cswb_x1_1" range="0x0000 0x0001"><detail>sreg_ad_cswb_x1_1</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X1_2" confidential="Y" mask="0x0400" display_name="10: sreg_ad_cswb_x1_2" range="0x0000 0x0001"><detail>sreg_ad_cswb_x1_2</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X1_3" confidential="Y" mask="0x0800" display_name="11: sreg_ad_cswb_x1_3" range="0x0000 0x0001"><detail>sreg_ad_cswb_x1_3</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X2_0" confidential="Y" mask="0x1000" display_name="12: sreg_ad_cswb_x2_0" range="0x0000 0x0001"><detail>sreg_ad_cswb_x2_0</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X2_1" confidential="Y" mask="0x2000" display_name="13: sreg_ad_cswb_x2_1" range="0x0000 0x0001"><detail>sreg_ad_cswb_x2_1</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X2_2" confidential="Y" mask="0x4000" display_name="14: sreg_ad_cswb_x2_2" range="0x0000 0x0001"><detail>sreg_ad_cswb_x2_2</detail></bitfield>
			<bitfield  name="SREG_AD_CSWB_X2_3" confidential="Y" mask="0x8000" display_name="15: sreg_ad_cswb_x2_3" range="0x0000 0x0001"><detail>sreg_ad_cswb_x2_3</detail></bitfield></reg>
		<reg  name="DAC_LD_50_51" addr="0x3532" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_50_51" range="0x0000 0xFFFF"><detail>dac_ld_50_51</detail>
			<bitfield  name="SREG_ADC_OFFSET_INJ_X1" confidential="Y" mask="0x0003" display_name="0-1: sreg_adc_offset_inj_x1" range="0x0000 0x0003"><detail>sreg_adc_offset_inj_x1</detail></bitfield>
			<bitfield  name="SREG_ADC_OFFSET_INJ_X2" confidential="Y" mask="0x000C" display_name="2-3: sreg_adc_offset_inj_x2" range="0x0000 0x0003"><detail>sreg_adc_offset_inj_x2</detail></bitfield>
			<bitfield  name="SREG_ADC_OFFSET_INJ_X4" confidential="Y" mask="0x0030" display_name="4-5: sreg_adc_offset_inj_x4" range="0x0000 0x0003"><detail>sreg_adc_offset_inj_x4</detail></bitfield>
			<bitfield  name="SREG_ADC_OFFSET_INJ_X8" confidential="Y" mask="0x00C0" display_name="6-7: sreg_adc_offset_inj_x8" range="0x0000 0x0003"><detail>sreg_adc_offset_inj_x8</detail></bitfield></reg>
		<reg  name="DAC_LD_52_53" addr="0x3534" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_52_53" range="0x0000 0xFFFF" default="0x0241"><detail>dac_ld_52_53</detail>
			<bitfield  name="SREG_RAMPBUF_SEL" confidential="Y" mask="0x0007" display_name="0-2: sreg_rampbuf_sel" range="0x0000 0x0007"><detail>sreg_rampbuf_sel</detail></bitfield>
			<bitfield  name="SREG_DACREF_SEL" confidential="Y" mask="0x0070" display_name="4-6: sreg_dacref_sel" range="0x0000 0x0007"><detail>sreg_dacref_sel</detail></bitfield>
			<bitfield  name="SREG_ADC_BIT" confidential="Y" mask="0x0300" display_name="8-9: sreg_adc_bit" range="0x0000 0x0003"><detail>sreg_adc_bit</detail></bitfield>
			<bitfield  name="SREG_CDAC_BIAS_SH_0" confidential="Y" mask="0x0400" display_name="10: sreg_cdac_bias_sh_0" range="0x0000 0x0001"><detail>sreg_cdac_bias_sh_0</detail></bitfield>
			<bitfield  name="SREG_CDAC_BIAS_SH_1" confidential="Y" mask="0x0800" display_name="11: sreg_cdac_bias_sh_1" range="0x0000 0x0001"><detail>sreg_cdac_bias_sh_1</detail></bitfield>
			<bitfield  name="SREG_CDAC_BIAS_SH_2" confidential="Y" mask="0x1000" display_name="12: sreg_cdac_bias_sh_2" range="0x0000 0x0001"><detail>sreg_cdac_bias_sh_2</detail></bitfield>
			<bitfield  name="SREG_CDAC_BIN_BYPASS" confidential="Y" mask="0x2000" display_name="13: sreg_cdac_bin_bypass" range="0x0000 0x0001"><detail>sreg_cdac_bin_bypass</detail></bitfield>
			<bitfield  name="SREG_NOSH" confidential="Y" mask="0x4000" display_name="14: sreg_nosh" range="0x0000 0x0001"><detail>sreg_nosh</detail></bitfield>
			<bitfield  name="SREG_CDAC_BIN_THROUGH" confidential="Y" mask="0x8000" display_name="15: sreg_cdac_bin_through" range="0x0000 0x0001"><detail>sreg_cdac_bin_through</detail></bitfield></reg>
		<reg  name="DAC_LD_54_55" addr="0x3536" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_54_55" range="0x0000 0xFFFF" default="0x80C0"><detail>dac_ld_54_55</detail>
			<bitfield  name="SREG_OVER_RANGE_RST" confidential="Y" mask="0x00FF" display_name="0-7: sreg_over_range_rst" range="0x0000 0x00FF"><detail>sreg_over_range_rst</detail></bitfield>
			<bitfield  name="SREG_UNDER_RANGE_RST" confidential="Y" mask="0xFF00" display_name="8-15: sreg_under_range_rst" range="0x0000 0x00FF"><detail>sreg_under_range_rst</detail></bitfield></reg>
		<reg  name="DAC_LD_56_57" addr="0x3538" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_56_57" range="0x0000 0xFFFF" default="0x00C0"><detail>dac_ld_56_57</detail>
			<bitfield  name="SREG_OVER_RANGE_SIG" confidential="Y" mask="0x00FF" display_name="0-7: sreg_over_range_sig" range="0x0000 0x00FF"><detail>sreg_over_range_sig</detail></bitfield>
			<bitfield  name="SREG_UNDER_RANGE_SIG" confidential="Y" mask="0xFF00" display_name="8-15: sreg_under_range_sig" range="0x0000 0x00FF"><detail>sreg_under_range_sig</detail></bitfield></reg>
		<reg  name="DAC_LD_58_59" addr="0x353A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_58_59" range="0x0000 0xFFFF" default="0x9A9A"><detail>dac_ld_58_59</detail>
			<bitfield  name="SREG_RAMP_OFFSET_X8" confidential="Y" mask="0x00FF" display_name="0-7: sreg_ramp_offset_x8" range="0x0000 0x00FF"><detail>sreg_ramp_offset_x8</detail></bitfield>
			<bitfield  name="SREG_RAMP_OFFSET_X4" confidential="Y" mask="0xFF00" display_name="8-15: sreg_ramp_offset_x4" range="0x0000 0x00FF"><detail>sreg_ramp_offset_x4</detail></bitfield></reg>
		<reg  name="DAC_LD_60_61" addr="0x353C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_60_61" range="0x0000 0xFFFF" default="0x9A9A"><detail>dac_ld_60_61</detail>
			<bitfield  name="SREG_RAMP_OFFSET_X2" confidential="Y" mask="0x00FF" display_name="0-7: sreg_ramp_offset_x2" range="0x0000 0x00FF"><detail>sreg_ramp_offset_x2</detail></bitfield>
			<bitfield  name="SREG_RAMP_OFFSET_X1" confidential="Y" mask="0xFF00" display_name="8-15: sreg_ramp_offset_x1" range="0x0000 0x00FF"><detail>sreg_ramp_offset_x1</detail></bitfield></reg>
		<reg  name="DAC_LD_62_63" addr="0x353E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_62_63" range="0x0000 0xFFFF"><detail>dac_ld_62_63</detail>
			<bitfield  name="SREG_CDAC_TEST_PATTERN_HI" confidential="Y" mask="0x003F" display_name="0-5: sreg_cdac_test_pattern_hi" range="0x0000 0x003F"><detail>sreg_cdac_test_pattern_hi</detail></bitfield>
			<bitfield  name="SREG_CDAC_TEST_PATTERN_LO" confidential="Y" mask="0xFF00" display_name="8-15: sreg_cdac_test_pattern_lo" range="0x0000 0x00FF"><detail>sreg_cdac_test_pattern_lo</detail></bitfield></reg>
		<reg  name="DAC_LD_64_65" addr="0x3540" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_64_65" range="0x0000 0xFFFF" default="0x0308"><detail>dac_ld_64_65</detail>
			<bitfield  name="SREG_COL_MEM_TEST_EN" confidential="Y" mask="0x0007" display_name="0-2: sreg_col_mem_test_en" range="0x0000 0x0007"><detail>sreg_col_mem_test_en</detail></bitfield>
			<bitfield  name="SREG_COLMEM_SAMPLE_MODE" confidential="Y" mask="0x0008" display_name="3: sreg_colmem_sample_mode" range="0x0000 0x0001"><detail>sreg_colmem_sample_mode</detail></bitfield>
			<bitfield  name="SREG_SET_TESTOUT" confidential="Y" mask="0x0010" display_name="4: sreg_set_testout" range="0x0000 0x0001"><detail>sreg_set_testout</detail></bitfield>
			<bitfield  name="SREG_SEL_SYNC_CLK" confidential="Y" mask="0x0020" display_name="5: sreg_sel_sync_clk" range="0x0000 0x0001"><detail>sreg_sel_sync_clk</detail></bitfield>
			<bitfield  name="SREG_MEM_PRECB_DELAY" confidential="Y" mask="0x0F00" display_name="8-11: sreg_mem_precb_delay" range="0x0000 0x000F"><detail>sreg_mem_precb_delay</detail></bitfield>
			<bitfield  name="SREG_MEM_SELECT_HIGH" confidential="Y" mask="0x1000" display_name="12: sreg_mem_select_high" range="0x0000 0x0001"><detail>sreg_mem_select_high</detail></bitfield>
			<bitfield  name="SREG_DYN_CLK_GATE_SENSE" confidential="Y" mask="0x2000" display_name="13: sreg_dyn_clk_gate_sense" range="0x0000 0x0001"><detail>sreg_dyn_clk_gate_sense</detail></bitfield>
			<bitfield  name="SREG_COLMEM_TEST_FULL" confidential="Y" mask="0x4000" display_name="14: sreg_colmem_test_full" range="0x0000 0x0001"><detail>sreg_colmem_test_full</detail></bitfield>
			<bitfield  name="SREG_EM_MITIGATION_SHUFFLE_EN" confidential="Y" mask="0x8000" display_name="15: sreg_em_mitigation_shuffle_en" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="DAC_LD_66_67" addr="0x3542" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_66_67" range="0x0000 0xFFFF" default="0x0011"><detail>dac_ld_66_67</detail>
			<bitfield  name="SREG_COLDEC_DELAY_CTRL" confidential="Y" mask="0x0003" display_name="0-1: sreg_coldec_delay_ctrl" range="0x0000 0x0003"><detail>sreg_coldec_delay_ctrl</detail></bitfield>
			<bitfield  name="SREG_COLDEC_CLK_GATING_EN" confidential="Y" mask="0x0004" display_name="2: sreg_coldec_clk_gating_en" range="0x0000 0x0001"><detail>sreg_coldec_clk_gating_en</detail></bitfield>
			<bitfield  name="SREG_COLDEC_INV_LATCH_CLK" confidential="Y" mask="0x0008" display_name="3: sreg_coldec_inv_latch_clk" range="0x0000 0x0001"><detail>sreg_coldec_inv_latch_clk</detail></bitfield>
			<bitfield  name="SREG_REDUCE_COLSEL_EN" confidential="Y" mask="0x0010" display_name="4: sreg_reduce_colsel_en" range="0x0000 0x0001"><detail>sreg_reduce_colsel_en</detail></bitfield>
			<bitfield  name="SREG_RAMP_GRAD_EN" confidential="Y" mask="0x0020" display_name="5: sreg_ramp_grad_en" range="0x0000 0x0001"><detail>sreg_ramp_grad_en</detail></bitfield></reg>
		<reg  name="DAC_LD_68_69" addr="0x3544" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_68_69" range="0x0000 0xFFFF"><detail>dac_ld_68_69</detail>
			<bitfield  name="SREG_BSTMON_SUPPLY_MONITOR_0" confidential="Y" mask="0x0001" display_name="0: sreg_bstmon_supply_monitor_0" range="0x0000 0x0001"><detail>Connect VAAPIX to ATEST.</detail></bitfield>
			<bitfield  name="SREG_BSTMON_SUPPLY_MONITOR_1" confidential="Y" mask="0x0002" display_name="1: sreg_bstmon_supply_monitor_1" range="0x0000 0x0001"><detail>Connect VAA to ATEST.</detail></bitfield>
			<bitfield  name="SREG_BSTMON_SUPPLY_MONITOR_2" confidential="Y" mask="0x0004" display_name="2: sreg_bstmon_supply_monitor_2" range="0x0000 0x0001"><detail>Connect DVDD1V2_ANA to ATEST.</detail></bitfield>
			<bitfield  name="SREG_BSTMON_SUPPLY_MONITOR_3" confidential="Y" mask="0x0008" display_name="3: sreg_bstmon_supply_monitor_3" range="0x0000 0x0001"><detail>Connect DVDD1V2 to ATEST.</detail></bitfield>
			<bitfield  name="SREG_BSTMON_SUPPLY_MONITOR_4" confidential="Y" mask="0x0010" display_name="4: sreg_bstmon_supply_monitor_4" range="0x0000 0x0001"><detail>Connect VDDIO to ATEST.</detail></bitfield>
			<bitfield  name="SREG_BSTMON_OUT_ATEST" confidential="Y" mask="0x0060" display_name="5-6: sreg_bstmon_out_atest" range="0x0000 0x0003"></bitfield>
			<bitfield  name="SREG_69_7" confidential="Y" mask="0x0080" display_name="7: sreg_69_7" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_BSTMON_ATEST_MUX_CLR" confidential="Y" mask="0x0100" display_name="8: sreg_bstmon_atest_mux_clr" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_BSTMON_MONITOR_EN" confidential="Y" mask="0x0200" display_name="9: sreg_bstmon_monitor_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_BSTMON_MONITOR_CAL" confidential="Y" mask="0x0400" display_name="10: sreg_bstmon_monitor_cal" range="0x0000 0x0001"><detail>Calibrate Booster Monitor</detail></bitfield>
			<bitfield  name="SREG_BSTMON_ALWAYS_ON" confidential="Y" mask="0x0800" display_name="11: sreg_bstmon_always_on" range="0x0000 0x0001"><detail>keep Booster Monitor always ON</detail></bitfield>
			<bitfield  name="SREG_BSTMON_ATEST_VOUT" confidential="Y" mask="0x1000" display_name="12: sreg_bstmon_atest_vout" range="0x0000 0x0001"><detail>Connect Booster Monitor MUX WINDOW to ATEST</detail></bitfield>
			<bitfield  name="SREG_BSTMON_ATEST_LO_REF" confidential="Y" mask="0x2000" display_name="13: sreg_bstmon_atest_lo_ref" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_BSTMON_ATEST_HI_REF" confidential="Y" mask="0x4000" display_name="14: sreg_bstmon_atest_hi_ref" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SREG_BSTMON_PWRDN" confidential="Y" mask="0x8000" display_name="15: sreg_bstmon_pwrdn" range="0x0000 0x0001"><detail>0: Normal operation. 1: power down booster monitor circuit</detail></bitfield></reg>
		<reg  name="DAC_LD_70_71" addr="0x3546" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_70_71" range="0x0000 0xFFFF"><detail>dac_ld_70_71</detail>
			<bitfield  name="SREG_TMUX_CODE0" confidential="Y" mask="0x001F" display_name="0-4: sreg_tmux_code0" range="0x0000 0x001F"><detail>sreg_tmux_code0</detail></bitfield>
			<bitfield  name="SREG_ATEST_EN" confidential="Y" mask="0x0080" display_name="7: sreg_atest_en" range="0x0000 0x0001"><detail>sreg_atest_en</detail></bitfield>
			<bitfield  name="SREG_TMUX_CODE1" confidential="Y" mask="0x1F00" display_name="8-12: sreg_tmux_code1" range="0x0000 0x001F"><detail>sreg_tmux_code1</detail></bitfield></reg>
		<reg  name="DAC_LD_72_73" addr="0x3548" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_72_73" range="0x0000 0xFFFF"><detail>dac_ld_72_73</detail>
			<bitfield  name="SREG_TMUX_CODE2" confidential="Y" mask="0x001F" display_name="0-4: sreg_tmux_code2" range="0x0000 0x001F"><detail>sreg_tmux_code2</detail></bitfield>
			<bitfield  name="SREG_TMUX_CODE3" confidential="Y" mask="0x1F00" display_name="8-12: sreg_tmux_code3" range="0x0000 0x001F"><detail>sreg_tmux_code3</detail></bitfield></reg>
		<reg  name="DAC_LD_74_75" addr="0x354A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_74_75" range="0x0000 0xFFFF" default="0x0400"><detail>dac_ld_74_75</detail>
			<bitfield  name="SREG_FULLFRAME_ATR_MODE" confidential="Y" mask="0x000F" display_name="0-3: sreg_fullframe_atr_mode" range="0x0000 0x000F"><detail>sreg_fullframe_atr_mode</detail></bitfield>
			<bitfield  name="SREG_FULLFRAME_ATR_EN" confidential="Y" mask="0x0010" display_name="4: sreg_fullframe_atr_en" range="0x0000 0x0001"><detail>sreg_fullframe_atr_en</detail></bitfield>
			<bitfield  name="SREG_ATR_RST_OVERDRIVE" confidential="Y" mask="0x7F00" display_name="8-14: sreg_atr_rst_overdrive" range="0x0000 0x007F"><detail>sreg_atr_rst_overdrive</detail></bitfield></reg>
		<reg  name="DAC_LD_76_77" addr="0x354C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_76_77" range="0x0000 0xFFFF" default="0x0031"><detail>dac_ld_76_77</detail>
			<bitfield  name="SREG_ATCBIAS_EN" confidential="Y" mask="0x0001" display_name="0: sreg_atcbias_en" range="0x0000 0x0001"><detail>sreg_atcbias_en</detail></bitfield>
			<bitfield  name="SREG_CLAMPENB_ZEBRA_SHR_ON" confidential="Y" mask="0x0010" display_name="4: sreg_clampenb_zebra_shr_on" range="0x0000 0x0001"><detail>sreg_clampenb_zebra_shr_on</detail></bitfield>
			<bitfield  name="SREG_USE_TEST_SHR_SHS" confidential="Y" mask="0x0020" display_name="5: sreg_use_test_shr_shs" range="0x0000 0x0001"><detail>sreg_use_test_shr_shs</detail></bitfield>
			<bitfield  name="SREG_PWR_DN_CLAMP" confidential="Y" mask="0x0080" display_name="7: sreg_pwr_dn_clamp" range="0x0000 0x0001"><detail>sreg_pwr_dn_clamp</detail></bitfield></reg>
		<reg  name="DAC_LD_78_79" addr="0x354E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_78_79" range="0x0000 0xFFFF" default="0x5C5C"><detail>dac_ld_78_79</detail>
			<bitfield  name="SREG_SIG_VPIX" confidential="Y" mask="0x007F" display_name="0-6: sreg_sig_vpix" range="0x0000 0x007F"><detail>sreg_sig_vpix</detail></bitfield>
			<bitfield  name="SREG_SIG_GRADIENT" confidential="Y" mask="0x7F00" display_name="8-14: sreg_sig_gradient" range="0x0000 0x007F"><detail>sreg_sig_gradient</detail></bitfield></reg>
		<reg  name="DAC_LD_80_81" addr="0x3550" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_80_81" range="0x0000 0xFFFF" default="0x5C7F"><detail>dac_ld_80_81</detail>
			<bitfield  name="SREG_SIG_FRAMECOUNT" confidential="Y" mask="0x007F" display_name="0-6: sreg_sig_framecount" range="0x0000 0x007F"><detail>sreg_sig_framecount</detail></bitfield>
			<bitfield  name="SREG_SIG_ZEBRA" confidential="Y" mask="0x7F00" display_name="8-14: sreg_sig_zebra" range="0x0000 0x007F"><detail>sreg_sig_zebra</detail></bitfield></reg>
		<reg  name="DAC_LD_82_83" addr="0x3552" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="dac_ld_82_83" range="0x0000 0xFFFF" default="0x0812"><detail>dac_ld_82_83</detail>
			<bitfield  name="SREG_SIG_OVERDRIVE" confidential="Y" mask="0x007F" display_name="0-6: sreg_sig_overdrive" range="0x0000 0x007F"><detail>sreg_sig_overdrive</detail></bitfield>
			<bitfield  name="SREG_RST_ATRS" confidential="Y" mask="0x7F00" display_name="8-14: sreg_rst_atrs" range="0x0000 0x007F"><detail>sreg_rst_atrs</detail></bitfield></reg>
		<reg  name="STATC_ERR_EN" addr="0x3580" space="MFR" span="2" confidential="Y" mask="0x3FFF" display_name="statc_err_en" range="0x0000 0x3FFF"><detail>statc_err_en</detail>
			<bitfield  name="STATC_ERR_BAD_WRADDR_PIN_EN" confidential="Y" mask="0x0001" display_name="0: statc_err_bad_wraddr_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_wraddr_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_WRDATA_PIN_EN" confidential="Y" mask="0x0002" display_name="1: statc_err_bad_wrdata_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_wrdata_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_RDDATA_PIN_EN" confidential="Y" mask="0x0004" display_name="2: statc_err_bad_rddata_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_rddata_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST2_PIN_EN" confidential="Y" mask="0x0008" display_name="3: statc_err_bad_dtest2_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest2_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST3_PIN_EN" confidential="Y" mask="0x0010" display_name="4: statc_err_bad_dtest3_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest3_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST4_PIN_EN" confidential="Y" mask="0x0020" display_name="5: statc_err_bad_dtest4_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest4_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST12_PIN_EN" confidential="Y" mask="0x0040" display_name="6: statc_err_bad_dtest12_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest12_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST13_PIN_EN" confidential="Y" mask="0x0080" display_name="7: statc_err_bad_dtest13_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest13_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST14_PIN_EN" confidential="Y" mask="0x0100" display_name="8: statc_err_bad_dtest14_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest14_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST15_PIN_EN" confidential="Y" mask="0x0200" display_name="9: statc_err_bad_dtest15_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest15_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST26_PIN_EN" confidential="Y" mask="0x0400" display_name="10: statc_err_bad_dtest26_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest26_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST100_PIN_EN" confidential="Y" mask="0x0800" display_name="11: statc_err_bad_dtest100_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest100_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST101_PIN_EN" confidential="Y" mask="0x1000" display_name="12: statc_err_bad_dtest101_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest101_pin_en</detail></bitfield>
			<bitfield  name="STATC_ERR_BAD_DTEST103_PIN_EN" confidential="Y" mask="0x2000" display_name="13: statc_err_bad_dtest103_pin_en" range="0x0000 0x0001"><detail>statc_err_bad_dtest103_pin_en</detail></bitfield></reg>
		<reg  name="ANA_PWR_CTRL" addr="0x3582" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="ana_pwr_ctrl" range="0x0000 0x0001" default="0x0001"><detail>ana_pwr_ctrl</detail>
			<bitfield  name="ANA_BLOCK_ENABLE" confidential="Y" mask="0x0001" display_name="0: ana_block_enable" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="ROW_AB_CTRL" addr="0x3584" space="MFR" span="2" confidential="Y" mask="0x3FFF" display_name="row_ab_ctrl" range="0x0000 0x3FFF" default="0x2000"><detail>row_ab_ctrl</detail>
			<bitfield  name="ROW_AB_PERIOD" confidential="Y" mask="0x00FF" display_name="0-7: row_ab_period" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="ROW_AB_WIDTH" confidential="Y" mask="0x0F00" display_name="8-11: row_ab_width" range="0x0000 0x000F"></bitfield>
			<bitfield  name="ROW_TX_GREF_ENABLE" confidential="Y" mask="0x1000" display_name="12: row_tx_gref_enable" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ROW_LATCH_MASK_ENABLE" confidential="Y" mask="0x2000" display_name="13: row_latch_mask_enable" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="GREEN1_GAIN_T2" addr="0x35A0" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t2" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t2</detail></reg>
		<reg  name="BLUE_GAIN_T2" addr="0x35A2" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t2" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t2</detail></reg>
		<reg  name="RED_GAIN_T2" addr="0x35A4" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t2" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t2</detail></reg>
		<reg  name="GREEN2_GAIN_T2" addr="0x35A6" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t2" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t2</detail></reg>
		<reg  name="GREEN1_GAIN_T3" addr="0x35A8" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t3" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t3</detail></reg>
		<reg  name="BLUE_GAIN_T3" addr="0x35AA" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t3" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t3</detail></reg>
		<reg  name="RED_GAIN_T3" addr="0x35AC" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t3" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t3</detail></reg>
		<reg  name="GREEN2_GAIN_T3" addr="0x35AE" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t3" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t3</detail></reg>
		<reg  name="GREEN1_GAIN_T4" addr="0x35B0" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t4" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t4</detail></reg>
		<reg  name="BLUE_GAIN_T4" addr="0x35B2" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t4" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t4</detail></reg>
		<reg  name="RED_GAIN_T4" addr="0x35B4" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t4" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t4</detail></reg>
		<reg  name="GREEN2_GAIN_T4" addr="0x35B6" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t4" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t4</detail></reg>
		<reg  name="GREEN1_GAIN_T2_CB" addr="0x35C0" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t2_cb" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t2_CB</detail></reg>
		<reg  name="BLUE_GAIN_T2_CB" addr="0x35C2" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t2_cb" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t2_CB</detail></reg>
		<reg  name="RED_GAIN_T2_CB" addr="0x35C4" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t2_cb" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t2_CB</detail></reg>
		<reg  name="GREEN2_GAIN_T2_CB" addr="0x35C6" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t2_cb" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t2_CB</detail></reg>
		<reg  name="GREEN1_GAIN_T3_CB" addr="0x35C8" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t3_cb" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t3_CB</detail></reg>
		<reg  name="BLUE_GAIN_T3_CB" addr="0x35CA" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t3_cb" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t3_CB</detail></reg>
		<reg  name="RED_GAIN_T3_CB" addr="0x35CC" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t3_cb" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t3_CB</detail></reg>
		<reg  name="GREEN2_GAIN_T3_CB" addr="0x35CE" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t3_cb" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t3_CB</detail></reg>
		<reg  name="GREEN1_GAIN_T4_CB" addr="0x35D0" space="MFR" span="2" mask="0x07FF" display_name="green1_gain_t4_cb" range="0x0000 0x07FF" default="0x0080"><detail>green1_gain_t4_CB</detail></reg>
		<reg  name="BLUE_GAIN_T4_CB" addr="0x35D2" space="MFR" span="2" mask="0x07FF" display_name="blue_gain_t4_cb" range="0x0000 0x07FF" default="0x0080"><detail>blue_gain_t4_CB</detail></reg>
		<reg  name="RED_GAIN_T4_CB" addr="0x35D4" space="MFR" span="2" mask="0x07FF" display_name="red_gain_t4_cb" range="0x0000 0x07FF" default="0x0080"><detail>red_gain_t4_CB</detail></reg>
		<reg  name="GREEN2_GAIN_T4_CB" addr="0x35D6" space="MFR" span="2" mask="0x07FF" display_name="green2_gain_t4_cb" range="0x0000 0x07FF" default="0x0080"><detail>green2_gain_t4_CB</detail></reg>
		<reg  name="ROW_NOISE_ADJUST_TOP_T1" addr="0x3750" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_adjust_top_t1" range="0x0000 0xFFFF" default="0x0080"><detail>row_noise_adjust_top_t1</detail>
			<bitfield  name="ROW_NOISE_ADJUST_TOP_T1_GAIN" confidential="Y" mask="0x00FF" display_name="0-7: row_noise_adjust_top_t1_gain" range="0x0000 0x00FF"><detail>row_noise_adjust_top_t1_gain</detail></bitfield>
			<bitfield  name="ROW_NOISE_ADJUST_TOP_T1_OFFSET" confidential="Y" mask="0xFF00" display_name="8-15: row_noise_adjust_top_t1_offset" range="0x0080 0x007F" datatype="signed"><detail>row_noise_adjust_top_t1_offset</detail></bitfield></reg>
		<reg  name="MBIST_STARTUP_CONTROL" addr="0x3760" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="mbist_startup_control" range="0x0000 0x01FF"><detail>mbist_startup_control</detail></reg>
		<reg  name="MBIST_STARTUP_RESULT" addr="0x3762" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="mbist_startup_result" range="0x0000 0x01FF"><detail>mbist_startup_result</detail></reg>
		<reg  name="MBIST_STARTUP_STATUS" addr="0x3764" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="mbist_startup_status" range="0x0000 0x01FF"><detail>mbist_startup_status</detail></reg>
		<reg  name="ROW_NOISE_ADJUST_TOP_T3" addr="0x3772" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_adjust_top_t3" range="0x0000 0xFFFF" default="0x0080"><detail>row_noise_adjust_top_t3</detail>
			<bitfield  name="GAIN" confidential="Y" mask="0x00FF" display_name="0-7: gain" range="0x0000 0x00FF"><detail>gain</detail></bitfield>
			<bitfield  name="OFFSET" confidential="Y" mask="0xFF00" display_name="8-15: offset" range="0x0000 0x00FF"><detail>offset</detail></bitfield></reg>
		<reg  name="ROW_NOISE_ADJUST_TOP_T4" addr="0x3782" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_adjust_top_t4" range="0x0000 0xFFFF" default="0x0080"><detail>row_noise_adjust_top_t4</detail>
			<bitfield  name="GAIN" confidential="Y" mask="0x00FF" display_name="0-7: gain" range="0x0000 0x00FF"><detail>gain</detail></bitfield>
			<bitfield  name="OFFSET" confidential="Y" mask="0xFF00" display_name="8-15: offset" range="0x0000 0x00FF"><detail>offset</detail></bitfield></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME" addr="0x37A0" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time" range="0x0000 0x000F" default="0x0001"><detail>coarse_integration_ad_time</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME_CB" addr="0x37A2" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time_cb" range="0x0000 0xFFFF" default="0x0001"><detail>coarse_integration_ad_time_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME2" addr="0x37A4" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time2" range="0x0000 0x000F"><detail>coarse_integration_ad_time2</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME2_CB" addr="0x37A6" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time2_cb" range="0x0000 0xFFFF"><detail>coarse_integration_ad_time2_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME3" addr="0x37A8" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time3" range="0x0000 0x000F"><detail>coarse_integration_ad_time3</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME3_CB" addr="0x37AA" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time3_cb" range="0x0000 0xFFFF"><detail>coarse_integration_ad_time3_CB</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME4" addr="0x37AC" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time4" range="0x0000 0x000F"><detail>coarse_integration_ad_time4</detail></reg>
		<reg  name="COARSE_INTEGRATION_AD_TIME4_CB" addr="0x37AE" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_ad_time4_cb" range="0x0000 0xFFFF"><detail>coarse_integration_ad_time4_CB</detail></reg>
		<reg  name="ROW_TX_RO_ENABLE" addr="0x37E0" space="MFR" span="2" mask="0xFFFF" display_name="row_tx_ro_enable" range="0x0000 0xFFFF" default="0x8421"><detail>Per-ROP TX readout control for Context A</detail></reg>
		<reg  name="ROW_TX_RO_ENABLE_CB" addr="0x37E2" space="MFR" span="2" mask="0xFFFF" display_name="row_tx_ro_enable_cb" range="0x0000 0xFFFF" default="0x000F"><detail>Per-ROP TX readout control for Context B</detail></reg>
		<reg  name="ROW_TX_FIX" addr="0x37E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_tx_fix" range="0x0000 0x000F"><detail>Shutter control</detail>
			<bitfield  name="ROW_TX_LIMITED_MAX" confidential="Y" mask="0xFFFF" display_name="0-15: row_tx_limited_max" range="0x0000 0x000F"><detail>Restrict maximum shutter count</detail></bitfield></reg>
		<reg  name="OTPM_DATA_0" addr="0x3800" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_0" range="0x0000 0xFFFF"><detail>otpm_data_0</detail></reg>
		<reg  name="OTPM_DATA_1" addr="0x3802" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_1" range="0x0000 0xFFFF"><detail>otpm_data_1</detail></reg>
		<reg  name="OTPM_DATA_2" addr="0x3804" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_2" range="0x0000 0xFFFF"><detail>otpm_data_2</detail></reg>
		<reg  name="OTPM_DATA_3" addr="0x3806" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_3" range="0x0000 0xFFFF"><detail>otpm_data_3</detail></reg>
		<reg  name="OTPM_DATA_4" addr="0x3808" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_4" range="0x0000 0xFFFF"><detail>otpm_data_4</detail></reg>
		<reg  name="OTPM_DATA_5" addr="0x380A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_5" range="0x0000 0xFFFF"><detail>otpm_data_5</detail></reg>
		<reg  name="OTPM_DATA_6" addr="0x380C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_6" range="0x0000 0xFFFF"><detail>otpm_data_6</detail></reg>
		<reg  name="OTPM_DATA_7" addr="0x380E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_7" range="0x0000 0xFFFF"><detail>otpm_data_7</detail></reg>
		<reg  name="OTPM_DATA_8" addr="0x3810" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_8" range="0x0000 0xFFFF"><detail>otpm_data_8</detail></reg>
		<reg  name="OTPM_DATA_9" addr="0x3812" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_9" range="0x0000 0xFFFF"><detail>otpm_data_9</detail></reg>
		<reg  name="OTPM_DATA_10" addr="0x3814" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_10" range="0x0000 0xFFFF"><detail>otpm_data_10</detail></reg>
		<reg  name="OTPM_DATA_11" addr="0x3816" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_11" range="0x0000 0xFFFF"><detail>otpm_data_11</detail></reg>
		<reg  name="OTPM_DATA_12" addr="0x3818" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_12" range="0x0000 0xFFFF"><detail>otpm_data_12</detail></reg>
		<reg  name="OTPM_DATA_13" addr="0x381A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_13" range="0x0000 0xFFFF"><detail>otpm_data_13</detail></reg>
		<reg  name="OTPM_DATA_14" addr="0x381C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_14" range="0x0000 0xFFFF"><detail>otpm_data_14</detail></reg>
		<reg  name="OTPM_DATA_15" addr="0x381E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_15" range="0x0000 0xFFFF"><detail>otpm_data_15</detail></reg>
		<reg  name="OTPM_DATA_16" addr="0x3820" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_16" range="0x0000 0xFFFF"><detail>otpm_data_16</detail></reg>
		<reg  name="OTPM_DATA_17" addr="0x3822" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_17" range="0x0000 0xFFFF"><detail>otpm_data_17</detail></reg>
		<reg  name="OTPM_DATA_18" addr="0x3824" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_18" range="0x0000 0xFFFF"><detail>otpm_data_18</detail></reg>
		<reg  name="OTPM_DATA_19" addr="0x3826" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_19" range="0x0000 0xFFFF"><detail>otpm_data_19</detail></reg>
		<reg  name="OTPM_DATA_20" addr="0x3828" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_20" range="0x0000 0xFFFF"><detail>otpm_data_20</detail></reg>
		<reg  name="OTPM_DATA_21" addr="0x382A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_21" range="0x0000 0xFFFF"><detail>otpm_data_21</detail></reg>
		<reg  name="OTPM_DATA_22" addr="0x382C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_22" range="0x0000 0xFFFF"><detail>otpm_data_22</detail></reg>
		<reg  name="OTPM_DATA_23" addr="0x382E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_23" range="0x0000 0xFFFF"><detail>otpm_data_23</detail></reg>
		<reg  name="OTPM_DATA_24" addr="0x3830" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_24" range="0x0000 0xFFFF"><detail>otpm_data_24</detail></reg>
		<reg  name="OTPM_DATA_25" addr="0x3832" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_25" range="0x0000 0xFFFF"><detail>otpm_data_25</detail></reg>
		<reg  name="OTPM_DATA_26" addr="0x3834" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_26" range="0x0000 0xFFFF"><detail>otpm_data_26</detail></reg>
		<reg  name="OTPM_DATA_27" addr="0x3836" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_27" range="0x0000 0xFFFF"><detail>otpm_data_27</detail></reg>
		<reg  name="OTPM_DATA_28" addr="0x3838" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_28" range="0x0000 0xFFFF"><detail>otpm_data_28</detail></reg>
		<reg  name="OTPM_DATA_29" addr="0x383A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_29" range="0x0000 0xFFFF"><detail>otpm_data_29</detail></reg>
		<reg  name="OTPM_DATA_30" addr="0x383C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_30" range="0x0000 0xFFFF"><detail>otpm_data_30</detail></reg>
		<reg  name="OTPM_DATA_31" addr="0x383E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_31" range="0x0000 0xFFFF"><detail>otpm_data_31</detail></reg>
		<reg  name="OTPM_DATA_32" addr="0x3840" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_32" range="0x0000 0xFFFF"><detail>otpm_data_32</detail></reg>
		<reg  name="OTPM_DATA_33" addr="0x3842" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_33" range="0x0000 0xFFFF"><detail>otpm_data_33</detail></reg>
		<reg  name="OTPM_DATA_34" addr="0x3844" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_34" range="0x0000 0xFFFF"><detail>otpm_data_34</detail></reg>
		<reg  name="OTPM_DATA_35" addr="0x3846" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_35" range="0x0000 0xFFFF"><detail>otpm_data_35</detail></reg>
		<reg  name="OTPM_DATA_36" addr="0x3848" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_36" range="0x0000 0xFFFF"><detail>otpm_data_36</detail></reg>
		<reg  name="OTPM_DATA_37" addr="0x384A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_37" range="0x0000 0xFFFF"><detail>otpm_data_37</detail></reg>
		<reg  name="OTPM_DATA_38" addr="0x384C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_38" range="0x0000 0xFFFF"><detail>otpm_data_38</detail></reg>
		<reg  name="OTPM_DATA_39" addr="0x384E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_39" range="0x0000 0xFFFF"><detail>otpm_data_39</detail></reg>
		<reg  name="OTPM_DATA_40" addr="0x3850" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_40" range="0x0000 0xFFFF"><detail>otpm_data_40</detail></reg>
		<reg  name="OTPM_DATA_41" addr="0x3852" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_41" range="0x0000 0xFFFF"><detail>otpm_data_41</detail></reg>
		<reg  name="OTPM_DATA_42" addr="0x3854" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_42" range="0x0000 0xFFFF"><detail>otpm_data_42</detail></reg>
		<reg  name="OTPM_DATA_43" addr="0x3856" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_43" range="0x0000 0xFFFF"><detail>otpm_data_43</detail></reg>
		<reg  name="OTPM_DATA_44" addr="0x3858" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_44" range="0x0000 0xFFFF"><detail>otpm_data_44</detail></reg>
		<reg  name="OTPM_DATA_45" addr="0x385A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_45" range="0x0000 0xFFFF"><detail>otpm_data_45</detail></reg>
		<reg  name="OTPM_DATA_46" addr="0x385C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_46" range="0x0000 0xFFFF"><detail>otpm_data_46</detail></reg>
		<reg  name="OTPM_DATA_47" addr="0x385E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_47" range="0x0000 0xFFFF"><detail>otpm_data_47</detail></reg>
		<reg  name="OTPM_DATA_48" addr="0x3860" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_48" range="0x0000 0xFFFF"><detail>otpm_data_48</detail></reg>
		<reg  name="OTPM_DATA_49" addr="0x3862" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_49" range="0x0000 0xFFFF"><detail>otpm_data_49</detail></reg>
		<reg  name="OTPM_DATA_50" addr="0x3864" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_50" range="0x0000 0xFFFF"><detail>otpm_data_50</detail></reg>
		<reg  name="OTPM_DATA_51" addr="0x3866" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_51" range="0x0000 0xFFFF"><detail>otpm_data_51</detail></reg>
		<reg  name="OTPM_DATA_52" addr="0x3868" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_52" range="0x0000 0xFFFF"><detail>otpm_data_52</detail></reg>
		<reg  name="OTPM_DATA_53" addr="0x386A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_53" range="0x0000 0xFFFF"><detail>otpm_data_53</detail></reg>
		<reg  name="OTPM_DATA_54" addr="0x386C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_54" range="0x0000 0xFFFF"><detail>otpm_data_54</detail></reg>
		<reg  name="OTPM_DATA_55" addr="0x386E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_55" range="0x0000 0xFFFF"><detail>otpm_data_55</detail></reg>
		<reg  name="OTPM_DATA_56" addr="0x3870" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_56" range="0x0000 0xFFFF"><detail>otpm_data_56</detail></reg>
		<reg  name="OTPM_DATA_57" addr="0x3872" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_57" range="0x0000 0xFFFF"><detail>otpm_data_57</detail></reg>
		<reg  name="OTPM_DATA_58" addr="0x3874" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_58" range="0x0000 0xFFFF"><detail>otpm_data_58</detail></reg>
		<reg  name="OTPM_DATA_59" addr="0x3876" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_59" range="0x0000 0xFFFF"><detail>otpm_data_59</detail></reg>
		<reg  name="OTPM_DATA_60" addr="0x3878" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_60" range="0x0000 0xFFFF"><detail>otpm_data_60</detail></reg>
		<reg  name="OTPM_DATA_61" addr="0x387A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_61" range="0x0000 0xFFFF"><detail>otpm_data_61</detail></reg>
		<reg  name="OTPM_DATA_62" addr="0x387C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_62" range="0x0000 0xFFFF"><detail>otpm_data_62</detail></reg>
		<reg  name="OTPM_DATA_63" addr="0x387E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_63" range="0x0000 0xFFFF"><detail>otpm_data_63</detail></reg>
		<reg  name="OTPM_DATA_64" addr="0x3880" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_64" range="0x0000 0xFFFF"><detail>otpm_data_64</detail></reg>
		<reg  name="OTPM_DATA_65" addr="0x3882" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_65" range="0x0000 0xFFFF"><detail>otpm_data_65</detail></reg>
		<reg  name="OTPM_DATA_66" addr="0x3884" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_66" range="0x0000 0xFFFF"><detail>otpm_data_66</detail></reg>
		<reg  name="OTPM_DATA_67" addr="0x3886" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_67" range="0x0000 0xFFFF"><detail>otpm_data_67</detail></reg>
		<reg  name="OTPM_DATA_68" addr="0x3888" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_68" range="0x0000 0xFFFF"><detail>otpm_data_68</detail></reg>
		<reg  name="OTPM_DATA_69" addr="0x388A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_69" range="0x0000 0xFFFF"><detail>otpm_data_69</detail></reg>
		<reg  name="OTPM_DATA_70" addr="0x388C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_70" range="0x0000 0xFFFF"><detail>otpm_data_70</detail></reg>
		<reg  name="OTPM_DATA_71" addr="0x388E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_71" range="0x0000 0xFFFF"><detail>otpm_data_71</detail></reg>
		<reg  name="OTPM_DATA_72" addr="0x3890" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_72" range="0x0000 0xFFFF"><detail>otpm_data_72</detail></reg>
		<reg  name="OTPM_DATA_73" addr="0x3892" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_73" range="0x0000 0xFFFF"><detail>otpm_data_73</detail></reg>
		<reg  name="OTPM_DATA_74" addr="0x3894" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_74" range="0x0000 0xFFFF"><detail>otpm_data_74</detail></reg>
		<reg  name="OTPM_DATA_75" addr="0x3896" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_75" range="0x0000 0xFFFF"><detail>otpm_data_75</detail></reg>
		<reg  name="OTPM_DATA_76" addr="0x3898" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_76" range="0x0000 0xFFFF"><detail>otpm_data_76</detail></reg>
		<reg  name="OTPM_DATA_77" addr="0x389A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_77" range="0x0000 0xFFFF"><detail>otpm_data_77</detail></reg>
		<reg  name="OTPM_DATA_78" addr="0x389C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_78" range="0x0000 0xFFFF"><detail>otpm_data_78</detail></reg>
		<reg  name="OTPM_DATA_79" addr="0x389E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_79" range="0x0000 0xFFFF"><detail>otpm_data_79</detail></reg>
		<reg  name="OTPM_DATA_80" addr="0x38A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_80" range="0x0000 0xFFFF"><detail>otpm_data_80</detail></reg>
		<reg  name="OTPM_DATA_81" addr="0x38A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_81" range="0x0000 0xFFFF"><detail>otpm_data_81</detail></reg>
		<reg  name="OTPM_DATA_82" addr="0x38A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_82" range="0x0000 0xFFFF"><detail>otpm_data_82</detail></reg>
		<reg  name="OTPM_DATA_83" addr="0x38A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_83" range="0x0000 0xFFFF"><detail>otpm_data_83</detail></reg>
		<reg  name="OTPM_DATA_84" addr="0x38A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_84" range="0x0000 0xFFFF"><detail>otpm_data_84</detail></reg>
		<reg  name="OTPM_DATA_85" addr="0x38AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_85" range="0x0000 0xFFFF"><detail>otpm_data_85</detail></reg>
		<reg  name="OTPM_DATA_86" addr="0x38AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_86" range="0x0000 0xFFFF"><detail>otpm_data_86</detail></reg>
		<reg  name="OTPM_DATA_87" addr="0x38AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_87" range="0x0000 0xFFFF"><detail>otpm_data_87</detail></reg>
		<reg  name="OTPM_DATA_88" addr="0x38B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_88" range="0x0000 0xFFFF"><detail>otpm_data_88</detail></reg>
		<reg  name="OTPM_DATA_89" addr="0x38B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_89" range="0x0000 0xFFFF"><detail>otpm_data_89</detail></reg>
		<reg  name="OTPM_DATA_90" addr="0x38B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_90" range="0x0000 0xFFFF"><detail>otpm_data_90</detail></reg>
		<reg  name="OTPM_DATA_91" addr="0x38B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_91" range="0x0000 0xFFFF"><detail>otpm_data_91</detail></reg>
		<reg  name="OTPM_DATA_92" addr="0x38B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_92" range="0x0000 0xFFFF"><detail>otpm_data_92</detail></reg>
		<reg  name="OTPM_DATA_93" addr="0x38BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_93" range="0x0000 0xFFFF"><detail>otpm_data_93</detail></reg>
		<reg  name="OTPM_DATA_94" addr="0x38BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_94" range="0x0000 0xFFFF"><detail>otpm_data_94</detail></reg>
		<reg  name="OTPM_DATA_95" addr="0x38BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_95" range="0x0000 0xFFFF"><detail>otpm_data_95</detail></reg>
		<reg  name="OTPM_DATA_96" addr="0x38C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_96" range="0x0000 0xFFFF"><detail>otpm_data_96</detail></reg>
		<reg  name="OTPM_DATA_97" addr="0x38C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_97" range="0x0000 0xFFFF"><detail>otpm_data_97</detail></reg>
		<reg  name="OTPM_DATA_98" addr="0x38C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_98" range="0x0000 0xFFFF"><detail>otpm_data_98</detail></reg>
		<reg  name="OTPM_DATA_99" addr="0x38C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_99" range="0x0000 0xFFFF"><detail>otpm_data_99</detail></reg>
		<reg  name="OTPM_DATA_100" addr="0x38C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_100" range="0x0000 0xFFFF"><detail>otpm_data_100</detail></reg>
		<reg  name="OTPM_DATA_101" addr="0x38CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_101" range="0x0000 0xFFFF"><detail>otpm_data_101</detail></reg>
		<reg  name="OTPM_DATA_102" addr="0x38CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_102" range="0x0000 0xFFFF"><detail>otpm_data_102</detail></reg>
		<reg  name="OTPM_DATA_103" addr="0x38CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_103" range="0x0000 0xFFFF"><detail>otpm_data_103</detail></reg>
		<reg  name="OTPM_DATA_104" addr="0x38D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_104" range="0x0000 0xFFFF"><detail>otpm_data_104</detail></reg>
		<reg  name="OTPM_DATA_105" addr="0x38D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_105" range="0x0000 0xFFFF"><detail>otpm_data_105</detail></reg>
		<reg  name="OTPM_DATA_106" addr="0x38D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_106" range="0x0000 0xFFFF"><detail>otpm_data_106</detail></reg>
		<reg  name="OTPM_DATA_107" addr="0x38D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_107" range="0x0000 0xFFFF"><detail>otpm_data_107</detail></reg>
		<reg  name="OTPM_DATA_108" addr="0x38D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_108" range="0x0000 0xFFFF"><detail>otpm_data_108</detail></reg>
		<reg  name="OTPM_DATA_109" addr="0x38DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_109" range="0x0000 0xFFFF"><detail>otpm_data_109</detail></reg>
		<reg  name="OTPM_DATA_110" addr="0x38DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_110" range="0x0000 0xFFFF"><detail>otpm_data_110</detail></reg>
		<reg  name="OTPM_DATA_111" addr="0x38DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_111" range="0x0000 0xFFFF"><detail>otpm_data_111</detail></reg>
		<reg  name="OTPM_DATA_112" addr="0x38E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_112" range="0x0000 0xFFFF"><detail>otpm_data_112</detail></reg>
		<reg  name="OTPM_DATA_113" addr="0x38E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_113" range="0x0000 0xFFFF"><detail>otpm_data_113</detail></reg>
		<reg  name="OTPM_DATA_114" addr="0x38E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_114" range="0x0000 0xFFFF"><detail>otpm_data_114</detail></reg>
		<reg  name="OTPM_DATA_115" addr="0x38E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_115" range="0x0000 0xFFFF"><detail>otpm_data_115</detail></reg>
		<reg  name="OTPM_DATA_116" addr="0x38E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_116" range="0x0000 0xFFFF"><detail>otpm_data_116</detail></reg>
		<reg  name="OTPM_DATA_117" addr="0x38EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_117" range="0x0000 0xFFFF"><detail>otpm_data_117</detail></reg>
		<reg  name="OTPM_DATA_118" addr="0x38EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_118" range="0x0000 0xFFFF"><detail>otpm_data_118</detail></reg>
		<reg  name="OTPM_DATA_119" addr="0x38EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_119" range="0x0000 0xFFFF"><detail>otpm_data_119</detail></reg>
		<reg  name="OTPM_DATA_120" addr="0x38F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_120" range="0x0000 0xFFFF"><detail>otpm_data_120</detail></reg>
		<reg  name="OTPM_DATA_121" addr="0x38F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_121" range="0x0000 0xFFFF"><detail>otpm_data_121</detail></reg>
		<reg  name="OTPM_DATA_122" addr="0x38F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_122" range="0x0000 0xFFFF"><detail>otpm_data_122</detail></reg>
		<reg  name="OTPM_DATA_123" addr="0x38F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_123" range="0x0000 0xFFFF"><detail>otpm_data_123</detail></reg>
		<reg  name="OTPM_DATA_124" addr="0x38F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_124" range="0x0000 0xFFFF"><detail>otpm_data_124</detail></reg>
		<reg  name="OTPM_DATA_125" addr="0x38FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_125" range="0x0000 0xFFFF"><detail>otpm_data_125</detail></reg>
		<reg  name="OTPM_DATA_126" addr="0x38FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_126" range="0x0000 0xFFFF"><detail>otpm_data_126</detail></reg>
		<reg  name="OTPM_DATA_127" addr="0x38FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_127" range="0x0000 0xFFFF"><detail>otpm_data_127</detail></reg>
		<reg  name="OTPM_DATA_128" addr="0x3900" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_128" range="0x0000 0xFFFF"><detail>otpm_data_128</detail></reg>
		<reg  name="OTPM_DATA_129" addr="0x3902" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_129" range="0x0000 0xFFFF"><detail>otpm_data_129</detail></reg>
		<reg  name="OTPM_DATA_130" addr="0x3904" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_130" range="0x0000 0xFFFF"><detail>otpm_data_130</detail></reg>
		<reg  name="OTPM_DATA_131" addr="0x3906" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_131" range="0x0000 0xFFFF"><detail>otpm_data_131</detail></reg>
		<reg  name="OTPM_DATA_132" addr="0x3908" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_132" range="0x0000 0xFFFF"><detail>otpm_data_132</detail></reg>
		<reg  name="OTPM_DATA_133" addr="0x390A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_133" range="0x0000 0xFFFF"><detail>otpm_data_133</detail></reg>
		<reg  name="OTPM_DATA_134" addr="0x390C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_134" range="0x0000 0xFFFF"><detail>otpm_data_134</detail></reg>
		<reg  name="OTPM_DATA_135" addr="0x390E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_135" range="0x0000 0xFFFF"><detail>otpm_data_135</detail></reg>
		<reg  name="OTPM_DATA_136" addr="0x3910" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_136" range="0x0000 0xFFFF"><detail>otpm_data_136</detail></reg>
		<reg  name="OTPM_DATA_137" addr="0x3912" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_137" range="0x0000 0xFFFF"><detail>otpm_data_137</detail></reg>
		<reg  name="OTPM_DATA_138" addr="0x3914" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_138" range="0x0000 0xFFFF"><detail>otpm_data_138</detail></reg>
		<reg  name="OTPM_DATA_139" addr="0x3916" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_139" range="0x0000 0xFFFF"><detail>otpm_data_139</detail></reg>
		<reg  name="OTPM_DATA_140" addr="0x3918" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_140" range="0x0000 0xFFFF"><detail>otpm_data_140</detail></reg>
		<reg  name="OTPM_DATA_141" addr="0x391A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_141" range="0x0000 0xFFFF"><detail>otpm_data_141</detail></reg>
		<reg  name="OTPM_DATA_142" addr="0x391C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_142" range="0x0000 0xFFFF"><detail>otpm_data_142</detail></reg>
		<reg  name="OTPM_DATA_143" addr="0x391E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_143" range="0x0000 0xFFFF"><detail>otpm_data_143</detail></reg>
		<reg  name="OTPM_DATA_144" addr="0x3920" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_144" range="0x0000 0xFFFF"><detail>otpm_data_144</detail></reg>
		<reg  name="OTPM_DATA_145" addr="0x3922" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_145" range="0x0000 0xFFFF"><detail>otpm_data_145</detail></reg>
		<reg  name="OTPM_DATA_146" addr="0x3924" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_146" range="0x0000 0xFFFF"><detail>otpm_data_146</detail></reg>
		<reg  name="OTPM_DATA_147" addr="0x3926" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_147" range="0x0000 0xFFFF"><detail>otpm_data_147</detail></reg>
		<reg  name="OTPM_DATA_148" addr="0x3928" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_148" range="0x0000 0xFFFF"><detail>otpm_data_148</detail></reg>
		<reg  name="OTPM_DATA_149" addr="0x392A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_149" range="0x0000 0xFFFF"><detail>otpm_data_149</detail></reg>
		<reg  name="OTPM_DATA_150" addr="0x392C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_150" range="0x0000 0xFFFF"><detail>otpm_data_150</detail></reg>
		<reg  name="OTPM_DATA_151" addr="0x392E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_151" range="0x0000 0xFFFF"><detail>otpm_data_151</detail></reg>
		<reg  name="OTPM_DATA_152" addr="0x3930" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_152" range="0x0000 0xFFFF"><detail>otpm_data_152</detail></reg>
		<reg  name="OTPM_DATA_153" addr="0x3932" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_153" range="0x0000 0xFFFF"><detail>otpm_data_153</detail></reg>
		<reg  name="OTPM_DATA_154" addr="0x3934" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_154" range="0x0000 0xFFFF"><detail>otpm_data_154</detail></reg>
		<reg  name="OTPM_DATA_155" addr="0x3936" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_155" range="0x0000 0xFFFF"><detail>otpm_data_155</detail></reg>
		<reg  name="OTPM_DATA_156" addr="0x3938" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_156" range="0x0000 0xFFFF"><detail>otpm_data_156</detail></reg>
		<reg  name="OTPM_DATA_157" addr="0x393A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_157" range="0x0000 0xFFFF"><detail>otpm_data_157</detail></reg>
		<reg  name="OTPM_DATA_158" addr="0x393C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_158" range="0x0000 0xFFFF"><detail>otpm_data_158</detail></reg>
		<reg  name="OTPM_DATA_159" addr="0x393E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_159" range="0x0000 0xFFFF"><detail>otpm_data_159</detail></reg>
		<reg  name="OTPM_DATA_160" addr="0x3940" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_160" range="0x0000 0xFFFF"><detail>otpm_data_160</detail></reg>
		<reg  name="OTPM_DATA_161" addr="0x3942" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_161" range="0x0000 0xFFFF"><detail>otpm_data_161</detail></reg>
		<reg  name="OTPM_DATA_162" addr="0x3944" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_162" range="0x0000 0xFFFF"><detail>otpm_data_162</detail></reg>
		<reg  name="OTPM_DATA_163" addr="0x3946" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_163" range="0x0000 0xFFFF"><detail>otpm_data_163</detail></reg>
		<reg  name="OTPM_DATA_164" addr="0x3948" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_164" range="0x0000 0xFFFF"><detail>otpm_data_164</detail></reg>
		<reg  name="OTPM_DATA_165" addr="0x394A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_165" range="0x0000 0xFFFF"><detail>otpm_data_165</detail></reg>
		<reg  name="OTPM_DATA_166" addr="0x394C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_166" range="0x0000 0xFFFF"><detail>otpm_data_166</detail></reg>
		<reg  name="OTPM_DATA_167" addr="0x394E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_167" range="0x0000 0xFFFF"><detail>otpm_data_167</detail></reg>
		<reg  name="OTPM_DATA_168" addr="0x3950" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_168" range="0x0000 0xFFFF"><detail>otpm_data_168</detail></reg>
		<reg  name="OTPM_DATA_169" addr="0x3952" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_169" range="0x0000 0xFFFF"><detail>otpm_data_169</detail></reg>
		<reg  name="OTPM_DATA_170" addr="0x3954" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_170" range="0x0000 0xFFFF"><detail>otpm_data_170</detail></reg>
		<reg  name="OTPM_DATA_171" addr="0x3956" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_171" range="0x0000 0xFFFF"><detail>otpm_data_171</detail></reg>
		<reg  name="OTPM_DATA_172" addr="0x3958" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_172" range="0x0000 0xFFFF"><detail>otpm_data_172</detail></reg>
		<reg  name="OTPM_DATA_173" addr="0x395A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_173" range="0x0000 0xFFFF"><detail>otpm_data_173</detail></reg>
		<reg  name="OTPM_DATA_174" addr="0x395C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_174" range="0x0000 0xFFFF"><detail>otpm_data_174</detail></reg>
		<reg  name="OTPM_DATA_175" addr="0x395E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_175" range="0x0000 0xFFFF"><detail>otpm_data_175</detail></reg>
		<reg  name="OTPM_DATA_176" addr="0x3960" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_176" range="0x0000 0xFFFF"><detail>otpm_data_176</detail></reg>
		<reg  name="OTPM_DATA_177" addr="0x3962" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_177" range="0x0000 0xFFFF"><detail>otpm_data_177</detail></reg>
		<reg  name="OTPM_DATA_178" addr="0x3964" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_178" range="0x0000 0xFFFF"><detail>otpm_data_178</detail></reg>
		<reg  name="OTPM_DATA_179" addr="0x3966" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_179" range="0x0000 0xFFFF"><detail>otpm_data_179</detail></reg>
		<reg  name="OTPM_DATA_180" addr="0x3968" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_180" range="0x0000 0xFFFF"><detail>otpm_data_180</detail></reg>
		<reg  name="OTPM_DATA_181" addr="0x396A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_181" range="0x0000 0xFFFF"><detail>otpm_data_181</detail></reg>
		<reg  name="OTPM_DATA_182" addr="0x396C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_182" range="0x0000 0xFFFF"><detail>otpm_data_182</detail></reg>
		<reg  name="OTPM_DATA_183" addr="0x396E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_183" range="0x0000 0xFFFF"><detail>otpm_data_183</detail></reg>
		<reg  name="OTPM_DATA_184" addr="0x3970" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_184" range="0x0000 0xFFFF"><detail>otpm_data_184</detail></reg>
		<reg  name="OTPM_DATA_185" addr="0x3972" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_185" range="0x0000 0xFFFF"><detail>otpm_data_185</detail></reg>
		<reg  name="OTPM_DATA_186" addr="0x3974" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_186" range="0x0000 0xFFFF"><detail>otpm_data_186</detail></reg>
		<reg  name="OTPM_DATA_187" addr="0x3976" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_187" range="0x0000 0xFFFF"><detail>otpm_data_187</detail></reg>
		<reg  name="OTPM_DATA_188" addr="0x3978" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_188" range="0x0000 0xFFFF"><detail>otpm_data_188</detail></reg>
		<reg  name="OTPM_DATA_189" addr="0x397A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_189" range="0x0000 0xFFFF"><detail>otpm_data_189</detail></reg>
		<reg  name="OTPM_DATA_190" addr="0x397C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_190" range="0x0000 0xFFFF"><detail>otpm_data_190</detail></reg>
		<reg  name="OTPM_DATA_191" addr="0x397E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_191" range="0x0000 0xFFFF"><detail>otpm_data_191</detail></reg>
		<reg  name="OTPM_DATA_192" addr="0x3980" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_192" range="0x0000 0xFFFF"><detail>otpm_data_192</detail></reg>
		<reg  name="OTPM_DATA_193" addr="0x3982" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_193" range="0x0000 0xFFFF"><detail>otpm_data_193</detail></reg>
		<reg  name="OTPM_DATA_194" addr="0x3984" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_194" range="0x0000 0xFFFF"><detail>otpm_data_194</detail></reg>
		<reg  name="OTPM_DATA_195" addr="0x3986" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_195" range="0x0000 0xFFFF"><detail>otpm_data_195</detail></reg>
		<reg  name="OTPM_DATA_196" addr="0x3988" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_196" range="0x0000 0xFFFF"><detail>otpm_data_196</detail></reg>
		<reg  name="OTPM_DATA_197" addr="0x398A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_197" range="0x0000 0xFFFF"><detail>otpm_data_197</detail></reg>
		<reg  name="OTPM_DATA_198" addr="0x398C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_198" range="0x0000 0xFFFF"><detail>otpm_data_198</detail></reg>
		<reg  name="OTPM_DATA_199" addr="0x398E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_199" range="0x0000 0xFFFF"><detail>otpm_data_199</detail></reg>
		<reg  name="OTPM_DATA_200" addr="0x3990" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_200" range="0x0000 0xFFFF"><detail>otpm_data_200</detail></reg>
		<reg  name="OTPM_DATA_201" addr="0x3992" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_201" range="0x0000 0xFFFF"><detail>otpm_data_201</detail></reg>
		<reg  name="OTPM_DATA_202" addr="0x3994" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_202" range="0x0000 0xFFFF"><detail>otpm_data_202</detail></reg>
		<reg  name="OTPM_DATA_203" addr="0x3996" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_203" range="0x0000 0xFFFF"><detail>otpm_data_203</detail></reg>
		<reg  name="OTPM_DATA_204" addr="0x3998" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_204" range="0x0000 0xFFFF"><detail>otpm_data_204</detail></reg>
		<reg  name="OTPM_DATA_205" addr="0x399A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_205" range="0x0000 0xFFFF"><detail>otpm_data_205</detail></reg>
		<reg  name="OTPM_DATA_206" addr="0x399C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_206" range="0x0000 0xFFFF"><detail>otpm_data_206</detail></reg>
		<reg  name="OTPM_DATA_207" addr="0x399E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_207" range="0x0000 0xFFFF"><detail>otpm_data_207</detail></reg>
		<reg  name="OTPM_DATA_208" addr="0x39A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_208" range="0x0000 0xFFFF"><detail>otpm_data_208</detail></reg>
		<reg  name="OTPM_DATA_209" addr="0x39A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_209" range="0x0000 0xFFFF"><detail>otpm_data_209</detail></reg>
		<reg  name="OTPM_DATA_210" addr="0x39A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_210" range="0x0000 0xFFFF"><detail>otpm_data_210</detail></reg>
		<reg  name="OTPM_DATA_211" addr="0x39A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_211" range="0x0000 0xFFFF"><detail>otpm_data_211</detail></reg>
		<reg  name="OTPM_DATA_212" addr="0x39A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_212" range="0x0000 0xFFFF"><detail>otpm_data_212</detail></reg>
		<reg  name="OTPM_DATA_213" addr="0x39AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_213" range="0x0000 0xFFFF"><detail>otpm_data_213</detail></reg>
		<reg  name="OTPM_DATA_214" addr="0x39AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_214" range="0x0000 0xFFFF"><detail>otpm_data_214</detail></reg>
		<reg  name="OTPM_DATA_215" addr="0x39AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_215" range="0x0000 0xFFFF"><detail>otpm_data_215</detail></reg>
		<reg  name="OTPM_DATA_216" addr="0x39B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_216" range="0x0000 0xFFFF"><detail>otpm_data_216</detail></reg>
		<reg  name="OTPM_DATA_217" addr="0x39B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_217" range="0x0000 0xFFFF"><detail>otpm_data_217</detail></reg>
		<reg  name="OTPM_DATA_218" addr="0x39B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_218" range="0x0000 0xFFFF"><detail>otpm_data_218</detail></reg>
		<reg  name="OTPM_DATA_219" addr="0x39B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_219" range="0x0000 0xFFFF"><detail>otpm_data_219</detail></reg>
		<reg  name="OTPM_DATA_220" addr="0x39B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_220" range="0x0000 0xFFFF"><detail>otpm_data_220</detail></reg>
		<reg  name="OTPM_DATA_221" addr="0x39BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_221" range="0x0000 0xFFFF"><detail>otpm_data_221</detail></reg>
		<reg  name="OTPM_DATA_222" addr="0x39BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_222" range="0x0000 0xFFFF"><detail>otpm_data_222</detail></reg>
		<reg  name="OTPM_DATA_223" addr="0x39BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_223" range="0x0000 0xFFFF"><detail>otpm_data_223</detail></reg>
		<reg  name="OTPM_DATA_224" addr="0x39C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_224" range="0x0000 0xFFFF"><detail>otpm_data_224</detail></reg>
		<reg  name="OTPM_DATA_225" addr="0x39C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_225" range="0x0000 0xFFFF"><detail>otpm_data_225</detail></reg>
		<reg  name="OTPM_DATA_226" addr="0x39C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_226" range="0x0000 0xFFFF"><detail>otpm_data_226</detail></reg>
		<reg  name="OTPM_DATA_227" addr="0x39C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_227" range="0x0000 0xFFFF"><detail>otpm_data_227</detail></reg>
		<reg  name="OTPM_DATA_228" addr="0x39C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_228" range="0x0000 0xFFFF"><detail>otpm_data_228</detail></reg>
		<reg  name="OTPM_DATA_229" addr="0x39CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_229" range="0x0000 0xFFFF"><detail>otpm_data_229</detail></reg>
		<reg  name="OTPM_DATA_230" addr="0x39CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_230" range="0x0000 0xFFFF"><detail>otpm_data_230</detail></reg>
		<reg  name="OTPM_DATA_231" addr="0x39CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_231" range="0x0000 0xFFFF"><detail>otpm_data_231</detail></reg>
		<reg  name="OTPM_DATA_232" addr="0x39D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_232" range="0x0000 0xFFFF"><detail>otpm_data_232</detail></reg>
		<reg  name="OTPM_DATA_233" addr="0x39D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_233" range="0x0000 0xFFFF"><detail>otpm_data_233</detail></reg>
		<reg  name="OTPM_DATA_234" addr="0x39D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_234" range="0x0000 0xFFFF"><detail>otpm_data_234</detail></reg>
		<reg  name="OTPM_DATA_235" addr="0x39D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_235" range="0x0000 0xFFFF"><detail>otpm_data_235</detail></reg>
		<reg  name="OTPM_DATA_236" addr="0x39D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_236" range="0x0000 0xFFFF"><detail>otpm_data_236</detail></reg>
		<reg  name="OTPM_DATA_237" addr="0x39DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_237" range="0x0000 0xFFFF"><detail>otpm_data_237</detail></reg>
		<reg  name="OTPM_DATA_238" addr="0x39DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_238" range="0x0000 0xFFFF"><detail>otpm_data_238</detail></reg>
		<reg  name="OTPM_DATA_239" addr="0x39DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_239" range="0x0000 0xFFFF"><detail>otpm_data_239</detail></reg>
		<reg  name="OTPM_DATA_240" addr="0x39E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_240" range="0x0000 0xFFFF"><detail>otpm_data_240</detail></reg>
		<reg  name="OTPM_DATA_241" addr="0x39E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_241" range="0x0000 0xFFFF"><detail>otpm_data_241</detail></reg>
		<reg  name="OTPM_DATA_242" addr="0x39E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_242" range="0x0000 0xFFFF"><detail>otpm_data_242</detail></reg>
		<reg  name="OTPM_DATA_243" addr="0x39E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_243" range="0x0000 0xFFFF"><detail>otpm_data_243</detail></reg>
		<reg  name="OTPM_DATA_244" addr="0x39E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_244" range="0x0000 0xFFFF"><detail>otpm_data_244</detail></reg>
		<reg  name="OTPM_DATA_245" addr="0x39EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_245" range="0x0000 0xFFFF"><detail>otpm_data_245</detail></reg>
		<reg  name="OTPM_DATA_246" addr="0x39EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_246" range="0x0000 0xFFFF"><detail>otpm_data_246</detail></reg>
		<reg  name="OTPM_DATA_247" addr="0x39EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_247" range="0x0000 0xFFFF"><detail>otpm_data_247</detail></reg>
		<reg  name="OTPM_DATA_248" addr="0x39F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_248" range="0x0000 0xFFFF"><detail>otpm_data_248</detail></reg>
		<reg  name="OTPM_DATA_249" addr="0x39F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_249" range="0x0000 0xFFFF"><detail>otpm_data_249</detail></reg>
		<reg  name="OTPM_DATA_250" addr="0x39F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_250" range="0x0000 0xFFFF"><detail>otpm_data_250</detail></reg>
		<reg  name="OTPM_DATA_251" addr="0x39F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_251" range="0x0000 0xFFFF"><detail>otpm_data_251</detail></reg>
		<reg  name="OTPM_DATA_252" addr="0x39F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_252" range="0x0000 0xFFFF"><detail>otpm_data_252</detail></reg>
		<reg  name="OTPM_DATA_253" addr="0x39FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_253" range="0x0000 0xFFFF"><detail>otpm_data_253</detail></reg>
		<reg  name="OTPM_DATA_254" addr="0x39FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_254" range="0x0000 0xFFFF"><detail>otpm_data_254</detail></reg>
		<reg  name="OTPM_DATA_255" addr="0x39FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_data_255" range="0x0000 0xFFFF"><detail>otpm_data_255</detail></reg>
		<reg  name="RNC_BIAS" addr="0x3C04" space="MFR" span="2" confidential="Y" mask="0x7FFF" display_name="rnc_bias" range="0x2000 0x7FFF"><detail>rnc_bias</detail></reg>
		<reg  name="CONFIGURE_BUFFERS1" addr="0x3C06" space="MFR" span="2" mask="0xFFFF" display_name="configure_buffers1" range="0x0000 0xFFFF" default="0x1484"><detail>configure_buffers1</detail>
			<bitfield  name="CONFIGURE_BUFFERS_T1" mask="0x00FF" display_name="0-7: configure_buffers_t1" range="0x0000 0x007F"><detail>configure_buffers_t1</detail></bitfield>
			<bitfield  name="CONFIGURE_BUFFERS_T2" mask="0xFF00" display_name="8-15: configure_buffers_t2" range="0x0000 0x007F"><detail>configure_buffers_t2</detail></bitfield></reg>
		<reg  name="CONFIGURE_BUFFERS2" addr="0x3C08" space="MFR" span="2" mask="0xF9FF" display_name="configure_buffers2" range="0x0000 0xF9FF" default="0x000C"><detail>configure_buffers2</detail>
			<bitfield  name="CONFIGURE_BUFFERS_T3" mask="0x00FF" display_name="0-7: configure_buffers_t3" range="0x0000 0x007F"><detail>configure_buffers_t3</detail></bitfield>
			<bitfield  name="CONFIGURE_BUFFERS_EN" mask="0x0100" display_name="8: configure_buffers_en" range="0x0000 0x0001"><detail>configure_buffers_en</detail></bitfield>
			<bitfield  name="DB_MEM_PACK" mask="0x0800" display_name="11: db_mem_pack" range="0x0000 0x0001"><detail>db_mem_pack</detail></bitfield>
			<bitfield  name="DB_NOCOMPRESS" mask="0x1000" display_name="12: db_nocompress" range="0x0000 0x0001"><detail>db_nocompress</detail></bitfield>
			<bitfield  name="DB_MIN_EXP" mask="0x2000" display_name="13: db_min_exp" range="0x0000 0x0001"><detail>db_min_exp</detail></bitfield>
			<bitfield  name="DB_EXPAND_KNEE_POINT" mask="0x4000" display_name="14: db_expand_knee_point" range="0x0000 0x0001"><detail>db_expand_knee_point</detail></bitfield>
			<bitfield  name="DB_DECOMPAND_TO_MIDDLE" mask="0x8000" display_name="15: db_decompand_to_middle" range="0x0000 0x0001"><detail>db_decompand_to_middle</detail></bitfield></reg>
		<reg  name="DELAY_BUFFER_CRC_FAULT_CONTROL" addr="0x3C0A" space="MFR" span="2" mask="0xFFF7" display_name="delay_buffer_crc_fault_control" range="0x0000 0xFFF7"><detail>delay_buffer_crc_fault_control</detail>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT_RESET" mask="0x0001" display_name="0: delay_buffer_crc_fault_reset" range="0x0000 0x0001"><detail>delay_buffer_crc_fault_reset</detail></bitfield>
			<bitfield  name="DELAY_BUFFER_CRC_FAULT_EN" mask="0x0002" display_name="1: delay_buffer_crc_fault_en" range="0x0000 0x0001"><detail>delay_buffer_crc_fault_en</detail></bitfield>
			<bitfield  name="DELAY_BUFFER_SYS_CHECK_EN" mask="0x0004" display_name="2: delay_buffer_sys_check_en" range="0x0000 0x0001"><detail>delay_buffer_sys_check_en</detail></bitfield>
			<bitfield  name="DELAY_BUFFER_FAULT_INS" mask="0x0010" display_name="4: delay_buffer_fault_ins" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DELAY_BUFFER_FAULT_PIXEL" mask="0xFFE0" display_name="5-15: delay_buffer_fault_pixel" range="0x0000 0x07FF"></bitfield></reg>
		<reg  name="DELAY_BUFFER_LLPCK_RD_WR_OVERLAP" addr="0x3C0C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="delay_buffer_llpck_rd_wr_overlap" range="0x0000 0xFFFF" default="0x0518"><detail>delay_buffer_llpck_rd_wr_overlap</detail></reg>
		<reg  name="NOISE_LIMIT_LEVEL" addr="0x3C0E" space="MFR" span="2" mask="0xFFFF" display_name="noise_limit_level" range="0x0000 0xFFFF" default="0xFFFF"><detail>noise_limit_level</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_00" addr="0x3C10" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_00" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_00</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_01" addr="0x3C12" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_01" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_01</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_02" addr="0x3C14" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_02" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_02</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_03" addr="0x3C16" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_03" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_03</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_04" addr="0x3C18" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_04" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_04</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_05" addr="0x3C1A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_05" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_05</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_06" addr="0x3C1C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_06" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_06</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_07" addr="0x3C1E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_07" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_07</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_08" addr="0x3C20" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_08" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_08</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_09" addr="0x3C22" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_09" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_09</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_10" addr="0x3C24" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_10" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_10</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_11" addr="0x3C26" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_11" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_11</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_12" addr="0x3C28" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_12" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_12</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_13" addr="0x3C2A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_13" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_13</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_14" addr="0x3C2C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_14" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_14</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_15" addr="0x3C2E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_15" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_15</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_16" addr="0x3C30" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_16" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_16</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_17" addr="0x3C32" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_17" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_17</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_18" addr="0x3C34" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_18" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_18</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_19" addr="0x3C36" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_19" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_19</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_SLOPE_20" addr="0x3C38" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_slope_20" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_slope_20</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_12" addr="0x3C40" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_12" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_12</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_14" addr="0x3C42" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_14" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_14</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_15" addr="0x3C44" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_15" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_15</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_16" addr="0x3C46" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_16" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_16</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_17" addr="0x3C48" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_17" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_17</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_18" addr="0x3C4A" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_18" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_18</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_19" addr="0x3C4C" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_19" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_19</detail></reg>
		<reg  name="TEMPVSENS_BOOST_CAL_OFFSET_20" addr="0x3C4E" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="tempvsens_boost_cal_offset_20" range="0x0000 0x0FFF"><detail>tempvsens_boost_cal_offset_20</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_0" addr="0x3C60" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_0" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_0</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_1" addr="0x3C62" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_1" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_1</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_2" addr="0x3C64" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_2" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_2</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_3" addr="0x3C66" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_3" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_3</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_4" addr="0x3C68" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_4" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_4</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_5" addr="0x3C6A" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_5" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_5</detail></reg>
		<reg  name="TEMPVSENS1_VMON_CAL_SLOPE_6" addr="0x3C6C" space="MFR" span="2" mask="0x0FFF" display_name="tempvsens1_vmon_cal_slope_6" range="0x0000 0x0FFF"><detail>tempvsens1_vmon_cal_slope_6</detail></reg>
		<reg  name="DBLC_SEPARATE_DISABLE" addr="0x3C70" space="MFR" span="2" mask="0x0001" display_name="dblc_separate_disable" range="0x0000 0x0001"><detail>dblc_separate_disable</detail></reg>
		<reg  name="TEMP_FLAG_CONTROL" addr="0x3C72" space="MFR" span="2" mask="0x0001" display_name="temp_flag_control" range="0x0000 0x0001" default="0x0001"><detail>temp_flag_control</detail>
			<bitfield  name="TEMP_FLAG_ENABLE" mask="0x0001" display_name="0: temp_flag_enable" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="DBLC_CONTROL_CB" addr="0x3C74" space="MFR" span="2" mask="0x0003" display_name="dblc_control_cb" range="0x0000 0x0003"><detail>dblc_control_cb</detail>
			<bitfield  name="DBLC_FRAME_STYLE_CB" mask="0x0003" display_name="0-1: dblc_frame_style_cb" range="0x0000 0x0003"><detail>dblc_frame_style_cb</detail></bitfield></reg>
		<reg  name="CONFIGURE_BUFFERS1_CB" addr="0x3C80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="configure_buffers1_cb" range="0x0000 0xFFFF" default="0x1884"><detail>configure_buffers1_CB</detail>
			<bitfield  name="CONFIGURE_BUFFERS_T1_CB" confidential="Y" mask="0x00FF" display_name="0-7: configure_buffers_t1_cb" range="0x0000 0x00FF"><detail>configure_buffers_t1_cb</detail></bitfield>
			<bitfield  name="CONFIGURE_BUFFERS_T2_CB" confidential="Y" mask="0xFF00" display_name="8-15: configure_buffers_t2_cb" range="0x0000 0x00FF"><detail>configure_buffers_t2_cb</detail></bitfield></reg>
		<reg  name="CONFIGURE_BUFFERS2_CB" addr="0x3C82" space="MFR" span="2" confidential="Y" mask="0x09FF" display_name="configure_buffers2_cb" range="0x0000 0x09FF" default="0x000C"><detail>configure_buffers2_CB</detail>
			<bitfield  name="CONFIGURE_BUFFERS_T3_CB" confidential="Y" mask="0x00FF" display_name="0-7: configure_buffers_t3_cb" range="0x0000 0x00FF"><detail>configure_buffers_t3_cb</detail></bitfield>
			<bitfield  name="CONFIGURE_BUFFERS_EN_CB" confidential="Y" mask="0x0100" display_name="8: configure_buffers_en_cb" range="0x0000 0x0001"><detail>configure_buffers_en_cb</detail></bitfield>
			<bitfield  name="DB_MEM_PACK_CB" confidential="Y" mask="0x0800" display_name="11: db_mem_pack_cb" range="0x0000 0x0001"><detail>db_mem_pack_cb</detail></bitfield></reg>
		<reg  name="ROW_NOISE_RNC_REGION" addr="0x3E40" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_rnc_region" range="0x0000 0xFFFF" default="0x0236"><detail>row_noise_rnc_region</detail>
			<bitfield  name="SIZE" confidential="Y" mask="0x00FF" display_name="0-7: size" range="0x0000 0x00FF"><detail>size</detail></bitfield>
			<bitfield  name="START" confidential="Y" mask="0xFF00" display_name="8-15: start" range="0x0000 0x00FF"><detail>start</detail></bitfield></reg>
		<reg  name="ROW_NOISE_DDK_REGION_START" addr="0x3E46" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="row_noise_ddk_region_start" range="0x0000 0x0FFF"><detail>row_noise_ddk_region_start</detail></reg>
		<reg  name="ROW_NOISE_DDK_REGION_SIZE" addr="0x3E48" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="row_noise_ddk_region_size" range="0x0000 0x0FFF" default="0x0784"><detail>row_noise_ddk_region_size</detail></reg>
		<reg  name="ROW_NOISE_DDK_FILTER_CONF" addr="0x3E4C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="row_noise_ddk_filter_conf" range="0x0000 0xFFFF"><detail>row_noise_ddk_filter_conf</detail>
			<bitfield  name="MIN" confidential="Y" mask="0x00FF" display_name="0-7: min" range="0x0000 0x00FF"><detail>min</detail></bitfield>
			<bitfield  name="MAX" confidential="Y" mask="0xFF00" display_name="8-15: max" range="0x0000 0x00FF"><detail>max</detail></bitfield></reg>
		<reg  name="ROW_NOISE_RNC_KERNEL_SIZE" addr="0x3E4E" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="row_noise_rnc_kernel_size" range="0x0000 0x00FF" default="0x00FF"><detail>row_noise_rnc_kernel_size</detail></reg>
		<reg  name="ROW_NOISE_DDK_KERNEL_SIZE" addr="0x3E52" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="row_noise_ddk_kernel_size" range="0x0000 0x0FFF" default="0x0FFF"><detail>row_noise_ddk_kernel_size</detail></reg>
		<reg  name="TEMPVSENS1_TMG_CTRL_K0" addr="0x3E6E" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_tmg_ctrl_k0" range="0x0000 0xFFFF" default="0x1F40"><detail>tempvsens1_tmg_ctrl_k0</detail>
			<bitfield  name="TEMPSENS1_RED_TEMP_CODE_K" mask="0x1FFF" display_name="0-12: tempsens1_red_temp_code_k" range="0x0000 0x1FFF"><detail>tempsens1_red_temp_code_k</detail></bitfield>
			<bitfield  name="TEMPSENS1_SAMPLE_CNT" confidential="Y" mask="0xE000" display_name="13-15: tempsens1_sample_cnt" range="0x0000 0x0007"><detail>tempsens1_sample_cnt</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_TMG_CTRL_K1" addr="0x3E70" space="MFR" span="2" mask="0x1F7F" display_name="tempvsens1_tmg_ctrl_k1" range="0x0000 0x1F7F" default="0x0110"><detail>tempvsens1_tmg_ctrl_k1</detail>
			<bitfield  name="TEMPSENS1_YELLOW_OFF_RED_K" mask="0x007F" display_name="0-6: tempsens1_yellow_off_red_k" range="0x0000 0x007F"><detail>tempsens1_yellow_off_red_k</detail></bitfield>
			<bitfield  name="TEMPSENS1_YELLOW_HYST_K" mask="0x0300" display_name="8-9: tempsens1_yellow_hyst_k" range="0x0000 0x0003"><detail>tempsens1_yellow_hyst_k</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_A0_HI" addr="0x3E72" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a0_hi" range="0x0000 0xFFFF" default="0x8000"><detail>tempvsens1_a0_hi</detail></reg>
		<reg  name="TEMPVSENS1_A0_LO" addr="0x3E74" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a0_lo" range="0x0000 0xFFFF" default="0xC273"><detail>tempvsens1_a0_lo</detail></reg>
		<reg  name="TEMPVSENS1_A1_HI" addr="0x3E76" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a1_hi" range="0x0000 0xFFFF" default="0x8F08"><detail>tempvsens1_a1_hi</detail></reg>
		<reg  name="TEMPVSENS1_A1_LO" addr="0x3E78" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a1_lo" range="0x0000 0xFFFF" default="0x03AB"><detail>tempvsens1_a1_lo</detail></reg>
		<reg  name="TEMPVSENS1_A2_HI" addr="0x3E7A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a2_hi" range="0x0000 0xFFFF" default="0x8F10"><detail>tempvsens1_a2_hi</detail></reg>
		<reg  name="TEMPVSENS1_A2_LO" addr="0x3E7C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a2_lo" range="0x0000 0xFFFF" default="0xC1FD"><detail>tempvsens1_a2_lo</detail></reg>
		<reg  name="TEMPVSENS1_A3_HI" addr="0x3E7E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a3_hi" range="0x0000 0xFFFF" default="0x8F00"><detail>tempvsens1_a3_hi</detail></reg>
		<reg  name="TEMPVSENS1_A3_LO" addr="0x3E80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_a3_lo" range="0x0000 0xFFFF" default="0x6FF7"><detail>tempvsens1_a3_lo</detail></reg>
		<reg  name="TEMPVSENS1_M1_HI" addr="0x3E82" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_m1_hi" range="0x0000 0xFFFF" default="0x000C"><detail>tempvsens1_m1_hi</detail></reg>
		<reg  name="TEMPVSENS1_M1_LO" addr="0x3E84" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_m1_lo" range="0x0000 0xFFFF" default="0x6B17"><detail>tempvsens1_m1_lo</detail></reg>
		<reg  name="TEMPVSENS1_C1_HI" addr="0x3E86" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_c1_hi" range="0x0000 0xFFFF"><detail>tempvsens1_c1_hi</detail></reg>
		<reg  name="TEMPVSENS1_C1_LO" addr="0x3E88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_c1_lo" range="0x0000 0xFFFF" default="0x0652"><detail>tempvsens1_c1_lo</detail></reg>
		<reg  name="TEMPVSENS1_M2_HI" addr="0x3E8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_m2_hi" range="0x0000 0xFFFF" default="0x000C"><detail>tempvsens1_m2_hi</detail></reg>
		<reg  name="TEMPVSENS1_M2_LO" addr="0x3E8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_m2_lo" range="0x0000 0xFFFF" default="0x3317"><detail>tempvsens1_m2_lo</detail></reg>
		<reg  name="TEMPVSENS1_C2_HI" addr="0x3E8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_c2_hi" range="0x0000 0xFFFF"><detail>tempvsens1_c2_hi</detail></reg>
		<reg  name="TEMPVSENS1_C2_LO" addr="0x3E90" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens1_c2_lo" range="0x0000 0xFFFF" default="0x1CFF"><detail>tempvsens1_c2_lo</detail></reg>
		<reg  name="TEMPVSENS1_VALUE_55" addr="0x3E92" space="MFR" span="2" confidential="Y" mask="0x1FFF" display_name="tempvsens1_value_55" range="0x0000 0x1FFF" default="0x0800"><detail>tempvsens1_value_55</detail>
			<bitfield  name="TEMPSENS1_TEMP_VALUE_55C" confidential="Y" mask="0x1FFF" display_name="0-12: tempsens1_temp_value_55c" range="0x0000 0x1FFF"><detail>tempsens1_temp_value_55c</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_SREG_TRIM0" addr="0x3E94" space="MFR" span="2" confidential="Y" mask="0x3F3F" display_name="tempvsens1_sreg_trim0" range="0x0000 0x3F3F" default="0x1010"><detail>tempvsens1_sreg_trim0</detail>
			<bitfield  name="TEMPSENS1_SREG_VBG_TRIM" confidential="Y" mask="0x001F" display_name="0-4: tempsens1_sreg_vbg_trim" range="0x0000 0x001F"><detail>tempsens1_sreg_vbg_trim</detail></bitfield>
			<bitfield  name="TEMPSENS1_SREG_VBG_TRIM_OFFSET_CANCELLATION_DISABLE" confidential="Y" mask="0x0020" display_name="5: tempsens1_sreg_vbg_trim_offset_cancellation_disable" range="0x0000 0x0001"><detail>tempsens1_sreg_vbg_trim_offset_cancellation_disable</detail></bitfield>
			<bitfield  name="TEMPSENS1_SREG_VBG_IPTAT_TRIM" confidential="Y" mask="0x1F00" display_name="8-12: tempsens1_sreg_vbg_iptat_trim" range="0x0000 0x001F"><detail>tempsens1_sreg_vbg_iptat_trim</detail></bitfield>
			<bitfield  name="TEMPSENS1_SREG_VBG_IPTAT_TRIM_DEM_DIS" confidential="Y" mask="0x2000" display_name="13: tempsens1_sreg_vbg_iptat_trim_dem_dis" range="0x0000 0x0001"><detail>tempsens1_sreg_vbg_iptat_trim_dem_dis</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_SREG_TRIM1" addr="0x3E96" space="MFR" span="2" confidential="Y" mask="0x073F" display_name="tempvsens1_sreg_trim1" range="0x0000 0x073F" default="0x0414"><detail>tempvsens1_sreg_trim1</detail>
			<bitfield  name="TEMPSENS1_SREG_IBIAS_TRIM" confidential="Y" mask="0x001F" display_name="0-4: tempsens1_sreg_ibias_trim" range="0x0000 0x001F"><detail>tempsens1_sreg_ibias_trim</detail></bitfield>
			<bitfield  name="TEMPSENS1_SREG_IPTAT_TEST_EN" confidential="Y" mask="0x0020" display_name="5: tempsens1_sreg_iptat_test_en" range="0x0000 0x0001"><detail>tempsens1_sreg_iptat_test_en</detail></bitfield>
			<bitfield  name="TEMPSENS1_SREG_DAC_CAP_TRIM" confidential="Y" mask="0x0700" display_name="8-10: tempsens1_sreg_dac_cap_trim" range="0x0000 0x0007"><detail>tempsens1_sreg_dac_cap_trim</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_EN_CTRL" addr="0x3E98" space="MFR" span="2" mask="0xF31F" display_name="tempvsens1_en_ctrl" range="0x0000 0xF31F" default="0x4000"><detail>tempvsens1_en_ctrl</detail>
			<bitfield  name="TEMPSENS1_IBIAS_TEST_EN" confidential="Y" mask="0x0001" display_name="0: tempsens1_ibias_test_en" range="0x0000 0x0001"><detail>tempsens1_ibias_test_en</detail></bitfield>
			<bitfield  name="TEMPSENS1_IBIAS_PWR_DN" confidential="Y" mask="0x0002" display_name="1: tempsens1_ibias_pwr_dn" range="0x0000 0x0001"><detail>tempsens1_ibias_pwr_dn</detail></bitfield>
			<bitfield  name="TEMPSENS1_VBG_PWR_DN" confidential="Y" mask="0x0004" display_name="2: tempsens1_vbg_pwr_dn" range="0x0000 0x0001"><detail>tempsens1_vbg_pwr_dn</detail></bitfield>
			<bitfield  name="TEMPSENS1_POLY_EN" confidential="Y" mask="0x0008" display_name="3: tempsens1_poly_en" range="0x0000 0x0001"><detail>tempsens1_poly_en</detail></bitfield>
			<bitfield  name="TEMPSENS1_CALIB_EN" confidential="Y" mask="0x0010" display_name="4: tempsens1_calib_en" range="0x0000 0x0001"><detail>tempsens1_calib_en</detail></bitfield>
			<bitfield  name="TEMPSENS1_TEMP_COMP_EN_K" mask="0x0100" display_name="8: tempsens1_temp_comp_en_k" range="0x0000 0x0001"><detail>tempsens1_temp_comp_en_k</detail></bitfield>
			<bitfield  name="TEMPSENS1_TEST_CTRL_MODE" mask="0x0200" display_name="9: tempsens1_test_ctrl_mode" range="0x0000 0x0001"><detail>tempsens1_test_ctrl_mode</detail></bitfield>
			<bitfield  name="TEMPSENS1_ADC_BIT_CTRL" confidential="Y" mask="0x7000" display_name="12-14: tempsens1_adc_bit_ctrl" range="0x0000 0x0007"><detail>tempsens1_adc_bit_ctrl</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_MUX_ADDR_EN_HI" addr="0x3E9C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens0_mux_addr_en_hi" range="0x0000 0xFFFF" default="0x0003"><detail>tempvsens0_mux_addr_en_hi</detail>
			<bitfield  name="MUX_ADDR_31_TO_16_EN" confidential="Y" mask="0xFFFF" display_name="0-15: mux_addr_31_to_16_en" range="0x0000 0xFFFF"><detail>mux_addr_31_to_16_en</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_MUX_ADDR_EN_LO" addr="0x3E9E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="tempvsens0_mux_addr_en_lo" range="0x0000 0xFFFF" default="0xFFFF"><detail>tempvsens0_mux_addr_en_lo</detail>
			<bitfield  name="MUX_ADDR_15_TO_0_EN" confidential="Y" mask="0xFFFF" display_name="0-15: mux_addr_15_to_0_en" range="0x0000 0xFFFF"><detail>mux_addr_15_to_0_en</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_FLAG_CTRL_EXT" addr="0x3EE0" space="MFR" span="2" mask="0x077F" display_name="tempvsens1_flag_ctrl_ext" range="0x0000 0x077F" default="0x0700"><detail>tempvsens1_flag_ctrl_ext</detail>
			<bitfield  name="TEMPVSENS1_YELLOW_HYST" mask="0x0007" display_name="0-2: tempvsens1_yellow_hyst" range="0x0000 0x0007"><detail>tempvsens1_yellow_hyst</detail></bitfield>
			<bitfield  name="TEMPVSENS1_YELLOW_OFF_RED" mask="0x0078" display_name="3-6: tempvsens1_yellow_off_red" range="0x0000 0x000F"><detail>tempvsens1_yellow_off_red</detail></bitfield>
			<bitfield  name="TEMPVSENS1_RED_TEMP_CODE" mask="0x0700" display_name="8-10: tempvsens1_red_temp_code" range="0x0000 0x0007"><detail>tempvsens1_red_temp_code</detail></bitfield></reg>
		<reg  name="TEMPSENS1_CTRL_REG_EXT" addr="0x3EE2" space="MFR" span="2" mask="0x0007" display_name="tempsens1_ctrl_reg_ext" range="0x0000 0x0007"><detail>tempsens1_ctrl_reg_ext</detail>
			<bitfield  name="RETRIGGER1_THRESHOLD" mask="0x0007" display_name="0-2: retrigger1_threshold" range="0x0000 0x0007"><detail>retrigger1_threshold</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_SHUTTER_RESET_EN" addr="0x3EE4" space="MFR" span="2" mask="0x0007" display_name="tempvsens0_shutter_reset_en" range="0x0000 0x0007" default="0x0007"><detail>tempvsens0_shutter_reset_en</detail></reg>
		<reg  name="SMIA_CNTRL" addr="0x3F00" space="MFR" span="2" confidential="Y" mask="0xF03F" display_name="smia_cntrl" range="0x0000 0x8000"><detail>smia_cntrl</detail>
			<bitfield  name="SMIA_CNT" confidential="Y" mask="0x003F" display_name="0-5: smia_cnt" range="0x0000 0x003F"></bitfield>
			<bitfield  name="EMBEDDED_RDBACK_ENABLE" confidential="Y" mask="0x8000" display_name="15: embedded_rdback_enable" range="0x0000 0x0001"><detail>Enable embedded data readback test mode.</detail></bitfield></reg>
		<reg  name="SMIA_RD" addr="0x3F02" space="MFR" span="2" confidential="Y" mask="0x2000" display_name="smia_rd" range="0x0000 0x2000"><detail>smia_rd</detail></reg>
		<reg  name="ASIL_CHECK_ENABLES_00" addr="0x3F60" space="MFR" span="2" mask="0xFFC1" display_name="asil_check_enables_00" range="0x0000 0xFFC1"><detail>asil_check_enables_00</detail>
			<bitfield  name="ASIL_CHECK_DATA_FORMAT_ENABLE" confidential="Y" mask="0x0001" display_name="0: asil_check_data_format_enable" range="0x0000 0x0001"><detail>asil_check_data_format_check_enable</detail></bitfield>
			<bitfield  name="ASIL_CHK_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_chk_ext_clk_param" range="0x0000 0x0001"><detail>asil_chk_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_chk_clk_pix_param" range="0x0000 0x0001"><detail>asil_chk_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_chk_clk_op_param" range="0x0000 0x0001"><detail>asil_chk_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_chk_clk_reg_param" range="0x0000 0x0001"><detail>asil_chk_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_PIX_100_PARAM" mask="0x2000" display_name="13: asil_chk_clk_pix_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_pix_100_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_chk_clk_op_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_CHK_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_chk_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_chk_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_CHECK_ENABLES_01" addr="0x3F62" space="MFR" span="2" mask="0xFFFF" display_name="asil_check_enables_01" range="0x0000 0xFFFF"><detail>asil_check_enables_01</detail>
			<bitfield  name="CHECK_CRT" mask="0x0001" display_name="0: check_crt" range="0x0000 0x0001"><detail>check_crt</detail></bitfield>
			<bitfield  name="CHECK_MT1" mask="0x0002" display_name="1: check_mt1" range="0x0000 0x0001"><detail>check_mt1</detail></bitfield>
			<bitfield  name="CHECK_MT2" mask="0x0004" display_name="2: check_mt2" range="0x0000 0x0001"><detail>check_mt2</detail></bitfield>
			<bitfield  name="CHECK_OT1_LOW" mask="0x0008" display_name="3: check_ot1_low" range="0x0000 0x0001"><detail>check_ot1_low</detail></bitfield>
			<bitfield  name="CHECK_OT1_HIGH" mask="0x0010" display_name="4: check_ot1_high" range="0x0000 0x0001"><detail>check_ot1_high</detail></bitfield>
			<bitfield  name="CHECK_OT2_LOW" mask="0x0020" display_name="5: check_ot2_low" range="0x0000 0x0001"><detail>check_ot2_low</detail></bitfield>
			<bitfield  name="CHECK_OT2_HIGH" mask="0x0040" display_name="6: check_ot2_high" range="0x0000 0x0001"><detail>check_ot2_high</detail></bitfield>
			<bitfield  name="CHECK_ZT_AB_LEGAL" mask="0x0080" display_name="7: check_zt_ab_legal" range="0x0000 0x0001"><detail>check_zt_ab_legal</detail></bitfield>
			<bitfield  name="CHECK_ZT_AB_VALUE" mask="0x0100" display_name="8: check_zt_ab_value" range="0x0000 0x0001"><detail>check_zt_ab_value</detail></bitfield>
			<bitfield  name="CHECK_ZT_BA_LEGAL" mask="0x0200" display_name="9: check_zt_ba_legal" range="0x0000 0x0001"><detail>check_zt_ba_legal</detail></bitfield>
			<bitfield  name="CHECK_ZT_BA_VALUE" mask="0x0400" display_name="10: check_zt_ba_value" range="0x0000 0x0001"><detail>check_zt_ba_value</detail></bitfield>
			<bitfield  name="CHECK_PT1" mask="0x0800" display_name="11: check_pt1" range="0x0000 0x0001"><detail>check_pt1</detail></bitfield>
			<bitfield  name="CHECK_PT2" mask="0x1000" display_name="12: check_pt2" range="0x0000 0x0001"><detail>check_pt2</detail></bitfield>
			<bitfield  name="CHECK_RRC_LEGAL" mask="0x2000" display_name="13: check_rrc_legal" range="0x0000 0x0001"><detail>check_rrc_legal</detail></bitfield>
			<bitfield  name="CHECK_RRC_ADDR" mask="0x4000" display_name="14: check_rrc_addr" range="0x0000 0x0001"><detail>check_rrc_addr</detail></bitfield></reg>
		<reg  name="ASIL_CHECK_ENABLES_02" addr="0x3F64" space="MFR" span="2" mask="0x7F71" display_name="asil_check_enables_02" range="0x0000 0x7F71"><detail>asil_check_enables_02</detail>
			<bitfield  name="EMBEDDED_CRC_ENABLE" mask="0x0001" display_name="0: embedded_crc_enable" range="0x0000 0x0001"><detail>embedded_crc_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_ENABLE" mask="0x0010" display_name="4: dblc_ram_ecc_ded_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_ENABLE" mask="0x0020" display_name="5: dblc_ram_ecc_sec_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_enable</detail></bitfield>
			<bitfield  name="DBLC_STATE_PARITY_ENABLE" confidential="Y" mask="0x0040" display_name="6: dblc_state_parity_enable" range="0x0000 0x0001"><detail>dblc_state_parity_enable</detail></bitfield>
			<bitfield  name="SHUTTER_CRC_ENABLE" mask="0x0400" display_name="10: shutter_crc_enable" range="0x0000 0x0001"><detail>shutter_crc_enable</detail></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS_ENABLE" mask="0x1800" display_name="11-12: sequencer_ecc_status_enable" range="0x0000 0x0003"><detail>sequencer_ecc_status_enable.</detail></bitfield>
			<bitfield  name="DTR_CRC_ENABLE" mask="0x2000" display_name="13: dtr_crc_enable" range="0x0000 0x0001"><detail>DTR_crc_enable</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_ENABLE" mask="0x4000" display_name="14: row_frame_crc_enable" range="0x0000 0x0001"><detail>row_frame_crc_enable</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_ENABLES_00" addr="0x3F66" space="MFR" span="2" mask="0x00DF" display_name="asil_startup_enables_00" range="0x0000 0x00DF" default="0x0003"><detail>asil_startup_enables_00</detail>
			<bitfield  name="EN_M3ROM_SCAN" mask="0x0001" display_name="0: en_m3rom_scan" range="0x0000 0x0001"><detail>en_m3rom_scan</detail></bitfield>
			<bitfield  name="EN_OTPM_SCAN" mask="0x0002" display_name="1: en_otpm_scan" range="0x0000 0x0001"><detail>en_otpm_scan</detail></bitfield>
			<bitfield  name="EN_IREG_SCAN" mask="0x0004" display_name="2: en_ireg_scan" range="0x0000 0x0001"><detail>en_ireg_scan</detail></bitfield>
			<bitfield  name="EN_PDI_SCAN" mask="0x0008" display_name="3: en_pdi_scan" range="0x0000 0x0001"><detail>en_pdi_scan</detail></bitfield>
			<bitfield  name="EN_STARTUP_BIST" mask="0x0010" display_name="4: en_startup_bist" range="0x0000 0x0001"><detail>en_startup_bist</detail></bitfield>
			<bitfield  name="EN_TEST_FRAME" mask="0x0040" display_name="6: en_test_frame" range="0x0000 0x0001"><detail>en_test_frame</detail></bitfield>
			<bitfield  name="MASK_TEST_FRAME" mask="0x0080" display_name="7: mask_test_frame" range="0x0000 0x0001"><detail>mask_test_frame</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_00" addr="0x3F68" space="MFR" span="2" mask="0xFFC1" display_name="asil_pin_enables_00" range="0x0000 0xFFC1"><detail>asil_pin_enables_00</detail>
			<bitfield  name="ASIL_PIN_DATA_FORMAT" confidential="Y" mask="0x0001" display_name="0: asil_pin_data_format" range="0x0000 0x0001"><detail>asil_pin_enable for data_format register checks</detail></bitfield>
			<bitfield  name="ASIL_PIN_EXT_CLK_PARAM" mask="0x0200" display_name="9: asil_pin_ext_clk_param" range="0x0000 0x0001"><detail>asil_pin_ext_clk_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_PIX_PARAM" mask="0x0400" display_name="10: asil_pin_clk_pix_param" range="0x0000 0x0001"><detail>asil_pin_clk_pix_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_OP_PARAM" mask="0x0800" display_name="11: asil_pin_clk_op_param" range="0x0000 0x0001"><detail>asil_pin_clk_op_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_REG_PARAM" mask="0x1000" display_name="12: asil_pin_clk_reg_param" range="0x0000 0x0001"><detail>asil_pin_clk_reg_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_PIX_100_PARAM" mask="0x2000" display_name="13: asil_pin_clk_pix_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_pix_100_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_OP_100_PARAM" mask="0x4000" display_name="14: asil_pin_clk_op_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_op_100_param</detail></bitfield>
			<bitfield  name="ASIL_PIN_CLK_REG_100_PARAM" mask="0x8000" display_name="15: asil_pin_clk_reg_100_param" range="0x0000 0x0001"><detail>asil_pin_clk_reg_100_param</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_01" addr="0x3F6A" space="MFR" span="2" mask="0xFFFF" display_name="asil_pin_enables_01" range="0x0000 0xFFFF"><detail>asil_pin_enables_01</detail>
			<bitfield  name="EN_PIN_CRT" mask="0x0001" display_name="0: en_pin_crt" range="0x0000 0x0001"><detail>en_pin_crt</detail></bitfield>
			<bitfield  name="EN_PIN_MT1" mask="0x0002" display_name="1: en_pin_mt1" range="0x0000 0x0001"><detail>en_pin_mt1</detail></bitfield>
			<bitfield  name="EN_PIN_MT2" mask="0x0004" display_name="2: en_pin_mt2" range="0x0000 0x0001"><detail>en_pin_mt2</detail></bitfield>
			<bitfield  name="EN_PIN_OT1_LOW" mask="0x0008" display_name="3: en_pin_ot1_low" range="0x0000 0x0001"><detail>en_pin_ot1_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT1_HIGH" mask="0x0010" display_name="4: en_pin_ot1_high" range="0x0000 0x0001"><detail>en_pin_ot1_high</detail></bitfield>
			<bitfield  name="EN_PIN_OT2_LOW" mask="0x0020" display_name="5: en_pin_ot2_low" range="0x0000 0x0001"><detail>en_pin_ot2_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT2_HIGH" mask="0x0040" display_name="6: en_pin_ot2_high" range="0x0000 0x0001"><detail>en_pin_ot2_high</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_AB_LEGAL" mask="0x0080" display_name="7: en_pin_zt_ab_legal" range="0x0000 0x0001"><detail>en_pin_zt_ab_legal</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_AB_VALUE" mask="0x0100" display_name="8: en_pin_zt_ab_value" range="0x0000 0x0001"><detail>en_pin_zt_ab_value</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_BA_LEGAL" mask="0x0200" display_name="9: en_pin_zt_ba_legal" range="0x0000 0x0001"><detail>en_pin_zt_ba_legal</detail></bitfield>
			<bitfield  name="EN_PIN_ZT_BA_VALUE" mask="0x0400" display_name="10: en_pin_zt_ba_value" range="0x0000 0x0001"><detail>en_pin_zt_ba_value</detail></bitfield>
			<bitfield  name="EN_PIN_PT1" mask="0x0800" display_name="11: en_pin_pt1" range="0x0000 0x0001"><detail>en_pin_pt1</detail></bitfield>
			<bitfield  name="EN_PIN_PT2" mask="0x1000" display_name="12: en_pin_pt2" range="0x0000 0x0001"><detail>en_pin_pt2</detail></bitfield>
			<bitfield  name="EN_PIN_RRC_LEGAL" mask="0x2000" display_name="13: en_pin_rrc_legal" range="0x0000 0x0001"><detail>en_pin_rrc_legal</detail></bitfield>
			<bitfield  name="EN_PIN_RRC_ADDR" mask="0x4000" display_name="14: en_pin_rrc_addr" range="0x0000 0x0001"><detail>en_pin_rrc_addr</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_02" addr="0x3F6C" space="MFR" span="2" mask="0x7F71" display_name="asil_pin_enables_02" range="0x0000 0x7F71"><detail>asil_pin_enables_02</detail>
			<bitfield  name="EMBEDDED_CRC_PIN_ENABLE" mask="0x0001" display_name="0: embedded_crc_pin_enable" range="0x0000 0x0001"><detail>embedded_crc_pin_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_DED_PIN_ENABLE" mask="0x0010" display_name="4: dblc_ram_ecc_ded_pin_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_ded_pin_enable</detail></bitfield>
			<bitfield  name="DBLC_RAM_ECC_SEC_PIN_ENABLE" mask="0x0020" display_name="5: dblc_ram_ecc_sec_pin_enable" range="0x0000 0x0001"><detail>dblc_ram_ecc_sec_pin_enable</detail></bitfield>
			<bitfield  name="DBLC_STATE_PARITY_PIN_ENABLE" mask="0x0040" display_name="6: dblc_state_parity_pin_enable" range="0x0000 0x0001"><detail>dblc_state_parity_pin_enable</detail></bitfield>
			<bitfield  name="SHUTTER_CRC_PIN_ENABLE" mask="0x0400" display_name="10: shutter_crc_pin_enable" range="0x0000 0x0001"><detail>shutter_crc_pin_enable</detail></bitfield>
			<bitfield  name="SEQUENCER_ECC_STATUS_PIN_ENABLE" mask="0x1000" display_name="12: sequencer_ecc_status_pin_enable" range="0x0000 0x0001"><detail>sequencer_ecc_status_pin_enable</detail></bitfield>
			<bitfield  name="DTR_CRC_PIN_ENABLE" mask="0x2000" display_name="13: dtr_crc_pin_enable" range="0x0000 0x0001"><detail>dtr_crc_pin_enable</detail></bitfield>
			<bitfield  name="ROW_FRAME_CRC_PIN_ENABLE" mask="0x4000" display_name="14: row_frame_crc_pin_enable" range="0x0000 0x0001"><detail>row_frame_crc_pin_enable</detail></bitfield></reg>
		<reg  name="ASIL_STARTUP_PIN_ENABLES_00" addr="0x3F6E" space="MFR" span="2" mask="0x001F" display_name="asil_startup_pin_enables_00" range="0x0000 0x001F"><detail>asil_startup_pin_enables_00</detail>
			<bitfield  name="PIN_ENABLE_M3_ROM_SCAN" mask="0x0001" display_name="0: pin_enable_m3_rom_scan" range="0x0000 0x0001"><detail>pin_enable_m3_rom_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_OTPM_CACHE_SCAN" mask="0x0002" display_name="1: pin_enable_otpm_cache_scan" range="0x0000 0x0001"><detail>pin_enable_otpm_cache_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_REGISTER_SCAN" mask="0x0004" display_name="2: pin_enable_register_scan" range="0x0000 0x0001"><detail>pin_enable_register_scan</detail></bitfield>
			<bitfield  name="PIN_ENABLE_PDI_CACHE_SCAN" mask="0x0008" display_name="3: pin_enable_pdi_cache_scan" range="0x0000 0x0001"><detail>pin_enable_pdi_cache_scan</detail></bitfield></reg>
		<reg  name="PROCESS_DTR" addr="0x3F70" space="MFR" span="2" mask="0x0FFE" display_name="process_dtr" range="0x0000 0x0FFE"><detail>process_dtr</detail>
			<bitfield  name="DTR_RNC" mask="0x0002" display_name="1: dtr_rnc" range="0x0000 0x0001"><detail>dtr_rnc</detail></bitfield>
			<bitfield  name="DTR_DEF_CORR" mask="0x0010" display_name="4: dtr_def_corr" range="0x0000 0x0001"><detail>dtr_def_corr</detail></bitfield>
			<bitfield  name="DTR_PRE_HDR_GAIN" mask="0x0020" display_name="5: dtr_pre_hdr_gain" range="0x0000 0x0001"><detail>dtr_pre_hdr_gain</detail></bitfield>
			<bitfield  name="DTR_PRE_HDR_GAIN_DITHER" mask="0x0040" display_name="6: dtr_pre_hdr_gain_dither" range="0x0000 0x0001"><detail>dtr_pre_hdr_gain_dither</detail></bitfield>
			<bitfield  name="DTR_POST_HDR_GAIN" mask="0x0080" display_name="7: dtr_post_hdr_gain" range="0x0000 0x0001"><detail>dtr_post_hdr_gain</detail></bitfield>
			<bitfield  name="DTR_POST_HDR_GAIN_DITHER" mask="0x0100" display_name="8: dtr_post_hdr_gain_dither" range="0x0000 0x0001"><detail>dtr_post_hdr_gain_dither</detail></bitfield>
			<bitfield  name="DTR_PEDESTAL" mask="0x0200" display_name="9: dtr_pedestal" range="0x0000 0x0001"><detail>dtr_pedestal</detail></bitfield>
			<bitfield  name="DTR_NOISE_PEDESTAL" confidential="Y" mask="0x0400" display_name="10: dtr_noise_pedestal" range="0x0000 0x0001"><detail>dtr_noise_pedestal</detail></bitfield>
			<bitfield  name="DTR_BARRIER_DITHER" confidential="Y" mask="0x0800" display_name="11: dtr_barrier_dither" range="0x0000 0x0001"><detail>dtr_barrier_dither</detail></bitfield></reg>
		<reg  name="ASIL_CRC_ENABLES" addr="0x3F72" space="MFR" span="2" mask="0x0001" display_name="asil_crc_enables" range="0x0000 0x0001"><detail>asil_crc_enables</detail></reg>
		<reg  name="ASIL_CHECK_ENABLES_04" addr="0x3F74" space="MFR" span="2" mask="0x3FFF" display_name="asil_check_enables_04" range="0x0000 0x3FFF"><detail>asil_check_enables_04</detail>
			<bitfield  name="CTX_ECC_1BIT_CHECK_EN" mask="0x1000" display_name="12: ctx_ecc_1bit_check_en" range="0x0000 0x0001"><detail>ctx_ecc_1bit_check_en</detail></bitfield>
			<bitfield  name="CTX_ECC_2BIT_CHECK_EN" mask="0x2000" display_name="13: ctx_ecc_2bit_check_en" range="0x0000 0x0001"><detail>ctx_ecc_2bit_check_en</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_04" addr="0x3F76" space="MFR" span="2" mask="0x3FFF" display_name="asil_pin_enables_04" range="0x0000 0x3FFF"><detail>asil_pin_enables_04</detail>
			<bitfield  name="CTX_ECC_1BIT_PIN_EN" mask="0x1000" display_name="12: ctx_ecc_1bit_pin_en" range="0x0000 0x0001"><detail>ctx_ecc_1bit_pin_en</detail></bitfield>
			<bitfield  name="CTX_ECC_2BIT_PIN_EN" mask="0x2000" display_name="13: ctx_ecc_2bit_pin_en" range="0x0000 0x0001"><detail>ctx_ecc_2bit_pin_en</detail></bitfield></reg>
		<reg  name="ASIL_CHECK_ENABLES_07" addr="0x3F7C" space="MFR" span="2" mask="0x0001" display_name="asil_check_enables_07" range="0x0000 0x0001">
			<bitfield  name="ASIL_CHK_LRE_CRC" mask="0x0001" display_name="0: asil_chk_lre_crc" range="0x0000 0x0001"><detail>Enable Line Reorder Engine CRC error check.</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_07" addr="0x3F7E" space="MFR" span="2" mask="0x0001" display_name="asil_pin_enables_07" range="0x0000 0x0001">
			<bitfield  name="ASIL_PIN_LRE_CRC" mask="0x0001" display_name="0: asil_pin_lre_crc" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="WAIT_FV_LV_TIME" addr="0x3F80" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="wait_fv_lv_time" range="0x0000 0xFFFF" default="0x00C0"><detail>fv/lv wait time</detail></reg>
		<reg  name="OTPM_CORE_MR_PGM_SOAK_RD" addr="0x3F82" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mr_pgm_soak_rd" range="0x0000 0xFFFF" default="0x0024"><detail>OTPM0/1 Mode Register for Soak Program</detail></reg>
		<reg  name="OTPM_CORE_MRA_PGM_SOAK_RD" addr="0x3F84" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mra_pgm_soak_rd" range="0x0000 0xFFFF" default="0x1220"><detail>OTPM0/1 Auxiliary Mode Register A for Soak Program</detail></reg>
		<reg  name="OTPM_CORE_MRB_PGM_SOAK_RD" addr="0x3F86" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mrb_pgm_soak_rd" range="0x0000 0xFFFF" default="0x1007"><detail>OTPM0/1 Auxiliary Mode Register B for Soak Program</detail></reg>
		<reg  name="OTPM_CORE_SOAK_PGM_COUNT" addr="0x3F88" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_soak_pgm_count" range="0x0000 0xFFFF" default="0x000F" rw="RO"><detail>OTPM0/1 soak program count value and status</detail></reg>
		<reg  name="OTPM_CORE_MACRO_LOCK" addr="0x3F8A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_macro_lock" range="0x0000 0xFFFF"><detail>OTPM0/1 VPP lock register</detail>
			<bitfield  name="OTPM_CORE_MACRO_LOCK_ALL" confidential="Y" mask="0x0001" display_name="0: otpm_core_macro_lock_all" range="0x0000 0x0001"><detail>Locks VPP switch to all sectors for OTPM0 and OTPM1</detail></bitfield>
			<bitfield  name="OTPM_CORE_MACRO_LOCK_SECTOR" confidential="Y" mask="0x0006" display_name="1-2: otpm_core_macro_lock_sector" range="0x0000 0x0003"><detail>Locks VPP switch to individual sectors for OTPM0 and OTPM1</detail></bitfield></reg>
		<reg  name="OTPM_CORE_TIMING_TPP" addr="0x3F8C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tpp" range="0x0000 0xFFFF" default="0x09C4"><detail>OTPM0/1 program pulse width</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TSPP_LO" addr="0x3F8E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tspp_lo" range="0x0000 0xFFFF" default="0xC350"><detail>OTPM0/1 soak program pulse width [15:0]</detail></reg>
		<reg  name="TEMPVSENS1_TMG_CTRL" addr="0x3F92" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_tmg_ctrl" range="0x0000 0xFFFF" default="0x1400"><detail>tempvsens1_tmg_ctrl</detail>
			<bitfield  name="VMON1_START_CONVERSION_STREAM" confidential="Y" mask="0x0001" display_name="0: vmon1_start_conversion_stream" range="0x0000 0x0001"><detail>vmon1_start_conversion_stream</detail></bitfield>
			<bitfield  name="VMON1_START_CONVERSION_STANDBY" confidential="Y" mask="0x0002" display_name="1: vmon1_start_conversion_standby" range="0x0000 0x0001"><detail>vmon1_start_conversion_standby</detail></bitfield>
			<bitfield  name="VMON1_CLEAR_VALUES" confidential="Y" mask="0x0008" display_name="3: vmon1_clear_values" range="0x0000 0x0001"><detail>vmon1_clear_values</detail></bitfield>
			<bitfield  name="TEMP1_TEST_CTRL" confidential="Y" mask="0x00F0" display_name="4-7: temp1_test_ctrl" range="0x0000 0x000F"><detail>temp1_test_ctrl</detail></bitfield>
			<bitfield  name="TEMPSENS1_DIV_BY_N" mask="0x1F00" display_name="8-12: tempsens1_div_by_n" range="0x0000 0x001F"><detail>tempsens1_div_by_n</detail></bitfield>
			<bitfield  name="VMON1_TRIG_CONT" confidential="Y" mask="0x2000" display_name="13: vmon1_trig_cont" range="0x0000 0x0001"><detail>vmon1_trig_cont</detail></bitfield>
			<bitfield  name="TEMP1_TRIG_CONT" confidential="Y" mask="0x4000" display_name="14: temp1_trig_cont" range="0x0000 0x0001"><detail>temp1_trig_cont</detail></bitfield>
			<bitfield  name="TEMP1_ADDR_LOCK" mask="0x8000" display_name="15: temp1_addr_lock" range="0x0000 0x0001"><detail>temp1_addr_lock</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_FLAG_CTRL" addr="0x3F96" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_flag_ctrl" range="0x0000 0xFFFF" default="0xD03E"><detail>tempvsens1_flag_ctrl</detail>
			<bitfield  name="TEMPSENS1_YELLOW_HYST" mask="0x0006" display_name="1-2: tempsens1_yellow_hyst" range="0x0000 0x0003"><detail>tempsens1_yellow_hyst</detail></bitfield>
			<bitfield  name="TEMPSENS1_YELLOW_OFF_RED" mask="0x0038" display_name="3-5: tempsens1_yellow_off_red" range="0x0000 0x0007"><detail>tempsens1_yellow_off_red</detail></bitfield>
			<bitfield  name="TEMPSENS1_RED_TEMP_CODE" mask="0xFFC0" display_name="6-15: tempsens1_red_temp_code" range="0x0000 0x03FF"><detail>tempsens1_red_temp_code</detail></bitfield></reg>
		<reg  name="TEMPVSENS0_BOOST_SAMP_CTRL" addr="0x3F9A" space="MFR" span="2" mask="0xF1FF" display_name="tempvsens0_boost_samp_ctrl" range="0x0000 0xF1FF"><detail>tempvsens0_boost_samp_ctrl</detail>
			<bitfield  name="SAMP_START_CONV_STRM" confidential="Y" mask="0x0001" display_name="0: samp_start_conv_strm" range="0x0000 0x0001"><detail>samp_start_conv_strm</detail></bitfield>
			<bitfield  name="SAMP_CLEAR_VALUES" mask="0x0008" display_name="3: samp_clear_values" range="0x0000 0x0001"><detail>samp_clear_values</detail></bitfield>
			<bitfield  name="BSAMP_MUX_ADDR_I" mask="0x01F0" display_name="4-8: bsamp_mux_addr_i" range="0x0000 0x001F"><detail>bsamp_mux_addr_i</detail></bitfield>
			<bitfield  name="SAMP_AGND" mask="0x1000" display_name="12: samp_agnd" range="0x0000 0x0001"><detail>samp_agnd</detail></bitfield>
			<bitfield  name="SAMP_NO_PRECONDITION" mask="0x2000" display_name="13: samp_no_precondition" range="0x0000 0x0001"><detail>samp_no_precondition</detail></bitfield>
			<bitfield  name="SAMP_TRIG_CONT" mask="0x4000" display_name="14: samp_trig_cont" range="0x0000 0x0001"><detail>samp_trig_cont</detail></bitfield>
			<bitfield  name="SAMP_ADDR_CONT" mask="0x8000" display_name="15: samp_addr_cont" range="0x0000 0x0001"><detail>samp_addr_cont</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_AUTO_VREF4_PULSE" addr="0x3F9C" space="MFR" span="2" mask="0xFFFF" display_name="tempvsens1_auto_vref4_pulse" range="0x0000 0xFFFF" default="0xF850"><detail>tempvsens1_auto_vref4_pulse</detail>
			<bitfield  name="AUTO_ZERO_CNT" mask="0x007F" display_name="0-6: auto_zero_cnt" range="0x0000 0x007F"><detail>auto_zero_cnt</detail></bitfield>
			<bitfield  name="SREG_VREF4_TRIM" mask="0x0F80" display_name="7-11: sreg_vref4_trim" range="0x0000 0x001F"><detail>sreg_vref4_trim</detail></bitfield>
			<bitfield  name="S2_PULSE_CNT" mask="0xF000" display_name="12-15: s2_pulse_cnt" range="0x0000 0x000F"><detail>s2_pulse_cnt</detail></bitfield></reg>
		<reg  name="TEMPVSENS1_PEDESTAL_VREF16" addr="0x3F9E" space="MFR" span="2" mask="0x7FFF" display_name="tempvsens1_pedestal_vref16" range="0x0000 0x7FFF" default="0x4086"><detail>tempvsens1_pedestal_vref16</detail>
			<bitfield  name="PEDESTAL_CNT" mask="0x03FF" display_name="0-9: pedestal_cnt" range="0x0000 0x03FF"><detail>pedestal_cnt</detail></bitfield>
			<bitfield  name="SREG_VREF16_TRIM" mask="0x7C00" display_name="10-14: sreg_vref16_trim" range="0x0000 0x001F"><detail>sreg_vref16_trim</detail></bitfield></reg>
		<reg  name="OTPM_CORE_TIMING_TSPP_HI" addr="0x3FA0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tspp_hi" range="0x0000 0xFFFF"><detail>OTPM0/1 soak program pulse width [31:16]</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TPR" addr="0x3FA2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tpr" range="0x0000 0xFFFF" default="0x0032"><detail>OTPM0/1 program recovery time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TPAS" addr="0x3FA4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tpas" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 program address setup time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TVPPS" addr="0x3FA6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tvpps" range="0x0000 0xFFFF" default="0x01F4"><detail>OTPM0/1 charge pump warm-up time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TRR" addr="0x3FA8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_trr" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 read recovery time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TRAS" addr="0x3FAA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tras" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 read address setup time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TWP" addr="0x3FAC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_twp" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 write pulse width</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TWR" addr="0x3FAE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_twr" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 data setup time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TDS" addr="0x3FB0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tds" range="0x0000 0xFFFF" default="0x0001"><detail>OTPM0/1 data setup time</detail></reg>
		<reg  name="OTPM_CORE_TIMING_TPSR" addr="0x3FB2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_timing_tpsr" range="0x0000 0xFFFF" default="0x3A98"><detail>OTPM0/1 power supply recovery time</detail></reg>
		<reg  name="OTPM_CORE_MR_RD" addr="0x3FB4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mr_rd" range="0x0000 0xFFFF"><detail>OTPM0/1 Mode Register for Read</detail></reg>
		<reg  name="OTPM_CORE_MRA_RD" addr="0x3FB6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mra_rd" range="0x0000 0xFFFF"><detail>OTPM0/1 Auxiliary Mode Register A for Read</detail></reg>
		<reg  name="OTPM_CORE_MRB_RD" addr="0x3FB8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mrb_rd" range="0x0000 0xFFFF"><detail>OTPM0/1 Auxiliary Mode Register B for Read</detail></reg>
		<reg  name="OTPM_CORE_MR_PGM_RD" addr="0x3FBA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mr_pgm_rd" range="0x0000 0xFFFF" default="0x0024"><detail>OTPM0/1 Mode Register for Program</detail></reg>
		<reg  name="OTPM_CORE_MRA_PGM_RD" addr="0x3FBC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mra_pgm_rd" range="0x0000 0xFFFF" default="0x1220"><detail>OTPM0/1 Auxiliary Mode Register A for Program</detail></reg>
		<reg  name="OTPM_CORE_MRB_PGM_RD" addr="0x3FBE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="otpm_core_mrb_pgm_rd" range="0x0000 0xFFFF" default="0x100D"><detail>OTPM0/1 Auxiliary Mode Register B for Program</detail></reg>
		<reg  name="TEMPVSENS1_TMG_CTRL_EX" addr="0x3FC2" space="MFR" span="2" confidential="Y" mask="0x003F" display_name="tempvsens1_tmg_ctrl_ex" range="0x0000 0x003F"><detail>Control of Temperature/voltage sensor 1.</detail>
			<bitfield  name="TEMPVSENS1_DIV_BY_N" confidential="Y" mask="0x0007" display_name="0-2: tempvsens1_div_by_n" range="0x0000 0x0007"><detail>Bits [7:5] of clock divider. Low-order bits are in R0x3F92.</detail></bitfield>
			<bitfield  name="TEMPVSENS1_DIODE_EN" confidential="Y" mask="0x0038" display_name="3-5: tempvsens1_diode_en" range="0x0000 0x0007"></bitfield></reg>
		<reg  name="T1_NOISE_FLOOR_CH_LO_0" addr="0x5018" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_lo_0" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_lo_0</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_LO_1" addr="0x501A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_lo_1" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_lo_1</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_LO_2" addr="0x501C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_lo_2" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_lo_2</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_LO_3" addr="0x501E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_lo_3" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_lo_3</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_HI_0" addr="0x5020" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_hi_0" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_hi_0</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_HI_1" addr="0x5022" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_hi_1" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_hi_1</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_HI_2" addr="0x5024" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_hi_2" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_hi_2</detail></reg>
		<reg  name="T1_NOISE_FLOOR_CH_HI_3" addr="0x5026" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_floor_ch_hi_3" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_floor_ch_hi_3</detail></reg>
		<reg  name="T1_NOISE_LEVEL_CH_HI_0" addr="0x5028" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_level_ch_hi_0" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_level_ch_hi_0</detail></reg>
		<reg  name="T1_NOISE_LEVEL_CH_HI_1" addr="0x502A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_level_ch_hi_1" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_level_ch_hi_1</detail></reg>
		<reg  name="T1_NOISE_LEVEL_CH_HI_2" addr="0x502C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_level_ch_hi_2" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_level_ch_hi_2</detail></reg>
		<reg  name="T1_NOISE_LEVEL_CH_HI_3" addr="0x502E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_level_ch_hi_3" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_level_ch_hi_3</detail></reg>
		<reg  name="T1_NOISE_AT_TH_CH_0" addr="0x5030" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_at_th_ch_0" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_at_th_ch_0</detail></reg>
		<reg  name="T1_NOISE_AT_TH_CH_1" addr="0x5032" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_at_th_ch_1" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_at_th_ch_1</detail></reg>
		<reg  name="T1_NOISE_AT_TH_CH_2" addr="0x5034" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_at_th_ch_2" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_at_th_ch_2</detail></reg>
		<reg  name="T1_NOISE_AT_TH_CH_3" addr="0x5036" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_at_th_ch_3" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_at_th_ch_3</detail></reg>
		<reg  name="T1_NOISE_COEF_CH_TH_0" addr="0x5038" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_coef_ch_th_0" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_coef_ch_th_0</detail></reg>
		<reg  name="T1_NOISE_COEF_CH_TH_1" addr="0x503A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_coef_ch_th_1" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_coef_ch_th_1</detail></reg>
		<reg  name="T1_NOISE_COEF_CH_TH_2" addr="0x503C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_coef_ch_th_2" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_coef_ch_th_2</detail></reg>
		<reg  name="T1_NOISE_COEF_CH_TH_3" addr="0x503E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t1_noise_coef_ch_th_3" range="0x0000 0xFFFF" default="0x0370"><detail>t1_noise_coef_ch_th_3</detail></reg>
		<reg  name="T1_NOISE_COEF_CH_SH" addr="0x5040" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="t1_noise_coef_ch_sh" range="0x0000 0x0FFF" default="0x0370"><detail>t1_noise_coef_ch_sh</detail>
			<bitfield  name="NOISE_COEF_CH_SH_0" confidential="Y" mask="0x0007" display_name="0-2: noise_coef_ch_sh_0" range="0x0000 0x0007"><detail>noise_coef_ch_sh_0</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_1" confidential="Y" mask="0x0038" display_name="3-5: noise_coef_ch_sh_1" range="0x0000 0x0007"><detail>noise_coef_ch_sh_1</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_2" confidential="Y" mask="0x01C0" display_name="6-8: noise_coef_ch_sh_2" range="0x0000 0x0007"><detail>noise_coef_ch_sh_2</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_3" confidential="Y" mask="0x0E00" display_name="9-11: noise_coef_ch_sh_3" range="0x0000 0x0007"><detail>noise_coef_ch_sh_3</detail></bitfield></reg>
		<reg  name="EMBED_CRC_MAP00" addr="0x5100" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map00" range="0x0000 0xFFFF" default="0x0003"><detail>embed_crc_map00</detail></reg>
		<reg  name="EMBED_CRC_MAP01" addr="0x5102" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map01" range="0x0000 0xFFFF" default="0x0006"><detail>embed_crc_map01</detail></reg>
		<reg  name="EMBED_CRC_MAP02" addr="0x5104" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map02" range="0x0000 0xFFFF" default="0x1000"><detail>embed_crc_map02</detail></reg>
		<reg  name="EMBED_CRC_MAP03" addr="0x5106" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map03" range="0x0000 0xFFFF"><detail>embed_crc_map03</detail></reg>
		<reg  name="EMBED_CRC_MAP04" addr="0x5108" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map04" range="0x0000 0xFFFF" default="0x0002"><detail>embed_crc_map04</detail></reg>
		<reg  name="EMBED_CRC_MAP05" addr="0x510A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map05" range="0x0000 0xFFFF"><detail>embed_crc_map05</detail></reg>
		<reg  name="EMBED_CRC_MAP06" addr="0x510C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map06" range="0x0000 0xFFFF"><detail>embed_crc_map06</detail></reg>
		<reg  name="EMBED_CRC_MAP07" addr="0x510E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map07" range="0x0000 0xFFFF"><detail>embed_crc_map07</detail></reg>
		<reg  name="EMBED_CRC_MAP08" addr="0x5110" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map08" range="0x0000 0xFFFF"><detail>embed_crc_map08</detail></reg>
		<reg  name="EMBED_CRC_MAP09" addr="0x5112" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map09" range="0x0000 0xFFFF"><detail>embed_crc_map09</detail></reg>
		<reg  name="EMBED_CRC_MAP10" addr="0x5114" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map10" range="0x0000 0xFFFF" default="0x0040"><detail>embed_crc_map10</detail></reg>
		<reg  name="EMBED_CRC_MAP11" addr="0x5116" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map11" range="0x0000 0xFFFF"><detail>embed_crc_map11</detail></reg>
		<reg  name="EMBED_CRC_MAP12" addr="0x5118" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map12" range="0x0000 0xFFFF"><detail>embed_crc_map12</detail></reg>
		<reg  name="EMBED_CRC_MAP13" addr="0x511A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map13" range="0x0000 0xFFFF"><detail>embed_crc_map13</detail></reg>
		<reg  name="EMBED_CRC_MAP14" addr="0x511C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map14" range="0x0000 0xFFFF"><detail>embed_crc_map14</detail></reg>
		<reg  name="EMBED_CRC_MAP15" addr="0x511E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map15" range="0x0000 0xFFFF"><detail>embed_crc_map15</detail></reg>
		<reg  name="EMBED_CRC_MAP16" addr="0x5120" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map16" range="0x0000 0xFFFF" default="0x0002"><detail>embed_crc_map16</detail></reg>
		<reg  name="EMBED_CRC_MAP17" addr="0x5122" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map17" range="0x0000 0xFFFF" default="0x4000"><detail>embed_crc_map17</detail></reg>
		<reg  name="EMBED_CRC_MAP18" addr="0x5124" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map18" range="0x0000 0xFFFF"><detail>embed_crc_map18</detail></reg>
		<reg  name="EMBED_CRC_MAP19" addr="0x5126" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map19" range="0x0000 0xFFFF"><detail>embed_crc_map19</detail></reg>
		<reg  name="EMBED_CRC_MAP20" addr="0x5128" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map20" range="0x0000 0xFFFF"><detail>embed_crc_map20</detail></reg>
		<reg  name="EMBED_CRC_MAP21" addr="0x512A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map21" range="0x0000 0xFFFF"><detail>embed_crc_map21</detail></reg>
		<reg  name="EMBED_CRC_MAP22" addr="0x512C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map22" range="0x0000 0xFFFF"><detail>embed_crc_map22</detail></reg>
		<reg  name="EMBED_CRC_MAP23" addr="0x512E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map23" range="0x0000 0xFFFF"><detail>embed_crc_map23</detail></reg>
		<reg  name="EMBED_CRC_MAP24" addr="0x5130" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map24" range="0x0000 0xFFFF"><detail>embed_crc_map24</detail></reg>
		<reg  name="EMBED_CRC_MAP25" addr="0x5132" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map25" range="0x0000 0xFFFF" default="0x05C0"><detail>embed_crc_map25</detail></reg>
		<reg  name="EMBED_CRC_MAP26" addr="0x5134" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map26" range="0x0000 0xFFFF"><detail>embed_crc_map26</detail></reg>
		<reg  name="EMBED_CRC_MAP27" addr="0x5136" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map27" range="0x0000 0xFFFF" default="0x0010"><detail>embed_crc_map27</detail></reg>
		<reg  name="EMBED_CRC_MAP28" addr="0x5138" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map28" range="0x0000 0xFFFF"><detail>embed_crc_map28</detail></reg>
		<reg  name="EMBED_CRC_MAP29" addr="0x513A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map29" range="0x0000 0xFFFF"><detail>embed_crc_map29</detail></reg>
		<reg  name="EMBED_CRC_MAP30" addr="0x513C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map30" range="0x0000 0xFFFF"><detail>embed_crc_map30</detail></reg>
		<reg  name="EMBED_CRC_MAP31" addr="0x513E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map31" range="0x0000 0xFFFF"><detail>embed_crc_map31</detail></reg>
		<reg  name="EMBED_CRC_MAP32" addr="0x5140" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map32" range="0x0000 0xFFFF"><detail>embed_crc_map32</detail></reg>
		<reg  name="EMBED_CRC_MAP33" addr="0x5142" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map33" range="0x0000 0xFFFF"><detail>embed_crc_map33</detail></reg>
		<reg  name="EMBED_CRC_MAP34" addr="0x5144" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map34" range="0x0000 0xFFFF"><detail>embed_crc_map34</detail></reg>
		<reg  name="EMBED_CRC_MAP35" addr="0x5146" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map35" range="0x0000 0xFFFF"><detail>embed_crc_map35</detail></reg>
		<reg  name="EMBED_CRC_MAP36" addr="0x5148" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map36" range="0x0000 0xFFFF"><detail>embed_crc_map36</detail></reg>
		<reg  name="EMBED_CRC_MAP37" addr="0x514A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map37" range="0x0000 0xFFFF"><detail>embed_crc_map37</detail></reg>
		<reg  name="EMBED_CRC_MAP38" addr="0x514C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map38" range="0x0000 0xFFFF"><detail>embed_crc_map38</detail></reg>
		<reg  name="EMBED_CRC_MAP39" addr="0x514E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map39" range="0x0000 0xFFFF"><detail>embed_crc_map39</detail></reg>
		<reg  name="EMBED_CRC_MAP40" addr="0x5150" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map40" range="0x0000 0xFFFF"><detail>embed_crc_map40</detail></reg>
		<reg  name="EMBED_CRC_MAP41" addr="0x5152" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map41" range="0x0000 0xFFFF"><detail>embed_crc_map41</detail></reg>
		<reg  name="EMBED_CRC_MAP42" addr="0x5154" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map42" range="0x0000 0xFFFF"><detail>embed_crc_map42</detail></reg>
		<reg  name="EMBED_CRC_MAP43" addr="0x5156" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map43" range="0x0000 0xFFFF"><detail>embed_crc_map43</detail></reg>
		<reg  name="EMBED_CRC_MAP44" addr="0x5158" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map44" range="0x0000 0xFFFF" default="0x4000"><detail>embed_crc_map44</detail></reg>
		<reg  name="EMBED_CRC_MAP45" addr="0x515A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map45" range="0x0000 0xFFFF"><detail>embed_crc_map45</detail></reg>
		<reg  name="EMBED_CRC_MAP46" addr="0x515C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map46" range="0x0000 0xFFFF"><detail>embed_crc_map46</detail></reg>
		<reg  name="EMBED_CRC_MAP47" addr="0x515E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map47" range="0x0000 0xFFFF" default="0x0008"><detail>embed_crc_map47</detail></reg>
		<reg  name="EMBED_CRC_MAP48" addr="0x5160" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map48" range="0x0000 0xFFFF"><detail>embed_crc_map48</detail></reg>
		<reg  name="EMBED_CRC_MAP49" addr="0x5162" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map49" range="0x0000 0xFFFF" default="0x4000"><detail>embed_crc_map49</detail></reg>
		<reg  name="EMBED_CRC_MAP50" addr="0x5164" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map50" range="0x0000 0xFFFF"><detail>embed_crc_map50</detail></reg>
		<reg  name="EMBED_CRC_MAP51" addr="0x5166" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map51" range="0x0000 0xFFFF"><detail>embed_crc_map51</detail></reg>
		<reg  name="EMBED_CRC_MAP52" addr="0x5168" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map52" range="0x0000 0xFFFF"><detail>embed_crc_map52</detail></reg>
		<reg  name="EMBED_CRC_MAP53" addr="0x516A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map53" range="0x0000 0xFFFF"><detail>embed_crc_map53</detail></reg>
		<reg  name="EMBED_CRC_MAP54" addr="0x516C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map54" range="0x0000 0xFFFF"><detail>embed_crc_map54</detail></reg>
		<reg  name="EMBED_CRC_MAP55" addr="0x516E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map55" range="0x0000 0xFFFF"><detail>embed_crc_map55</detail></reg>
		<reg  name="EMBED_CRC_MAP56" addr="0x5170" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map56" range="0x0000 0xFFFF"><detail>embed_crc_map56</detail></reg>
		<reg  name="EMBED_CRC_MAP57" addr="0x5172" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map57" range="0x0000 0xFFFF"><detail>embed_crc_map57</detail></reg>
		<reg  name="EMBED_CRC_MAP58" addr="0x5174" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map58" range="0x0000 0xFFFF"><detail>embed_crc_map58</detail></reg>
		<reg  name="EMBED_CRC_MAP59" addr="0x5176" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map59" range="0x0000 0xFFFF"><detail>embed_crc_map59</detail></reg>
		<reg  name="EMBED_CRC_MAP60" addr="0x5178" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map60" range="0x0000 0xFFFF"><detail>embed_crc_map60</detail></reg>
		<reg  name="EMBED_CRC_MAP61" addr="0x517A" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map61" range="0x0000 0xFFFF"><detail>embed_crc_map61</detail></reg>
		<reg  name="EMBED_CRC_MAP62" addr="0x517C" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map62" range="0x0000 0xFFFF"><detail>embed_crc_map62</detail></reg>
		<reg  name="EMBED_CRC_MAP63" addr="0x517E" space="MFR" span="2" mask="0xFFFF" display_name="embed_crc_map63" range="0x0000 0xFFFF"><detail>embed_crc_map63</detail></reg>
		<reg  name="T2_NOISE_AT_TH_CH_0" addr="0x5230" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_at_th_ch_0" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_at_th_ch_0</detail></reg>
		<reg  name="T2_NOISE_AT_TH_CH_1" addr="0x5232" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_at_th_ch_1" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_at_th_ch_1</detail></reg>
		<reg  name="T2_NOISE_AT_TH_CH_2" addr="0x5234" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_at_th_ch_2" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_at_th_ch_2</detail></reg>
		<reg  name="T2_NOISE_AT_TH_CH_3" addr="0x5236" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_at_th_ch_3" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_at_th_ch_3</detail></reg>
		<reg  name="T2_NOISE_COEF_CH_TH_0" addr="0x5238" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_coef_ch_th_0" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_coef_ch_th_0</detail></reg>
		<reg  name="T2_NOISE_COEF_CH_TH_1" addr="0x523A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_coef_ch_th_1" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_coef_ch_th_1</detail></reg>
		<reg  name="T2_NOISE_COEF_CH_TH_2" addr="0x523C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_coef_ch_th_2" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_coef_ch_th_2</detail></reg>
		<reg  name="T2_NOISE_COEF_CH_TH_3" addr="0x523E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t2_noise_coef_ch_th_3" range="0x0000 0xFFFF" default="0x0370"><detail>t2_noise_coef_ch_th_3</detail></reg>
		<reg  name="T2_NOISE_COEF_CH_SH" addr="0x5240" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="t2_noise_coef_ch_sh" range="0x0000 0x0FFF" default="0x0370"><detail>t2_noise_coef_ch_sh</detail>
			<bitfield  name="NOISE_COEF_CH_SH_0" confidential="Y" mask="0x0007" display_name="0-2: noise_coef_ch_sh_0" range="0x0000 0x0007"><detail>noise_coef_ch_sh_0</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_1" confidential="Y" mask="0x0038" display_name="3-5: noise_coef_ch_sh_1" range="0x0000 0x0007"><detail>noise_coef_ch_sh_1</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_2" confidential="Y" mask="0x01C0" display_name="6-8: noise_coef_ch_sh_2" range="0x0000 0x0007"><detail>noise_coef_ch_sh_2</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_3" confidential="Y" mask="0x0E00" display_name="9-11: noise_coef_ch_sh_3" range="0x0000 0x0007"><detail>noise_coef_ch_sh_3</detail></bitfield></reg>
		<reg  name="T3_NOISE_AT_TH_CH_0" addr="0x5330" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_at_th_ch_0" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_at_th_ch_0</detail></reg>
		<reg  name="T3_NOISE_AT_TH_CH_1" addr="0x5332" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_at_th_ch_1" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_at_th_ch_1</detail></reg>
		<reg  name="T3_NOISE_AT_TH_CH_2" addr="0x5334" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_at_th_ch_2" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_at_th_ch_2</detail></reg>
		<reg  name="T3_NOISE_AT_TH_CH_3" addr="0x5336" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_at_th_ch_3" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_at_th_ch_3</detail></reg>
		<reg  name="T3_NOISE_COEF_CH_TH_0" addr="0x5338" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_coef_ch_th_0" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_coef_ch_th_0</detail></reg>
		<reg  name="T3_NOISE_COEF_CH_TH_1" addr="0x533A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_coef_ch_th_1" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_coef_ch_th_1</detail></reg>
		<reg  name="T3_NOISE_COEF_CH_TH_2" addr="0x533C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_coef_ch_th_2" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_coef_ch_th_2</detail></reg>
		<reg  name="T3_NOISE_COEF_CH_TH_3" addr="0x533E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t3_noise_coef_ch_th_3" range="0x0000 0xFFFF" default="0x0370"><detail>t3_noise_coef_ch_th_3</detail></reg>
		<reg  name="T3_NOISE_COEF_CH_SH" addr="0x5340" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="t3_noise_coef_ch_sh" range="0x0000 0x0FFF" default="0x0370"><detail>t3_noise_coef_ch_sh</detail>
			<bitfield  name="NOISE_COEF_CH_SH_0" confidential="Y" mask="0x0007" display_name="0-2: noise_coef_ch_sh_0" range="0x0000 0x0007"><detail>noise_coef_ch_sh_0</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_1" confidential="Y" mask="0x0038" display_name="3-5: noise_coef_ch_sh_1" range="0x0000 0x0007"><detail>noise_coef_ch_sh_1</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_2" confidential="Y" mask="0x01C0" display_name="6-8: noise_coef_ch_sh_2" range="0x0000 0x0007"><detail>noise_coef_ch_sh_2</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_3" confidential="Y" mask="0x0E00" display_name="9-11: noise_coef_ch_sh_3" range="0x0000 0x0007"><detail>noise_coef_ch_sh_3</detail></bitfield></reg>
		<reg  name="T4_NOISE_AT_TH_CH_0" addr="0x5430" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_at_th_ch_0" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_at_th_ch_0</detail></reg>
		<reg  name="T4_NOISE_AT_TH_CH_1" addr="0x5432" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_at_th_ch_1" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_at_th_ch_1</detail></reg>
		<reg  name="T4_NOISE_AT_TH_CH_2" addr="0x5434" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_at_th_ch_2" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_at_th_ch_2</detail></reg>
		<reg  name="T4_NOISE_AT_TH_CH_3" addr="0x5436" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_at_th_ch_3" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_at_th_ch_3</detail></reg>
		<reg  name="T4_NOISE_COEF_CH_TH_0" addr="0x5438" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_coef_ch_th_0" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_coef_ch_th_0</detail></reg>
		<reg  name="T4_NOISE_COEF_CH_TH_1" addr="0x543A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_coef_ch_th_1" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_coef_ch_th_1</detail></reg>
		<reg  name="T4_NOISE_COEF_CH_TH_2" addr="0x543C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_coef_ch_th_2" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_coef_ch_th_2</detail></reg>
		<reg  name="T4_NOISE_COEF_CH_TH_3" addr="0x543E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="t4_noise_coef_ch_th_3" range="0x0000 0xFFFF" default="0x0370"><detail>t4_noise_coef_ch_th_3</detail></reg>
		<reg  name="T4_NOISE_COEF_CH_SH" addr="0x5440" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="t4_noise_coef_ch_sh" range="0x0000 0x0FFF" default="0x0370"><detail>t4_noise_coef_ch_sh</detail>
			<bitfield  name="NOISE_COEF_CH_SH_0" confidential="Y" mask="0x0007" display_name="0-2: noise_coef_ch_sh_0" range="0x0000 0x0007"><detail>noise_coef_ch_sh_0</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_1" confidential="Y" mask="0x0038" display_name="3-5: noise_coef_ch_sh_1" range="0x0000 0x0007"><detail>noise_coef_ch_sh_1</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_2" confidential="Y" mask="0x01C0" display_name="6-8: noise_coef_ch_sh_2" range="0x0000 0x0007"><detail>noise_coef_ch_sh_2</detail></bitfield>
			<bitfield  name="NOISE_COEF_CH_SH_3" confidential="Y" mask="0x0E00" display_name="9-11: noise_coef_ch_sh_3" range="0x0000 0x0007"><detail>noise_coef_ch_sh_3</detail></bitfield></reg>
		<reg  name="ODP_CRC_FAULT_CONTROL" addr="0x559E" space="MFR" span="2" mask="0x3737" display_name="odp_crc_fault_control" range="0x0000 0x3737"><detail>odp_crc_fault_control</detail>
			<bitfield  name="CRC_FAULT_RESET" mask="0x0001" display_name="0: crc_fault_reset" range="0x0000 0x0001"><detail>crc_fault_reset</detail></bitfield>
			<bitfield  name="CRC_FAULT_EN" mask="0x0002" display_name="1: crc_fault_en" range="0x0000 0x0001"><detail>crc_fault_en</detail></bitfield>
			<bitfield  name="SYS_CHECK_EN" mask="0x0004" display_name="2: sys_check_en" range="0x0000 0x0001"><detail>sys_check_en</detail></bitfield>
			<bitfield  name="ODP_CRC_ERROR_INJECT" mask="0x0030" display_name="4-5: odp_crc_error_inject" range="0x0000 0x0003"></bitfield>
			<bitfield  name="SCALER_CRC_FAULT_RESET" mask="0x0100" display_name="8: scaler_crc_fault_reset" range="0x0000 0x0001"><detail>scaler_crc_fault_reset</detail></bitfield>
			<bitfield  name="SCALER_CRC_FAULT_EN" mask="0x0200" display_name="9: scaler_crc_fault_en" range="0x0000 0x0001"><detail>scaler_crc_fault_en</detail></bitfield>
			<bitfield  name="SCALER_CRC_SYS_CHECK_EN" mask="0x0400" display_name="10: scaler_crc_sys_check_en" range="0x0000 0x0001"><detail>scaler_crc_sys_check_en</detail></bitfield>
			<bitfield  name="SCALER_CRC_FAULT_INJECT" mask="0x3000" display_name="12-13: scaler_crc_fault_inject" range="0x0000 0x0003"><detail>scaler_crc_fault_inject</detail></bitfield></reg>
		<reg  name="ODP_CRC_FAULTS_PER_FRAME" addr="0x55A0" space="MFR" span="2" mask="0xFFFF" display_name="odp_crc_faults_per_frame" rw="RO"></reg>
		<reg  name="ODP_CRC_FAULT_FRAMES" addr="0x55A2" space="MFR" span="2" mask="0xFFFF" display_name="odp_crc_fault_frames" rw="RO"></reg>
		<reg  name="SCALER_CRC_FAULTS_PER_FRAME" addr="0x55A4" space="MFR" span="2" mask="0xFFFF" display_name="scaler_crc_faults_per_frame" range="0x0000 0xFFFF" rw="RO"><detail>scaler_crc_faults_per_frame</detail></reg>
		<reg  name="SCALER_CRC_FAULT_FRAMES" addr="0x55A6" space="MFR" span="2" mask="0xFFFF" display_name="scaler_crc_fault_frames" range="0x0000 0xFFFF" rw="RO"><detail>scaler_crc_fault_frames</detail></reg>
		<reg  name="ASIL_CHECK_ENABLES_08" addr="0x5800" space="MFR" span="2" mask="0x00FF" display_name="asil_check_enables_08" range="0x0000 0x00FF"><detail>asil_check_enables_01</detail>
			<bitfield  name="CHECK_GT1" mask="0x0001" display_name="0: check_gt1" range="0x0000 0x0001"><detail>check_gt1</detail></bitfield>
			<bitfield  name="CHECK_GT2" mask="0x0002" display_name="1: check_gt2" range="0x0000 0x0001"><detail>check_gt2</detail></bitfield>
			<bitfield  name="CHECK_OT0_LOW" mask="0x0004" display_name="2: check_ot0_low" range="0x0000 0x0001"><detail>check_ot0_low</detail></bitfield>
			<bitfield  name="CHECK_OT0_HIGH" mask="0x0008" display_name="3: check_ot0_high" range="0x0000 0x0001"><detail>check_ot0_high</detail></bitfield>
			<bitfield  name="CHECK_OT3_LOW" mask="0x0010" display_name="4: check_ot3_low" range="0x0000 0x0001"><detail>check_ot3_low</detail></bitfield>
			<bitfield  name="CHECK_OT3_HIGH" mask="0x0020" display_name="5: check_ot3_high" range="0x0000 0x0001"><detail>check_ot3_high</detail></bitfield>
			<bitfield  name="CHECK_OT4_LOW" mask="0x0040" display_name="6: check_ot4_low" range="0x0000 0x0001"><detail>check_ot4_low</detail></bitfield>
			<bitfield  name="CHECK_OT4_HIGH" mask="0x0080" display_name="7: check_ot4_high" range="0x0000 0x0001"><detail>check_ot4_high</detail></bitfield></reg>
		<reg  name="ASIL_PIN_ENABLES_08" addr="0x5802" space="MFR" span="2" mask="0x00FF" display_name="asil_pin_enables_08" range="0x0000 0x00FF"><detail>asil_pin_enables_01</detail>
			<bitfield  name="EN_PIN_GT1" mask="0x0001" display_name="0: en_pin_gt1" range="0x0000 0x0001"><detail>en_pin_gt1</detail></bitfield>
			<bitfield  name="EN_PIN_GT2" mask="0x0002" display_name="1: en_pin_gt2" range="0x0000 0x0001"><detail>en_pin_gt2</detail></bitfield>
			<bitfield  name="EN_PIN_OT0_LOW" mask="0x0004" display_name="2: en_pin_ot0_low" range="0x0000 0x0001"><detail>en_pin_ot0_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT0_HIGH" mask="0x0008" display_name="3: en_pin_ot0_high" range="0x0000 0x0001"><detail>en_pin_ot0_high</detail></bitfield>
			<bitfield  name="EN_PIN_OT3_LOW" mask="0x0010" display_name="4: en_pin_ot3_low" range="0x0000 0x0001"><detail>en_pin_ot3_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT3_HIGH" mask="0x0020" display_name="5: en_pin_ot3_high" range="0x0000 0x0001"><detail>en_pin_ot3_high</detail></bitfield>
			<bitfield  name="EN_PIN_OT4_LOW" mask="0x0040" display_name="6: en_pin_ot4_low" range="0x0000 0x0001"><detail>en_pin_ot4_low</detail></bitfield>
			<bitfield  name="EN_PIN_OT4_HIGH" mask="0x0080" display_name="7: en_pin_ot4_high" range="0x0000 0x0001"><detail>en_pin_ot4_high</detail></bitfield></reg>
		<reg  name="ATR_CHECK_OT_BASE" addr="0x5900" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_ot_base" range="0x0000 0x3FFF"><detail>atr_check_ot_base</detail></reg>
		<reg  name="ATR_CHECK_OT_LO_OFFSET" addr="0x5902" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_ot_lo_offset" range="0x0000 0x3FFF"><detail>atr_check_ot_lo_offset</detail></reg>
		<reg  name="ATR_CHECK_OT_HI_OFFSET" addr="0x5904" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_ot_hi_offset" range="0x0000 0x3FFF"><detail>atr_check_ot_hi_offset</detail></reg>
		<reg  name="ATR_CHECK_GT_EXPECT1" addr="0x5906" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_gt_expect1" range="0x0000 0x3FFF"><detail>atr_check_gt_expect1</detail></reg>
		<reg  name="ATR_CHECK_GT_EXPECT2" addr="0x5908" space="MFR" span="2" mask="0x3FFF" display_name="atr_check_gt_expect2" range="0x0000 0x3FFF"><detail>atr_check_gt_expect2</detail></reg>
		<reg  name="RRC_CHECK_LO_THRESH2" addr="0x590A" space="MFR" span="2" mask="0x3FFF" display_name="rrc_check_lo_thresh2" range="0x0000 0x3FFF"><detail>rrc_check_lo_thresh2</detail></reg>
		<reg  name="ATR_PEDESTAL_SELECT0" addr="0x590C" space="MFR" span="2" mask="0xFFFF" display_name="atr_pedestal_select0" range="0x0000 0xFFFF"></reg>
		<reg  name="ATR_PEDESTAL_SELECT1" addr="0x590E" space="MFR" span="2" mask="0xFFFF" display_name="atr_pedestal_select1" range="0x0000 0xFFFF"></reg>
		<reg  name="ATR_PEDESTAL0" addr="0x5910" space="MFR" span="2" mask="0x3FFF" display_name="atr_pedestal0" range="0x0000 0x3FFF"><detail>ATR pedestal value (14-bit, 2s complement) used if select=0.</detail></reg>
		<reg  name="ATR_PEDESTAL1" addr="0x5912" space="MFR" span="2" mask="0x3FFF" display_name="atr_pedestal1" range="0x0000 0x3FFF" default="0x3800"></reg>
		<reg  name="ATR_PEDESTAL2" addr="0x5914" space="MFR" span="2" mask="0x3FFF" display_name="atr_pedestal2" range="0x0000 0x3FFF" default="0x0800"></reg>
		<reg  name="ATR_PEDESTAL3" addr="0x5916" space="MFR" span="2" mask="0x3FFF" display_name="atr_pedestal3" range="0x0000 0x3FFF" default="0x0FFF"></reg>
		<reg  name="ATC_PEDESTAL" addr="0x5918" space="MFR" span="2" mask="0xFFFF" display_name="atc_pedestal" range="0x0000 0xFFFF" default="0x0078"></reg>
		<reg  name="CSS_COMMAND" addr="0xF000" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_command" range="0x0000 0xFFFF" default="0x8000"><detail>command</detail>
			<bitfield  name="RESULT" confidential="Y" mask="0x7FFF" display_name="0-14: result" range="0x0000 0x7FFF"><detail>command_result</detail></bitfield>
			<bitfield  name="DOORBELL" confidential="Y" mask="0x8000" display_name="15: doorbell" range="0x0000 0x0001"><detail>doorbell</detail></bitfield></reg>
		<reg  name="CSS_CHECKPOINT" addr="0xF002" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_checkpoint" range="0x0000 0xFFFF" rw="RO"><detail>checkpoint</detail>
			<bitfield  name="CHECKPOINT" confidential="Y" mask="0x7FFF" display_name="0-14: checkpoint" range="0x0000 0x7FFF" rw="RO"><detail>fw_checkpoint</detail></bitfield>
			<bitfield  name="FATAL_ERROR" confidential="Y" mask="0x8000" display_name="15: fatal_error" range="0x0000 0x0001" rw="RO"><detail>fw_fatal_error</detail></bitfield></reg>
		<reg  name="CSS_PAUSEPOINT" addr="0xF004" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_pausepoint" range="0x0000 0xFFFF"><detail>pausepoint</detail>
			<bitfield  name="PAUSEPOINT" confidential="Y" mask="0x7FFF" display_name="0-14: pausepoint" range="0x0000 0x7FFF"><detail>fw_pausepoint</detail></bitfield>
			<bitfield  name="PAUSED" confidential="Y" mask="0x8000" display_name="15: paused" range="0x0000 0x0001" rw="RO"><detail>fw_paused</detail></bitfield></reg>
		<reg  name="CSS_BOOTOPTIONS" addr="0xF006" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_bootoptions" range="0x0000 0xFFFF"><detail>bootoptions</detail></reg>
		<reg  name="CSS_ERROR" addr="0xF008" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_error" range="0x0000 0xFFFF" rw="RO"><detail>error</detail>
			<bitfield  name="FAULTCONTEXT" confidential="Y" mask="0x03FF" display_name="0-9: faultcontext" range="0x0000 0x03FF" rw="RO"><detail>context</detail></bitfield>
			<bitfield  name="FAULTCODE" confidential="Y" mask="0xFC00" display_name="10-15: faultcode" range="0x0000 0x003F" rw="RO"><detail>error_code</detail></bitfield></reg>
		<reg  name="CSS_INFO" addr="0xF00A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_info" range="0x0000 0xFFFF" rw="RO"><detail>info_data</detail></reg>
		<reg  name="CSS_PAGE" addr="0xF00C" space="MFR" span="2" confidential="Y" mask="0x0003" display_name="css_page" range="0x0000 0x0003"><detail>parameter_page</detail></reg>
		<reg  name="CSS_JTAG_DEBUG" addr="0xF00E" space="MFR" span="2" confidential="Y" mask="0x0001" display_name="css_jtag_debug" range="0x0000 0x0001"><detail>debug_jtag_en</detail></reg>
		<reg  name="CSS_PARAMS_0" addr="0xF100" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_0" range="0x0000 0xFFFF"><detail>css_parameter_word_0</detail></reg>
		<reg  name="CSS_PARAMS_1" addr="0xF102" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_1" range="0x0000 0xFFFF"><detail>css_parameter_word_1</detail></reg>
		<reg  name="CSS_PARAMS_2" addr="0xF104" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_2" range="0x0000 0xFFFF"><detail>css_parameter_word_2</detail></reg>
		<reg  name="CSS_PARAMS_3" addr="0xF106" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_3" range="0x0000 0xFFFF"><detail>css_parameter_word_3</detail></reg>
		<reg  name="CSS_PARAMS_4" addr="0xF108" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_4" range="0x0000 0xFFFF"><detail>css_parameter_word_4</detail></reg>
		<reg  name="CSS_PARAMS_5" addr="0xF10A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_5" range="0x0000 0xFFFF"><detail>css_parameter_word_5</detail></reg>
		<reg  name="CSS_PARAMS_6" addr="0xF10C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_6" range="0x0000 0xFFFF"><detail>css_parameter_word_6</detail></reg>
		<reg  name="CSS_PARAMS_7" addr="0xF10E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_7" range="0x0000 0xFFFF"><detail>css_parameter_word_7</detail></reg>
		<reg  name="CSS_PARAMS_8" addr="0xF110" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_8" range="0x0000 0xFFFF"><detail>css_parameter_word_8</detail></reg>
		<reg  name="CSS_PARAMS_9" addr="0xF112" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_9" range="0x0000 0xFFFF"><detail>css_parameter_word_9</detail></reg>
		<reg  name="CSS_PARAMS_10" addr="0xF114" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_10" range="0x0000 0xFFFF"><detail>css_parameter_word_10</detail></reg>
		<reg  name="CSS_PARAMS_11" addr="0xF116" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_11" range="0x0000 0xFFFF"><detail>css_parameter_word_11</detail></reg>
		<reg  name="CSS_PARAMS_12" addr="0xF118" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_12" range="0x0000 0xFFFF"><detail>css_parameter_word_12</detail></reg>
		<reg  name="CSS_PARAMS_13" addr="0xF11A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_13" range="0x0000 0xFFFF"><detail>css_parameter_word_13</detail></reg>
		<reg  name="CSS_PARAMS_14" addr="0xF11C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_14" range="0x0000 0xFFFF"><detail>css_parameter_word_14</detail></reg>
		<reg  name="CSS_PARAMS_15" addr="0xF11E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_15" range="0x0000 0xFFFF"><detail>css_parameter_word_15</detail></reg>
		<reg  name="CSS_PARAMS_16" addr="0xF120" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_16" range="0x0000 0xFFFF"><detail>css_parameter_word_16</detail></reg>
		<reg  name="CSS_PARAMS_17" addr="0xF122" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_17" range="0x0000 0xFFFF"><detail>css_parameter_word_17</detail></reg>
		<reg  name="CSS_PARAMS_18" addr="0xF124" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_18" range="0x0000 0xFFFF"><detail>css_parameter_word_18</detail></reg>
		<reg  name="CSS_PARAMS_19" addr="0xF126" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_19" range="0x0000 0xFFFF"><detail>css_parameter_word_19</detail></reg>
		<reg  name="CSS_PARAMS_20" addr="0xF128" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_20" range="0x0000 0xFFFF"><detail>css_parameter_word_20</detail></reg>
		<reg  name="CSS_PARAMS_21" addr="0xF12A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_21" range="0x0000 0xFFFF"><detail>css_parameter_word_21</detail></reg>
		<reg  name="CSS_PARAMS_22" addr="0xF12C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_22" range="0x0000 0xFFFF"><detail>css_parameter_word_22</detail></reg>
		<reg  name="CSS_PARAMS_23" addr="0xF12E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_23" range="0x0000 0xFFFF"><detail>css_parameter_word_23</detail></reg>
		<reg  name="CSS_PARAMS_24" addr="0xF130" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_24" range="0x0000 0xFFFF"><detail>css_parameter_word_24</detail></reg>
		<reg  name="CSS_PARAMS_25" addr="0xF132" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_25" range="0x0000 0xFFFF"><detail>css_parameter_word_25</detail></reg>
		<reg  name="CSS_PARAMS_26" addr="0xF134" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_26" range="0x0000 0xFFFF"><detail>css_parameter_word_26</detail></reg>
		<reg  name="CSS_PARAMS_27" addr="0xF136" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_27" range="0x0000 0xFFFF"><detail>css_parameter_word_27</detail></reg>
		<reg  name="CSS_PARAMS_28" addr="0xF138" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_28" range="0x0000 0xFFFF"><detail>css_parameter_word_28</detail></reg>
		<reg  name="CSS_PARAMS_29" addr="0xF13A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_29" range="0x0000 0xFFFF"><detail>css_parameter_word_29</detail></reg>
		<reg  name="CSS_PARAMS_30" addr="0xF13C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_30" range="0x0000 0xFFFF"><detail>css_parameter_word_30</detail></reg>
		<reg  name="CSS_PARAMS_31" addr="0xF13E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_31" range="0x0000 0xFFFF"><detail>css_parameter_word_31</detail></reg>
		<reg  name="CSS_PARAMS_32" addr="0xF140" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_32" range="0x0000 0xFFFF"><detail>css_parameter_word_32</detail></reg>
		<reg  name="CSS_PARAMS_33" addr="0xF142" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_33" range="0x0000 0xFFFF"><detail>css_parameter_word_33</detail></reg>
		<reg  name="CSS_PARAMS_34" addr="0xF144" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_34" range="0x0000 0xFFFF"><detail>css_parameter_word_34</detail></reg>
		<reg  name="CSS_PARAMS_35" addr="0xF146" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_35" range="0x0000 0xFFFF"><detail>css_parameter_word_35</detail></reg>
		<reg  name="CSS_PARAMS_36" addr="0xF148" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_36" range="0x0000 0xFFFF"><detail>css_parameter_word_36</detail></reg>
		<reg  name="CSS_PARAMS_37" addr="0xF14A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_37" range="0x0000 0xFFFF"><detail>css_parameter_word_37</detail></reg>
		<reg  name="CSS_PARAMS_38" addr="0xF14C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_38" range="0x0000 0xFFFF"><detail>css_parameter_word_38</detail></reg>
		<reg  name="CSS_PARAMS_39" addr="0xF14E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_39" range="0x0000 0xFFFF"><detail>css_parameter_word_39</detail></reg>
		<reg  name="CSS_PARAMS_40" addr="0xF150" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_40" range="0x0000 0xFFFF"><detail>css_parameter_word_40</detail></reg>
		<reg  name="CSS_PARAMS_41" addr="0xF152" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_41" range="0x0000 0xFFFF"><detail>css_parameter_word_41</detail></reg>
		<reg  name="CSS_PARAMS_42" addr="0xF154" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_42" range="0x0000 0xFFFF"><detail>css_parameter_word_42</detail></reg>
		<reg  name="CSS_PARAMS_43" addr="0xF156" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_43" range="0x0000 0xFFFF"><detail>css_parameter_word_43</detail></reg>
		<reg  name="CSS_PARAMS_44" addr="0xF158" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_44" range="0x0000 0xFFFF"><detail>css_parameter_word_44</detail></reg>
		<reg  name="CSS_PARAMS_45" addr="0xF15A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_45" range="0x0000 0xFFFF"><detail>css_parameter_word_45</detail></reg>
		<reg  name="CSS_PARAMS_46" addr="0xF15C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_46" range="0x0000 0xFFFF"><detail>css_parameter_word_46</detail></reg>
		<reg  name="CSS_PARAMS_47" addr="0xF15E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_47" range="0x0000 0xFFFF"><detail>css_parameter_word_47</detail></reg>
		<reg  name="CSS_PARAMS_48" addr="0xF160" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_48" range="0x0000 0xFFFF"><detail>css_parameter_word_48</detail></reg>
		<reg  name="CSS_PARAMS_49" addr="0xF162" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_49" range="0x0000 0xFFFF"><detail>css_parameter_word_49</detail></reg>
		<reg  name="CSS_PARAMS_50" addr="0xF164" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_50" range="0x0000 0xFFFF"><detail>css_parameter_word_50</detail></reg>
		<reg  name="CSS_PARAMS_51" addr="0xF166" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_51" range="0x0000 0xFFFF"><detail>css_parameter_word_51</detail></reg>
		<reg  name="CSS_PARAMS_52" addr="0xF168" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_52" range="0x0000 0xFFFF"><detail>css_parameter_word_52</detail></reg>
		<reg  name="CSS_PARAMS_53" addr="0xF16A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_53" range="0x0000 0xFFFF"><detail>css_parameter_word_53</detail></reg>
		<reg  name="CSS_PARAMS_54" addr="0xF16C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_54" range="0x0000 0xFFFF"><detail>css_parameter_word_54</detail></reg>
		<reg  name="CSS_PARAMS_55" addr="0xF16E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_55" range="0x0000 0xFFFF"><detail>css_parameter_word_55</detail></reg>
		<reg  name="CSS_PARAMS_56" addr="0xF170" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_56" range="0x0000 0xFFFF"><detail>css_parameter_word_56</detail></reg>
		<reg  name="CSS_PARAMS_57" addr="0xF172" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_57" range="0x0000 0xFFFF"><detail>css_parameter_word_57</detail></reg>
		<reg  name="CSS_PARAMS_58" addr="0xF174" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_58" range="0x0000 0xFFFF"><detail>css_parameter_word_58</detail></reg>
		<reg  name="CSS_PARAMS_59" addr="0xF176" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_59" range="0x0000 0xFFFF"><detail>css_parameter_word_59</detail></reg>
		<reg  name="CSS_PARAMS_60" addr="0xF178" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_60" range="0x0000 0xFFFF"><detail>css_parameter_word_60</detail></reg>
		<reg  name="CSS_PARAMS_61" addr="0xF17A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_61" range="0x0000 0xFFFF"><detail>css_parameter_word_61</detail></reg>
		<reg  name="CSS_PARAMS_62" addr="0xF17C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_62" range="0x0000 0xFFFF"><detail>css_parameter_word_62</detail></reg>
		<reg  name="CSS_PARAMS_63" addr="0xF17E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_63" range="0x0000 0xFFFF"><detail>css_parameter_word_63</detail></reg>
		<reg  name="CSS_PARAMS_64" addr="0xF180" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_64" range="0x0000 0xFFFF"><detail>css_parameter_word_64</detail></reg>
		<reg  name="CSS_PARAMS_65" addr="0xF182" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_65" range="0x0000 0xFFFF"><detail>css_parameter_word_65</detail></reg>
		<reg  name="CSS_PARAMS_66" addr="0xF184" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_66" range="0x0000 0xFFFF"><detail>css_parameter_word_66</detail></reg>
		<reg  name="CSS_PARAMS_67" addr="0xF186" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_67" range="0x0000 0xFFFF"><detail>css_parameter_word_67</detail></reg>
		<reg  name="CSS_PARAMS_68" addr="0xF188" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_68" range="0x0000 0xFFFF"><detail>css_parameter_word_68</detail></reg>
		<reg  name="CSS_PARAMS_69" addr="0xF18A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_69" range="0x0000 0xFFFF"><detail>css_parameter_word_69</detail></reg>
		<reg  name="CSS_PARAMS_70" addr="0xF18C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_70" range="0x0000 0xFFFF"><detail>css_parameter_word_70</detail></reg>
		<reg  name="CSS_PARAMS_71" addr="0xF18E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_71" range="0x0000 0xFFFF"><detail>css_parameter_word_71</detail></reg>
		<reg  name="CSS_PARAMS_72" addr="0xF190" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_72" range="0x0000 0xFFFF"><detail>css_parameter_word_72</detail></reg>
		<reg  name="CSS_PARAMS_73" addr="0xF192" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_73" range="0x0000 0xFFFF"><detail>css_parameter_word_73</detail></reg>
		<reg  name="CSS_PARAMS_74" addr="0xF194" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_74" range="0x0000 0xFFFF"><detail>css_parameter_word_74</detail></reg>
		<reg  name="CSS_PARAMS_75" addr="0xF196" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_75" range="0x0000 0xFFFF"><detail>css_parameter_word_75</detail></reg>
		<reg  name="CSS_PARAMS_76" addr="0xF198" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_76" range="0x0000 0xFFFF"><detail>css_parameter_word_76</detail></reg>
		<reg  name="CSS_PARAMS_77" addr="0xF19A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_77" range="0x0000 0xFFFF"><detail>css_parameter_word_77</detail></reg>
		<reg  name="CSS_PARAMS_78" addr="0xF19C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_78" range="0x0000 0xFFFF"><detail>css_parameter_word_78</detail></reg>
		<reg  name="CSS_PARAMS_79" addr="0xF19E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_79" range="0x0000 0xFFFF"><detail>css_parameter_word_79</detail></reg>
		<reg  name="CSS_PARAMS_80" addr="0xF1A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_80" range="0x0000 0xFFFF"><detail>css_parameter_word_80</detail></reg>
		<reg  name="CSS_PARAMS_81" addr="0xF1A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_81" range="0x0000 0xFFFF"><detail>css_parameter_word_81</detail></reg>
		<reg  name="CSS_PARAMS_82" addr="0xF1A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_82" range="0x0000 0xFFFF"><detail>css_parameter_word_82</detail></reg>
		<reg  name="CSS_PARAMS_83" addr="0xF1A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_83" range="0x0000 0xFFFF"><detail>css_parameter_word_83</detail></reg>
		<reg  name="CSS_PARAMS_84" addr="0xF1A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_84" range="0x0000 0xFFFF"><detail>css_parameter_word_84</detail></reg>
		<reg  name="CSS_PARAMS_85" addr="0xF1AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_85" range="0x0000 0xFFFF"><detail>css_parameter_word_85</detail></reg>
		<reg  name="CSS_PARAMS_86" addr="0xF1AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_86" range="0x0000 0xFFFF"><detail>css_parameter_word_86</detail></reg>
		<reg  name="CSS_PARAMS_87" addr="0xF1AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_87" range="0x0000 0xFFFF"><detail>css_parameter_word_87</detail></reg>
		<reg  name="CSS_PARAMS_88" addr="0xF1B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_88" range="0x0000 0xFFFF"><detail>css_parameter_word_88</detail></reg>
		<reg  name="CSS_PARAMS_89" addr="0xF1B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_89" range="0x0000 0xFFFF"><detail>css_parameter_word_89</detail></reg>
		<reg  name="CSS_PARAMS_90" addr="0xF1B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_90" range="0x0000 0xFFFF"><detail>css_parameter_word_90</detail></reg>
		<reg  name="CSS_PARAMS_91" addr="0xF1B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_91" range="0x0000 0xFFFF"><detail>css_parameter_word_91</detail></reg>
		<reg  name="CSS_PARAMS_92" addr="0xF1B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_92" range="0x0000 0xFFFF"><detail>css_parameter_word_92</detail></reg>
		<reg  name="CSS_PARAMS_93" addr="0xF1BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_93" range="0x0000 0xFFFF"><detail>css_parameter_word_93</detail></reg>
		<reg  name="CSS_PARAMS_94" addr="0xF1BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_94" range="0x0000 0xFFFF"><detail>css_parameter_word_94</detail></reg>
		<reg  name="CSS_PARAMS_95" addr="0xF1BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_95" range="0x0000 0xFFFF"><detail>css_parameter_word_95</detail></reg>
		<reg  name="CSS_PARAMS_96" addr="0xF1C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_96" range="0x0000 0xFFFF"><detail>css_parameter_word_96</detail></reg>
		<reg  name="CSS_PARAMS_97" addr="0xF1C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_97" range="0x0000 0xFFFF"><detail>css_parameter_word_97</detail></reg>
		<reg  name="CSS_PARAMS_98" addr="0xF1C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_98" range="0x0000 0xFFFF"><detail>css_parameter_word_98</detail></reg>
		<reg  name="CSS_PARAMS_99" addr="0xF1C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_99" range="0x0000 0xFFFF"><detail>css_parameter_word_99</detail></reg>
		<reg  name="CSS_PARAMS_100" addr="0xF1C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_100" range="0x0000 0xFFFF"><detail>css_parameter_word_100</detail></reg>
		<reg  name="CSS_PARAMS_101" addr="0xF1CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_101" range="0x0000 0xFFFF"><detail>css_parameter_word_101</detail></reg>
		<reg  name="CSS_PARAMS_102" addr="0xF1CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_102" range="0x0000 0xFFFF"><detail>css_parameter_word_102</detail></reg>
		<reg  name="CSS_PARAMS_103" addr="0xF1CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_103" range="0x0000 0xFFFF"><detail>css_parameter_word_103</detail></reg>
		<reg  name="CSS_PARAMS_104" addr="0xF1D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_104" range="0x0000 0xFFFF"><detail>css_parameter_word_104</detail></reg>
		<reg  name="CSS_PARAMS_105" addr="0xF1D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_105" range="0x0000 0xFFFF"><detail>css_parameter_word_105</detail></reg>
		<reg  name="CSS_PARAMS_106" addr="0xF1D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_106" range="0x0000 0xFFFF"><detail>css_parameter_word_106</detail></reg>
		<reg  name="CSS_PARAMS_107" addr="0xF1D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_107" range="0x0000 0xFFFF"><detail>css_parameter_word_107</detail></reg>
		<reg  name="CSS_PARAMS_108" addr="0xF1D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_108" range="0x0000 0xFFFF"><detail>css_parameter_word_108</detail></reg>
		<reg  name="CSS_PARAMS_109" addr="0xF1DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_109" range="0x0000 0xFFFF"><detail>css_parameter_word_109</detail></reg>
		<reg  name="CSS_PARAMS_110" addr="0xF1DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_110" range="0x0000 0xFFFF"><detail>css_parameter_word_110</detail></reg>
		<reg  name="CSS_PARAMS_111" addr="0xF1DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_111" range="0x0000 0xFFFF"><detail>css_parameter_word_111</detail></reg>
		<reg  name="CSS_PARAMS_112" addr="0xF1E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_112" range="0x0000 0xFFFF"><detail>css_parameter_word_112</detail></reg>
		<reg  name="CSS_PARAMS_113" addr="0xF1E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_113" range="0x0000 0xFFFF"><detail>css_parameter_word_113</detail></reg>
		<reg  name="CSS_PARAMS_114" addr="0xF1E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_114" range="0x0000 0xFFFF"><detail>css_parameter_word_114</detail></reg>
		<reg  name="CSS_PARAMS_115" addr="0xF1E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_115" range="0x0000 0xFFFF"><detail>css_parameter_word_115</detail></reg>
		<reg  name="CSS_PARAMS_116" addr="0xF1E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_116" range="0x0000 0xFFFF"><detail>css_parameter_word_116</detail></reg>
		<reg  name="CSS_PARAMS_117" addr="0xF1EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_117" range="0x0000 0xFFFF"><detail>css_parameter_word_117</detail></reg>
		<reg  name="CSS_PARAMS_118" addr="0xF1EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_118" range="0x0000 0xFFFF"><detail>css_parameter_word_118</detail></reg>
		<reg  name="CSS_PARAMS_119" addr="0xF1EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_119" range="0x0000 0xFFFF"><detail>css_parameter_word_119</detail></reg>
		<reg  name="CSS_PARAMS_120" addr="0xF1F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_120" range="0x0000 0xFFFF"><detail>css_parameter_word_120</detail></reg>
		<reg  name="CSS_PARAMS_121" addr="0xF1F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_121" range="0x0000 0xFFFF"><detail>css_parameter_word_121</detail></reg>
		<reg  name="CSS_PARAMS_122" addr="0xF1F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_122" range="0x0000 0xFFFF"><detail>css_parameter_word_122</detail></reg>
		<reg  name="CSS_PARAMS_123" addr="0xF1F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_123" range="0x0000 0xFFFF"><detail>css_parameter_word_123</detail></reg>
		<reg  name="CSS_PARAMS_124" addr="0xF1F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_124" range="0x0000 0xFFFF"><detail>css_parameter_word_124</detail></reg>
		<reg  name="CSS_PARAMS_125" addr="0xF1FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_125" range="0x0000 0xFFFF"><detail>css_parameter_word_125</detail></reg>
		<reg  name="CSS_PARAMS_126" addr="0xF1FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_126" range="0x0000 0xFFFF"><detail>css_parameter_word_126</detail></reg>
		<reg  name="CSS_PARAMS_127" addr="0xF1FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_127" range="0x0000 0xFFFF"><detail>css_parameter_word_127</detail></reg>
		<reg  name="CSS_PARAMS_128" addr="0xF200" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_128" range="0x0000 0xFFFF"><detail>css_parameter_word_128</detail></reg>
		<reg  name="CSS_PARAMS_129" addr="0xF202" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_129" range="0x0000 0xFFFF"><detail>css_parameter_word_129</detail></reg>
		<reg  name="CSS_PARAMS_130" addr="0xF204" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_130" range="0x0000 0xFFFF"><detail>css_parameter_word_130</detail></reg>
		<reg  name="CSS_PARAMS_131" addr="0xF206" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_131" range="0x0000 0xFFFF"><detail>css_parameter_word_131</detail></reg>
		<reg  name="CSS_PARAMS_132" addr="0xF208" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_132" range="0x0000 0xFFFF"><detail>css_parameter_word_132</detail></reg>
		<reg  name="CSS_PARAMS_133" addr="0xF20A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_133" range="0x0000 0xFFFF"><detail>css_parameter_word_133</detail></reg>
		<reg  name="CSS_PARAMS_134" addr="0xF20C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_134" range="0x0000 0xFFFF"><detail>css_parameter_word_134</detail></reg>
		<reg  name="CSS_PARAMS_135" addr="0xF20E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_135" range="0x0000 0xFFFF"><detail>css_parameter_word_135</detail></reg>
		<reg  name="CSS_PARAMS_136" addr="0xF210" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_136" range="0x0000 0xFFFF"><detail>css_parameter_word_136</detail></reg>
		<reg  name="CSS_PARAMS_137" addr="0xF212" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_137" range="0x0000 0xFFFF"><detail>css_parameter_word_137</detail></reg>
		<reg  name="CSS_PARAMS_138" addr="0xF214" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_138" range="0x0000 0xFFFF"><detail>css_parameter_word_138</detail></reg>
		<reg  name="CSS_PARAMS_139" addr="0xF216" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_139" range="0x0000 0xFFFF"><detail>css_parameter_word_139</detail></reg>
		<reg  name="CSS_PARAMS_140" addr="0xF218" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_140" range="0x0000 0xFFFF"><detail>css_parameter_word_140</detail></reg>
		<reg  name="CSS_PARAMS_141" addr="0xF21A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_141" range="0x0000 0xFFFF"><detail>css_parameter_word_141</detail></reg>
		<reg  name="CSS_PARAMS_142" addr="0xF21C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_142" range="0x0000 0xFFFF"><detail>css_parameter_word_142</detail></reg>
		<reg  name="CSS_PARAMS_143" addr="0xF21E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_143" range="0x0000 0xFFFF"><detail>css_parameter_word_143</detail></reg>
		<reg  name="CSS_PARAMS_144" addr="0xF220" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_144" range="0x0000 0xFFFF"><detail>css_parameter_word_144</detail></reg>
		<reg  name="CSS_PARAMS_145" addr="0xF222" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_145" range="0x0000 0xFFFF"><detail>css_parameter_word_145</detail></reg>
		<reg  name="CSS_PARAMS_146" addr="0xF224" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_146" range="0x0000 0xFFFF"><detail>css_parameter_word_146</detail></reg>
		<reg  name="CSS_PARAMS_147" addr="0xF226" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_147" range="0x0000 0xFFFF"><detail>css_parameter_word_147</detail></reg>
		<reg  name="CSS_PARAMS_148" addr="0xF228" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_148" range="0x0000 0xFFFF"><detail>css_parameter_word_148</detail></reg>
		<reg  name="CSS_PARAMS_149" addr="0xF22A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_149" range="0x0000 0xFFFF"><detail>css_parameter_word_149</detail></reg>
		<reg  name="CSS_PARAMS_150" addr="0xF22C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_150" range="0x0000 0xFFFF"><detail>css_parameter_word_150</detail></reg>
		<reg  name="CSS_PARAMS_151" addr="0xF22E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_151" range="0x0000 0xFFFF"><detail>css_parameter_word_151</detail></reg>
		<reg  name="CSS_PARAMS_152" addr="0xF230" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_152" range="0x0000 0xFFFF"><detail>css_parameter_word_152</detail></reg>
		<reg  name="CSS_PARAMS_153" addr="0xF232" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_153" range="0x0000 0xFFFF"><detail>css_parameter_word_153</detail></reg>
		<reg  name="CSS_PARAMS_154" addr="0xF234" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_154" range="0x0000 0xFFFF"><detail>css_parameter_word_154</detail></reg>
		<reg  name="CSS_PARAMS_155" addr="0xF236" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_155" range="0x0000 0xFFFF"><detail>css_parameter_word_155</detail></reg>
		<reg  name="CSS_PARAMS_156" addr="0xF238" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_156" range="0x0000 0xFFFF"><detail>css_parameter_word_156</detail></reg>
		<reg  name="CSS_PARAMS_157" addr="0xF23A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_157" range="0x0000 0xFFFF"><detail>css_parameter_word_157</detail></reg>
		<reg  name="CSS_PARAMS_158" addr="0xF23C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_158" range="0x0000 0xFFFF"><detail>css_parameter_word_158</detail></reg>
		<reg  name="CSS_PARAMS_159" addr="0xF23E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_159" range="0x0000 0xFFFF"><detail>css_parameter_word_159</detail></reg>
		<reg  name="CSS_PARAMS_160" addr="0xF240" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_160" range="0x0000 0xFFFF"><detail>css_parameter_word_160</detail></reg>
		<reg  name="CSS_PARAMS_161" addr="0xF242" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_161" range="0x0000 0xFFFF"><detail>css_parameter_word_161</detail></reg>
		<reg  name="CSS_PARAMS_162" addr="0xF244" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_162" range="0x0000 0xFFFF"><detail>css_parameter_word_162</detail></reg>
		<reg  name="CSS_PARAMS_163" addr="0xF246" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_163" range="0x0000 0xFFFF"><detail>css_parameter_word_163</detail></reg>
		<reg  name="CSS_PARAMS_164" addr="0xF248" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_164" range="0x0000 0xFFFF"><detail>css_parameter_word_164</detail></reg>
		<reg  name="CSS_PARAMS_165" addr="0xF24A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_165" range="0x0000 0xFFFF"><detail>css_parameter_word_165</detail></reg>
		<reg  name="CSS_PARAMS_166" addr="0xF24C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_166" range="0x0000 0xFFFF"><detail>css_parameter_word_166</detail></reg>
		<reg  name="CSS_PARAMS_167" addr="0xF24E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_167" range="0x0000 0xFFFF"><detail>css_parameter_word_167</detail></reg>
		<reg  name="CSS_PARAMS_168" addr="0xF250" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_168" range="0x0000 0xFFFF"><detail>css_parameter_word_168</detail></reg>
		<reg  name="CSS_PARAMS_169" addr="0xF252" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_169" range="0x0000 0xFFFF"><detail>css_parameter_word_169</detail></reg>
		<reg  name="CSS_PARAMS_170" addr="0xF254" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_170" range="0x0000 0xFFFF"><detail>css_parameter_word_170</detail></reg>
		<reg  name="CSS_PARAMS_171" addr="0xF256" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_171" range="0x0000 0xFFFF"><detail>css_parameter_word_171</detail></reg>
		<reg  name="CSS_PARAMS_172" addr="0xF258" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_172" range="0x0000 0xFFFF"><detail>css_parameter_word_172</detail></reg>
		<reg  name="CSS_PARAMS_173" addr="0xF25A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_173" range="0x0000 0xFFFF"><detail>css_parameter_word_173</detail></reg>
		<reg  name="CSS_PARAMS_174" addr="0xF25C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_174" range="0x0000 0xFFFF"><detail>css_parameter_word_174</detail></reg>
		<reg  name="CSS_PARAMS_175" addr="0xF25E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_175" range="0x0000 0xFFFF"><detail>css_parameter_word_175</detail></reg>
		<reg  name="CSS_PARAMS_176" addr="0xF260" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_176" range="0x0000 0xFFFF"><detail>css_parameter_word_176</detail></reg>
		<reg  name="CSS_PARAMS_177" addr="0xF262" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_177" range="0x0000 0xFFFF"><detail>css_parameter_word_177</detail></reg>
		<reg  name="CSS_PARAMS_178" addr="0xF264" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_178" range="0x0000 0xFFFF"><detail>css_parameter_word_178</detail></reg>
		<reg  name="CSS_PARAMS_179" addr="0xF266" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_179" range="0x0000 0xFFFF"><detail>css_parameter_word_179</detail></reg>
		<reg  name="CSS_PARAMS_180" addr="0xF268" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_180" range="0x0000 0xFFFF"><detail>css_parameter_word_180</detail></reg>
		<reg  name="CSS_PARAMS_181" addr="0xF26A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_181" range="0x0000 0xFFFF"><detail>css_parameter_word_181</detail></reg>
		<reg  name="CSS_PARAMS_182" addr="0xF26C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_182" range="0x0000 0xFFFF"><detail>css_parameter_word_182</detail></reg>
		<reg  name="CSS_PARAMS_183" addr="0xF26E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_183" range="0x0000 0xFFFF"><detail>css_parameter_word_183</detail></reg>
		<reg  name="CSS_PARAMS_184" addr="0xF270" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_184" range="0x0000 0xFFFF"><detail>css_parameter_word_184</detail></reg>
		<reg  name="CSS_PARAMS_185" addr="0xF272" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_185" range="0x0000 0xFFFF"><detail>css_parameter_word_185</detail></reg>
		<reg  name="CSS_PARAMS_186" addr="0xF274" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_186" range="0x0000 0xFFFF"><detail>css_parameter_word_186</detail></reg>
		<reg  name="CSS_PARAMS_187" addr="0xF276" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_187" range="0x0000 0xFFFF"><detail>css_parameter_word_187</detail></reg>
		<reg  name="CSS_PARAMS_188" addr="0xF278" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_188" range="0x0000 0xFFFF"><detail>css_parameter_word_188</detail></reg>
		<reg  name="CSS_PARAMS_189" addr="0xF27A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_189" range="0x0000 0xFFFF"><detail>css_parameter_word_189</detail></reg>
		<reg  name="CSS_PARAMS_190" addr="0xF27C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_190" range="0x0000 0xFFFF"><detail>css_parameter_word_190</detail></reg>
		<reg  name="CSS_PARAMS_191" addr="0xF27E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_191" range="0x0000 0xFFFF"><detail>css_parameter_word_191</detail></reg>
		<reg  name="CSS_PARAMS_192" addr="0xF280" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_192" range="0x0000 0xFFFF"><detail>css_parameter_word_192</detail></reg>
		<reg  name="CSS_PARAMS_193" addr="0xF282" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_193" range="0x0000 0xFFFF"><detail>css_parameter_word_193</detail></reg>
		<reg  name="CSS_PARAMS_194" addr="0xF284" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_194" range="0x0000 0xFFFF"><detail>css_parameter_word_194</detail></reg>
		<reg  name="CSS_PARAMS_195" addr="0xF286" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_195" range="0x0000 0xFFFF"><detail>css_parameter_word_195</detail></reg>
		<reg  name="CSS_PARAMS_196" addr="0xF288" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_196" range="0x0000 0xFFFF"><detail>css_parameter_word_196</detail></reg>
		<reg  name="CSS_PARAMS_197" addr="0xF28A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_197" range="0x0000 0xFFFF"><detail>css_parameter_word_197</detail></reg>
		<reg  name="CSS_PARAMS_198" addr="0xF28C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_198" range="0x0000 0xFFFF"><detail>css_parameter_word_198</detail></reg>
		<reg  name="CSS_PARAMS_199" addr="0xF28E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_199" range="0x0000 0xFFFF"><detail>css_parameter_word_199</detail></reg>
		<reg  name="CSS_PARAMS_200" addr="0xF290" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_200" range="0x0000 0xFFFF"><detail>css_parameter_word_200</detail></reg>
		<reg  name="CSS_PARAMS_201" addr="0xF292" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_201" range="0x0000 0xFFFF"><detail>css_parameter_word_201</detail></reg>
		<reg  name="CSS_PARAMS_202" addr="0xF294" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_202" range="0x0000 0xFFFF"><detail>css_parameter_word_202</detail></reg>
		<reg  name="CSS_PARAMS_203" addr="0xF296" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_203" range="0x0000 0xFFFF"><detail>css_parameter_word_203</detail></reg>
		<reg  name="CSS_PARAMS_204" addr="0xF298" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_204" range="0x0000 0xFFFF"><detail>css_parameter_word_204</detail></reg>
		<reg  name="CSS_PARAMS_205" addr="0xF29A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_205" range="0x0000 0xFFFF"><detail>css_parameter_word_205</detail></reg>
		<reg  name="CSS_PARAMS_206" addr="0xF29C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_206" range="0x0000 0xFFFF"><detail>css_parameter_word_206</detail></reg>
		<reg  name="CSS_PARAMS_207" addr="0xF29E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_207" range="0x0000 0xFFFF"><detail>css_parameter_word_207</detail></reg>
		<reg  name="CSS_PARAMS_208" addr="0xF2A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_208" range="0x0000 0xFFFF"><detail>css_parameter_word_208</detail></reg>
		<reg  name="CSS_PARAMS_209" addr="0xF2A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_209" range="0x0000 0xFFFF"><detail>css_parameter_word_209</detail></reg>
		<reg  name="CSS_PARAMS_210" addr="0xF2A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_210" range="0x0000 0xFFFF"><detail>css_parameter_word_210</detail></reg>
		<reg  name="CSS_PARAMS_211" addr="0xF2A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_211" range="0x0000 0xFFFF"><detail>css_parameter_word_211</detail></reg>
		<reg  name="CSS_PARAMS_212" addr="0xF2A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_212" range="0x0000 0xFFFF"><detail>css_parameter_word_212</detail></reg>
		<reg  name="CSS_PARAMS_213" addr="0xF2AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_213" range="0x0000 0xFFFF"><detail>css_parameter_word_213</detail></reg>
		<reg  name="CSS_PARAMS_214" addr="0xF2AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_214" range="0x0000 0xFFFF"><detail>css_parameter_word_214</detail></reg>
		<reg  name="CSS_PARAMS_215" addr="0xF2AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_215" range="0x0000 0xFFFF"><detail>css_parameter_word_215</detail></reg>
		<reg  name="CSS_PARAMS_216" addr="0xF2B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_216" range="0x0000 0xFFFF"><detail>css_parameter_word_216</detail></reg>
		<reg  name="CSS_PARAMS_217" addr="0xF2B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_217" range="0x0000 0xFFFF"><detail>css_parameter_word_217</detail></reg>
		<reg  name="CSS_PARAMS_218" addr="0xF2B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_218" range="0x0000 0xFFFF"><detail>css_parameter_word_218</detail></reg>
		<reg  name="CSS_PARAMS_219" addr="0xF2B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_219" range="0x0000 0xFFFF"><detail>css_parameter_word_219</detail></reg>
		<reg  name="CSS_PARAMS_220" addr="0xF2B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_220" range="0x0000 0xFFFF"><detail>css_parameter_word_220</detail></reg>
		<reg  name="CSS_PARAMS_221" addr="0xF2BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_221" range="0x0000 0xFFFF"><detail>css_parameter_word_221</detail></reg>
		<reg  name="CSS_PARAMS_222" addr="0xF2BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_222" range="0x0000 0xFFFF"><detail>css_parameter_word_222</detail></reg>
		<reg  name="CSS_PARAMS_223" addr="0xF2BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_223" range="0x0000 0xFFFF"><detail>css_parameter_word_223</detail></reg>
		<reg  name="CSS_PARAMS_224" addr="0xF2C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_224" range="0x0000 0xFFFF"><detail>css_parameter_word_224</detail></reg>
		<reg  name="CSS_PARAMS_225" addr="0xF2C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_225" range="0x0000 0xFFFF"><detail>css_parameter_word_225</detail></reg>
		<reg  name="CSS_PARAMS_226" addr="0xF2C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_226" range="0x0000 0xFFFF"><detail>css_parameter_word_226</detail></reg>
		<reg  name="CSS_PARAMS_227" addr="0xF2C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_227" range="0x0000 0xFFFF"><detail>css_parameter_word_227</detail></reg>
		<reg  name="CSS_PARAMS_228" addr="0xF2C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_228" range="0x0000 0xFFFF"><detail>css_parameter_word_228</detail></reg>
		<reg  name="CSS_PARAMS_229" addr="0xF2CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_229" range="0x0000 0xFFFF"><detail>css_parameter_word_229</detail></reg>
		<reg  name="CSS_PARAMS_230" addr="0xF2CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_230" range="0x0000 0xFFFF"><detail>css_parameter_word_230</detail></reg>
		<reg  name="CSS_PARAMS_231" addr="0xF2CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_231" range="0x0000 0xFFFF"><detail>css_parameter_word_231</detail></reg>
		<reg  name="CSS_PARAMS_232" addr="0xF2D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_232" range="0x0000 0xFFFF"><detail>css_parameter_word_232</detail></reg>
		<reg  name="CSS_PARAMS_233" addr="0xF2D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_233" range="0x0000 0xFFFF"><detail>css_parameter_word_233</detail></reg>
		<reg  name="CSS_PARAMS_234" addr="0xF2D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_234" range="0x0000 0xFFFF"><detail>css_parameter_word_234</detail></reg>
		<reg  name="CSS_PARAMS_235" addr="0xF2D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_235" range="0x0000 0xFFFF"><detail>css_parameter_word_235</detail></reg>
		<reg  name="CSS_PARAMS_236" addr="0xF2D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_236" range="0x0000 0xFFFF"><detail>css_parameter_word_236</detail></reg>
		<reg  name="CSS_PARAMS_237" addr="0xF2DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_237" range="0x0000 0xFFFF"><detail>css_parameter_word_237</detail></reg>
		<reg  name="CSS_PARAMS_238" addr="0xF2DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_238" range="0x0000 0xFFFF"><detail>css_parameter_word_238</detail></reg>
		<reg  name="CSS_PARAMS_239" addr="0xF2DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_239" range="0x0000 0xFFFF"><detail>css_parameter_word_239</detail></reg>
		<reg  name="CSS_PARAMS_240" addr="0xF2E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_240" range="0x0000 0xFFFF"><detail>css_parameter_word_240</detail></reg>
		<reg  name="CSS_PARAMS_241" addr="0xF2E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_241" range="0x0000 0xFFFF"><detail>css_parameter_word_241</detail></reg>
		<reg  name="CSS_PARAMS_242" addr="0xF2E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_242" range="0x0000 0xFFFF"><detail>css_parameter_word_242</detail></reg>
		<reg  name="CSS_PARAMS_243" addr="0xF2E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_243" range="0x0000 0xFFFF"><detail>css_parameter_word_243</detail></reg>
		<reg  name="CSS_PARAMS_244" addr="0xF2E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_244" range="0x0000 0xFFFF"><detail>css_parameter_word_244</detail></reg>
		<reg  name="CSS_PARAMS_245" addr="0xF2EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_245" range="0x0000 0xFFFF"><detail>css_parameter_word_245</detail></reg>
		<reg  name="CSS_PARAMS_246" addr="0xF2EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_246" range="0x0000 0xFFFF"><detail>css_parameter_word_246</detail></reg>
		<reg  name="CSS_PARAMS_247" addr="0xF2EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_247" range="0x0000 0xFFFF"><detail>css_parameter_word_247</detail></reg>
		<reg  name="CSS_PARAMS_248" addr="0xF2F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_248" range="0x0000 0xFFFF"><detail>css_parameter_word_248</detail></reg>
		<reg  name="CSS_PARAMS_249" addr="0xF2F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_249" range="0x0000 0xFFFF"><detail>css_parameter_word_249</detail></reg>
		<reg  name="CSS_PARAMS_250" addr="0xF2F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_250" range="0x0000 0xFFFF"><detail>css_parameter_word_250</detail></reg>
		<reg  name="CSS_PARAMS_251" addr="0xF2F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_251" range="0x0000 0xFFFF"><detail>css_parameter_word_251</detail></reg>
		<reg  name="CSS_PARAMS_252" addr="0xF2F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_252" range="0x0000 0xFFFF"><detail>css_parameter_word_252</detail></reg>
		<reg  name="CSS_PARAMS_253" addr="0xF2FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_253" range="0x0000 0xFFFF"><detail>css_parameter_word_253</detail></reg>
		<reg  name="CSS_PARAMS_254" addr="0xF2FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_254" range="0x0000 0xFFFF"><detail>css_parameter_word_254</detail></reg>
		<reg  name="CSS_PARAMS_255" addr="0xF2FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_255" range="0x0000 0xFFFF"><detail>css_parameter_word_255</detail></reg>
		<reg  name="CSS_PARAMS_256" addr="0xF300" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_256" range="0x0000 0xFFFF"><detail>css_parameter_word_256</detail></reg>
		<reg  name="CSS_PARAMS_257" addr="0xF302" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_257" range="0x0000 0xFFFF"><detail>css_parameter_word_257</detail></reg>
		<reg  name="CSS_PARAMS_258" addr="0xF304" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_258" range="0x0000 0xFFFF"><detail>css_parameter_word_258</detail></reg>
		<reg  name="CSS_PARAMS_259" addr="0xF306" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_259" range="0x0000 0xFFFF"><detail>css_parameter_word_259</detail></reg>
		<reg  name="CSS_PARAMS_260" addr="0xF308" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_260" range="0x0000 0xFFFF"><detail>css_parameter_word_260</detail></reg>
		<reg  name="CSS_PARAMS_261" addr="0xF30A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_261" range="0x0000 0xFFFF"><detail>css_parameter_word_261</detail></reg>
		<reg  name="CSS_PARAMS_262" addr="0xF30C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_262" range="0x0000 0xFFFF"><detail>css_parameter_word_262</detail></reg>
		<reg  name="CSS_PARAMS_263" addr="0xF30E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_263" range="0x0000 0xFFFF"><detail>css_parameter_word_263</detail></reg>
		<reg  name="CSS_PARAMS_264" addr="0xF310" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_264" range="0x0000 0xFFFF"><detail>css_parameter_word_264</detail></reg>
		<reg  name="CSS_PARAMS_265" addr="0xF312" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_265" range="0x0000 0xFFFF"><detail>css_parameter_word_265</detail></reg>
		<reg  name="CSS_PARAMS_266" addr="0xF314" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_266" range="0x0000 0xFFFF"><detail>css_parameter_word_266</detail></reg>
		<reg  name="CSS_PARAMS_267" addr="0xF316" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_267" range="0x0000 0xFFFF"><detail>css_parameter_word_267</detail></reg>
		<reg  name="CSS_PARAMS_268" addr="0xF318" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_268" range="0x0000 0xFFFF"><detail>css_parameter_word_268</detail></reg>
		<reg  name="CSS_PARAMS_269" addr="0xF31A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_269" range="0x0000 0xFFFF"><detail>css_parameter_word_269</detail></reg>
		<reg  name="CSS_PARAMS_270" addr="0xF31C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_270" range="0x0000 0xFFFF"><detail>css_parameter_word_270</detail></reg>
		<reg  name="CSS_PARAMS_271" addr="0xF31E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_271" range="0x0000 0xFFFF"><detail>css_parameter_word_271</detail></reg>
		<reg  name="CSS_PARAMS_272" addr="0xF320" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_272" range="0x0000 0xFFFF"><detail>css_parameter_word_272</detail></reg>
		<reg  name="CSS_PARAMS_273" addr="0xF322" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_273" range="0x0000 0xFFFF"><detail>css_parameter_word_273</detail></reg>
		<reg  name="CSS_PARAMS_274" addr="0xF324" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_274" range="0x0000 0xFFFF"><detail>css_parameter_word_274</detail></reg>
		<reg  name="CSS_PARAMS_275" addr="0xF326" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_275" range="0x0000 0xFFFF"><detail>css_parameter_word_275</detail></reg>
		<reg  name="CSS_PARAMS_276" addr="0xF328" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_276" range="0x0000 0xFFFF"><detail>css_parameter_word_276</detail></reg>
		<reg  name="CSS_PARAMS_277" addr="0xF32A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_277" range="0x0000 0xFFFF"><detail>css_parameter_word_277</detail></reg>
		<reg  name="CSS_PARAMS_278" addr="0xF32C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_278" range="0x0000 0xFFFF"><detail>css_parameter_word_278</detail></reg>
		<reg  name="CSS_PARAMS_279" addr="0xF32E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_279" range="0x0000 0xFFFF"><detail>css_parameter_word_279</detail></reg>
		<reg  name="CSS_PARAMS_280" addr="0xF330" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_280" range="0x0000 0xFFFF"><detail>css_parameter_word_280</detail></reg>
		<reg  name="CSS_PARAMS_281" addr="0xF332" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_281" range="0x0000 0xFFFF"><detail>css_parameter_word_281</detail></reg>
		<reg  name="CSS_PARAMS_282" addr="0xF334" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_282" range="0x0000 0xFFFF"><detail>css_parameter_word_282</detail></reg>
		<reg  name="CSS_PARAMS_283" addr="0xF336" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_283" range="0x0000 0xFFFF"><detail>css_parameter_word_283</detail></reg>
		<reg  name="CSS_PARAMS_284" addr="0xF338" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_284" range="0x0000 0xFFFF"><detail>css_parameter_word_284</detail></reg>
		<reg  name="CSS_PARAMS_285" addr="0xF33A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_285" range="0x0000 0xFFFF"><detail>css_parameter_word_285</detail></reg>
		<reg  name="CSS_PARAMS_286" addr="0xF33C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_286" range="0x0000 0xFFFF"><detail>css_parameter_word_286</detail></reg>
		<reg  name="CSS_PARAMS_287" addr="0xF33E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_287" range="0x0000 0xFFFF"><detail>css_parameter_word_287</detail></reg>
		<reg  name="CSS_PARAMS_288" addr="0xF340" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_288" range="0x0000 0xFFFF"><detail>css_parameter_word_288</detail></reg>
		<reg  name="CSS_PARAMS_289" addr="0xF342" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_289" range="0x0000 0xFFFF"><detail>css_parameter_word_289</detail></reg>
		<reg  name="CSS_PARAMS_290" addr="0xF344" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_290" range="0x0000 0xFFFF"><detail>css_parameter_word_290</detail></reg>
		<reg  name="CSS_PARAMS_291" addr="0xF346" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_291" range="0x0000 0xFFFF"><detail>css_parameter_word_291</detail></reg>
		<reg  name="CSS_PARAMS_292" addr="0xF348" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_292" range="0x0000 0xFFFF"><detail>css_parameter_word_292</detail></reg>
		<reg  name="CSS_PARAMS_293" addr="0xF34A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_293" range="0x0000 0xFFFF"><detail>css_parameter_word_293</detail></reg>
		<reg  name="CSS_PARAMS_294" addr="0xF34C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_294" range="0x0000 0xFFFF"><detail>css_parameter_word_294</detail></reg>
		<reg  name="CSS_PARAMS_295" addr="0xF34E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_295" range="0x0000 0xFFFF"><detail>css_parameter_word_295</detail></reg>
		<reg  name="CSS_PARAMS_296" addr="0xF350" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_296" range="0x0000 0xFFFF"><detail>css_parameter_word_296</detail></reg>
		<reg  name="CSS_PARAMS_297" addr="0xF352" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_297" range="0x0000 0xFFFF"><detail>css_parameter_word_297</detail></reg>
		<reg  name="CSS_PARAMS_298" addr="0xF354" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_298" range="0x0000 0xFFFF"><detail>css_parameter_word_298</detail></reg>
		<reg  name="CSS_PARAMS_299" addr="0xF356" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_299" range="0x0000 0xFFFF"><detail>css_parameter_word_299</detail></reg>
		<reg  name="CSS_PARAMS_300" addr="0xF358" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_300" range="0x0000 0xFFFF"><detail>css_parameter_word_300</detail></reg>
		<reg  name="CSS_PARAMS_301" addr="0xF35A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_301" range="0x0000 0xFFFF"><detail>css_parameter_word_301</detail></reg>
		<reg  name="CSS_PARAMS_302" addr="0xF35C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_302" range="0x0000 0xFFFF"><detail>css_parameter_word_302</detail></reg>
		<reg  name="CSS_PARAMS_303" addr="0xF35E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_303" range="0x0000 0xFFFF"><detail>css_parameter_word_303</detail></reg>
		<reg  name="CSS_PARAMS_304" addr="0xF360" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_304" range="0x0000 0xFFFF"><detail>css_parameter_word_304</detail></reg>
		<reg  name="CSS_PARAMS_305" addr="0xF362" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_305" range="0x0000 0xFFFF"><detail>css_parameter_word_305</detail></reg>
		<reg  name="CSS_PARAMS_306" addr="0xF364" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_306" range="0x0000 0xFFFF"><detail>css_parameter_word_306</detail></reg>
		<reg  name="CSS_PARAMS_307" addr="0xF366" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_307" range="0x0000 0xFFFF"><detail>css_parameter_word_307</detail></reg>
		<reg  name="CSS_PARAMS_308" addr="0xF368" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_308" range="0x0000 0xFFFF"><detail>css_parameter_word_308</detail></reg>
		<reg  name="CSS_PARAMS_309" addr="0xF36A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_309" range="0x0000 0xFFFF"><detail>css_parameter_word_309</detail></reg>
		<reg  name="CSS_PARAMS_310" addr="0xF36C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_310" range="0x0000 0xFFFF"><detail>css_parameter_word_310</detail></reg>
		<reg  name="CSS_PARAMS_311" addr="0xF36E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_311" range="0x0000 0xFFFF"><detail>css_parameter_word_311</detail></reg>
		<reg  name="CSS_PARAMS_312" addr="0xF370" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_312" range="0x0000 0xFFFF"><detail>css_parameter_word_312</detail></reg>
		<reg  name="CSS_PARAMS_313" addr="0xF372" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_313" range="0x0000 0xFFFF"><detail>css_parameter_word_313</detail></reg>
		<reg  name="CSS_PARAMS_314" addr="0xF374" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_314" range="0x0000 0xFFFF"><detail>css_parameter_word_314</detail></reg>
		<reg  name="CSS_PARAMS_315" addr="0xF376" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_315" range="0x0000 0xFFFF"><detail>css_parameter_word_315</detail></reg>
		<reg  name="CSS_PARAMS_316" addr="0xF378" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_316" range="0x0000 0xFFFF"><detail>css_parameter_word_316</detail></reg>
		<reg  name="CSS_PARAMS_317" addr="0xF37A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_317" range="0x0000 0xFFFF"><detail>css_parameter_word_317</detail></reg>
		<reg  name="CSS_PARAMS_318" addr="0xF37C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_318" range="0x0000 0xFFFF"><detail>css_parameter_word_318</detail></reg>
		<reg  name="CSS_PARAMS_319" addr="0xF37E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_319" range="0x0000 0xFFFF"><detail>css_parameter_word_319</detail></reg>
		<reg  name="CSS_PARAMS_320" addr="0xF380" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_320" range="0x0000 0xFFFF"><detail>css_parameter_word_320</detail></reg>
		<reg  name="CSS_PARAMS_321" addr="0xF382" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_321" range="0x0000 0xFFFF"><detail>css_parameter_word_321</detail></reg>
		<reg  name="CSS_PARAMS_322" addr="0xF384" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_322" range="0x0000 0xFFFF"><detail>css_parameter_word_322</detail></reg>
		<reg  name="CSS_PARAMS_323" addr="0xF386" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_323" range="0x0000 0xFFFF"><detail>css_parameter_word_323</detail></reg>
		<reg  name="CSS_PARAMS_324" addr="0xF388" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_324" range="0x0000 0xFFFF"><detail>css_parameter_word_324</detail></reg>
		<reg  name="CSS_PARAMS_325" addr="0xF38A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_325" range="0x0000 0xFFFF"><detail>css_parameter_word_325</detail></reg>
		<reg  name="CSS_PARAMS_326" addr="0xF38C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_326" range="0x0000 0xFFFF"><detail>css_parameter_word_326</detail></reg>
		<reg  name="CSS_PARAMS_327" addr="0xF38E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_327" range="0x0000 0xFFFF"><detail>css_parameter_word_327</detail></reg>
		<reg  name="CSS_PARAMS_328" addr="0xF390" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_328" range="0x0000 0xFFFF"><detail>css_parameter_word_328</detail></reg>
		<reg  name="CSS_PARAMS_329" addr="0xF392" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_329" range="0x0000 0xFFFF"><detail>css_parameter_word_329</detail></reg>
		<reg  name="CSS_PARAMS_330" addr="0xF394" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_330" range="0x0000 0xFFFF"><detail>css_parameter_word_330</detail></reg>
		<reg  name="CSS_PARAMS_331" addr="0xF396" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_331" range="0x0000 0xFFFF"><detail>css_parameter_word_331</detail></reg>
		<reg  name="CSS_PARAMS_332" addr="0xF398" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_332" range="0x0000 0xFFFF"><detail>css_parameter_word_332</detail></reg>
		<reg  name="CSS_PARAMS_333" addr="0xF39A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_333" range="0x0000 0xFFFF"><detail>css_parameter_word_333</detail></reg>
		<reg  name="CSS_PARAMS_334" addr="0xF39C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_334" range="0x0000 0xFFFF"><detail>css_parameter_word_334</detail></reg>
		<reg  name="CSS_PARAMS_335" addr="0xF39E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_335" range="0x0000 0xFFFF"><detail>css_parameter_word_335</detail></reg>
		<reg  name="CSS_PARAMS_336" addr="0xF3A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_336" range="0x0000 0xFFFF"><detail>css_parameter_word_336</detail></reg>
		<reg  name="CSS_PARAMS_337" addr="0xF3A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_337" range="0x0000 0xFFFF"><detail>css_parameter_word_337</detail></reg>
		<reg  name="CSS_PARAMS_338" addr="0xF3A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_338" range="0x0000 0xFFFF"><detail>css_parameter_word_338</detail></reg>
		<reg  name="CSS_PARAMS_339" addr="0xF3A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_339" range="0x0000 0xFFFF"><detail>css_parameter_word_339</detail></reg>
		<reg  name="CSS_PARAMS_340" addr="0xF3A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_340" range="0x0000 0xFFFF"><detail>css_parameter_word_340</detail></reg>
		<reg  name="CSS_PARAMS_341" addr="0xF3AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_341" range="0x0000 0xFFFF"><detail>css_parameter_word_341</detail></reg>
		<reg  name="CSS_PARAMS_342" addr="0xF3AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_342" range="0x0000 0xFFFF"><detail>css_parameter_word_342</detail></reg>
		<reg  name="CSS_PARAMS_343" addr="0xF3AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_343" range="0x0000 0xFFFF"><detail>css_parameter_word_343</detail></reg>
		<reg  name="CSS_PARAMS_344" addr="0xF3B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_344" range="0x0000 0xFFFF"><detail>css_parameter_word_344</detail></reg>
		<reg  name="CSS_PARAMS_345" addr="0xF3B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_345" range="0x0000 0xFFFF"><detail>css_parameter_word_345</detail></reg>
		<reg  name="CSS_PARAMS_346" addr="0xF3B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_346" range="0x0000 0xFFFF"><detail>css_parameter_word_346</detail></reg>
		<reg  name="CSS_PARAMS_347" addr="0xF3B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_347" range="0x0000 0xFFFF"><detail>css_parameter_word_347</detail></reg>
		<reg  name="CSS_PARAMS_348" addr="0xF3B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_348" range="0x0000 0xFFFF"><detail>css_parameter_word_348</detail></reg>
		<reg  name="CSS_PARAMS_349" addr="0xF3BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_349" range="0x0000 0xFFFF"><detail>css_parameter_word_349</detail></reg>
		<reg  name="CSS_PARAMS_350" addr="0xF3BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_350" range="0x0000 0xFFFF"><detail>css_parameter_word_350</detail></reg>
		<reg  name="CSS_PARAMS_351" addr="0xF3BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_351" range="0x0000 0xFFFF"><detail>css_parameter_word_351</detail></reg>
		<reg  name="CSS_PARAMS_352" addr="0xF3C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_352" range="0x0000 0xFFFF"><detail>css_parameter_word_352</detail></reg>
		<reg  name="CSS_PARAMS_353" addr="0xF3C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_353" range="0x0000 0xFFFF"><detail>css_parameter_word_353</detail></reg>
		<reg  name="CSS_PARAMS_354" addr="0xF3C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_354" range="0x0000 0xFFFF"><detail>css_parameter_word_354</detail></reg>
		<reg  name="CSS_PARAMS_355" addr="0xF3C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_355" range="0x0000 0xFFFF"><detail>css_parameter_word_355</detail></reg>
		<reg  name="CSS_PARAMS_356" addr="0xF3C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_356" range="0x0000 0xFFFF"><detail>css_parameter_word_356</detail></reg>
		<reg  name="CSS_PARAMS_357" addr="0xF3CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_357" range="0x0000 0xFFFF"><detail>css_parameter_word_357</detail></reg>
		<reg  name="CSS_PARAMS_358" addr="0xF3CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_358" range="0x0000 0xFFFF"><detail>css_parameter_word_358</detail></reg>
		<reg  name="CSS_PARAMS_359" addr="0xF3CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_359" range="0x0000 0xFFFF"><detail>css_parameter_word_359</detail></reg>
		<reg  name="CSS_PARAMS_360" addr="0xF3D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_360" range="0x0000 0xFFFF"><detail>css_parameter_word_360</detail></reg>
		<reg  name="CSS_PARAMS_361" addr="0xF3D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_361" range="0x0000 0xFFFF"><detail>css_parameter_word_361</detail></reg>
		<reg  name="CSS_PARAMS_362" addr="0xF3D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_362" range="0x0000 0xFFFF"><detail>css_parameter_word_362</detail></reg>
		<reg  name="CSS_PARAMS_363" addr="0xF3D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_363" range="0x0000 0xFFFF"><detail>css_parameter_word_363</detail></reg>
		<reg  name="CSS_PARAMS_364" addr="0xF3D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_364" range="0x0000 0xFFFF"><detail>css_parameter_word_364</detail></reg>
		<reg  name="CSS_PARAMS_365" addr="0xF3DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_365" range="0x0000 0xFFFF"><detail>css_parameter_word_365</detail></reg>
		<reg  name="CSS_PARAMS_366" addr="0xF3DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_366" range="0x0000 0xFFFF"><detail>css_parameter_word_366</detail></reg>
		<reg  name="CSS_PARAMS_367" addr="0xF3DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_367" range="0x0000 0xFFFF"><detail>css_parameter_word_367</detail></reg>
		<reg  name="CSS_PARAMS_368" addr="0xF3E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_368" range="0x0000 0xFFFF"><detail>css_parameter_word_368</detail></reg>
		<reg  name="CSS_PARAMS_369" addr="0xF3E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_369" range="0x0000 0xFFFF"><detail>css_parameter_word_369</detail></reg>
		<reg  name="CSS_PARAMS_370" addr="0xF3E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_370" range="0x0000 0xFFFF"><detail>css_parameter_word_370</detail></reg>
		<reg  name="CSS_PARAMS_371" addr="0xF3E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_371" range="0x0000 0xFFFF"><detail>css_parameter_word_371</detail></reg>
		<reg  name="CSS_PARAMS_372" addr="0xF3E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_372" range="0x0000 0xFFFF"><detail>css_parameter_word_372</detail></reg>
		<reg  name="CSS_PARAMS_373" addr="0xF3EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_373" range="0x0000 0xFFFF"><detail>css_parameter_word_373</detail></reg>
		<reg  name="CSS_PARAMS_374" addr="0xF3EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_374" range="0x0000 0xFFFF"><detail>css_parameter_word_374</detail></reg>
		<reg  name="CSS_PARAMS_375" addr="0xF3EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_375" range="0x0000 0xFFFF"><detail>css_parameter_word_375</detail></reg>
		<reg  name="CSS_PARAMS_376" addr="0xF3F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_376" range="0x0000 0xFFFF"><detail>css_parameter_word_376</detail></reg>
		<reg  name="CSS_PARAMS_377" addr="0xF3F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_377" range="0x0000 0xFFFF"><detail>css_parameter_word_377</detail></reg>
		<reg  name="CSS_PARAMS_378" addr="0xF3F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_378" range="0x0000 0xFFFF"><detail>css_parameter_word_378</detail></reg>
		<reg  name="CSS_PARAMS_379" addr="0xF3F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_379" range="0x0000 0xFFFF"><detail>css_parameter_word_379</detail></reg>
		<reg  name="CSS_PARAMS_380" addr="0xF3F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_380" range="0x0000 0xFFFF"><detail>css_parameter_word_380</detail></reg>
		<reg  name="CSS_PARAMS_381" addr="0xF3FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_381" range="0x0000 0xFFFF"><detail>css_parameter_word_381</detail></reg>
		<reg  name="CSS_PARAMS_382" addr="0xF3FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_382" range="0x0000 0xFFFF"><detail>css_parameter_word_382</detail></reg>
		<reg  name="CSS_PARAMS_383" addr="0xF3FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_383" range="0x0000 0xFFFF"><detail>css_parameter_word_383</detail></reg>
		<reg  name="CSS_PARAMS_384" addr="0xF400" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_384" range="0x0000 0xFFFF"><detail>css_parameter_word_384</detail></reg>
		<reg  name="CSS_PARAMS_385" addr="0xF402" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_385" range="0x0000 0xFFFF"><detail>css_parameter_word_385</detail></reg>
		<reg  name="CSS_PARAMS_386" addr="0xF404" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_386" range="0x0000 0xFFFF"><detail>css_parameter_word_386</detail></reg>
		<reg  name="CSS_PARAMS_387" addr="0xF406" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_387" range="0x0000 0xFFFF"><detail>css_parameter_word_387</detail></reg>
		<reg  name="CSS_PARAMS_388" addr="0xF408" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_388" range="0x0000 0xFFFF"><detail>css_parameter_word_388</detail></reg>
		<reg  name="CSS_PARAMS_389" addr="0xF40A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_389" range="0x0000 0xFFFF"><detail>css_parameter_word_389</detail></reg>
		<reg  name="CSS_PARAMS_390" addr="0xF40C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_390" range="0x0000 0xFFFF"><detail>css_parameter_word_390</detail></reg>
		<reg  name="CSS_PARAMS_391" addr="0xF40E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_391" range="0x0000 0xFFFF"><detail>css_parameter_word_391</detail></reg>
		<reg  name="CSS_PARAMS_392" addr="0xF410" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_392" range="0x0000 0xFFFF"><detail>css_parameter_word_392</detail></reg>
		<reg  name="CSS_PARAMS_393" addr="0xF412" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_393" range="0x0000 0xFFFF"><detail>css_parameter_word_393</detail></reg>
		<reg  name="CSS_PARAMS_394" addr="0xF414" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_394" range="0x0000 0xFFFF"><detail>css_parameter_word_394</detail></reg>
		<reg  name="CSS_PARAMS_395" addr="0xF416" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_395" range="0x0000 0xFFFF"><detail>css_parameter_word_395</detail></reg>
		<reg  name="CSS_PARAMS_396" addr="0xF418" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_396" range="0x0000 0xFFFF"><detail>css_parameter_word_396</detail></reg>
		<reg  name="CSS_PARAMS_397" addr="0xF41A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_397" range="0x0000 0xFFFF"><detail>css_parameter_word_397</detail></reg>
		<reg  name="CSS_PARAMS_398" addr="0xF41C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_398" range="0x0000 0xFFFF"><detail>css_parameter_word_398</detail></reg>
		<reg  name="CSS_PARAMS_399" addr="0xF41E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_399" range="0x0000 0xFFFF"><detail>css_parameter_word_399</detail></reg>
		<reg  name="CSS_PARAMS_400" addr="0xF420" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_400" range="0x0000 0xFFFF"><detail>css_parameter_word_400</detail></reg>
		<reg  name="CSS_PARAMS_401" addr="0xF422" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_401" range="0x0000 0xFFFF"><detail>css_parameter_word_401</detail></reg>
		<reg  name="CSS_PARAMS_402" addr="0xF424" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_402" range="0x0000 0xFFFF"><detail>css_parameter_word_402</detail></reg>
		<reg  name="CSS_PARAMS_403" addr="0xF426" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_403" range="0x0000 0xFFFF"><detail>css_parameter_word_403</detail></reg>
		<reg  name="CSS_PARAMS_404" addr="0xF428" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_404" range="0x0000 0xFFFF"><detail>css_parameter_word_404</detail></reg>
		<reg  name="CSS_PARAMS_405" addr="0xF42A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_405" range="0x0000 0xFFFF"><detail>css_parameter_word_405</detail></reg>
		<reg  name="CSS_PARAMS_406" addr="0xF42C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_406" range="0x0000 0xFFFF"><detail>css_parameter_word_406</detail></reg>
		<reg  name="CSS_PARAMS_407" addr="0xF42E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_407" range="0x0000 0xFFFF"><detail>css_parameter_word_407</detail></reg>
		<reg  name="CSS_PARAMS_408" addr="0xF430" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_408" range="0x0000 0xFFFF"><detail>css_parameter_word_408</detail></reg>
		<reg  name="CSS_PARAMS_409" addr="0xF432" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_409" range="0x0000 0xFFFF"><detail>css_parameter_word_409</detail></reg>
		<reg  name="CSS_PARAMS_410" addr="0xF434" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_410" range="0x0000 0xFFFF"><detail>css_parameter_word_410</detail></reg>
		<reg  name="CSS_PARAMS_411" addr="0xF436" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_411" range="0x0000 0xFFFF"><detail>css_parameter_word_411</detail></reg>
		<reg  name="CSS_PARAMS_412" addr="0xF438" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_412" range="0x0000 0xFFFF"><detail>css_parameter_word_412</detail></reg>
		<reg  name="CSS_PARAMS_413" addr="0xF43A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_413" range="0x0000 0xFFFF"><detail>css_parameter_word_413</detail></reg>
		<reg  name="CSS_PARAMS_414" addr="0xF43C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_414" range="0x0000 0xFFFF"><detail>css_parameter_word_414</detail></reg>
		<reg  name="CSS_PARAMS_415" addr="0xF43E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_415" range="0x0000 0xFFFF"><detail>css_parameter_word_415</detail></reg>
		<reg  name="CSS_PARAMS_416" addr="0xF440" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_416" range="0x0000 0xFFFF"><detail>css_parameter_word_416</detail></reg>
		<reg  name="CSS_PARAMS_417" addr="0xF442" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_417" range="0x0000 0xFFFF"><detail>css_parameter_word_417</detail></reg>
		<reg  name="CSS_PARAMS_418" addr="0xF444" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_418" range="0x0000 0xFFFF"><detail>css_parameter_word_418</detail></reg>
		<reg  name="CSS_PARAMS_419" addr="0xF446" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_419" range="0x0000 0xFFFF"><detail>css_parameter_word_419</detail></reg>
		<reg  name="CSS_PARAMS_420" addr="0xF448" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_420" range="0x0000 0xFFFF"><detail>css_parameter_word_420</detail></reg>
		<reg  name="CSS_PARAMS_421" addr="0xF44A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_421" range="0x0000 0xFFFF"><detail>css_parameter_word_421</detail></reg>
		<reg  name="CSS_PARAMS_422" addr="0xF44C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_422" range="0x0000 0xFFFF"><detail>css_parameter_word_422</detail></reg>
		<reg  name="CSS_PARAMS_423" addr="0xF44E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_423" range="0x0000 0xFFFF"><detail>css_parameter_word_423</detail></reg>
		<reg  name="CSS_PARAMS_424" addr="0xF450" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_424" range="0x0000 0xFFFF"><detail>css_parameter_word_424</detail></reg>
		<reg  name="CSS_PARAMS_425" addr="0xF452" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_425" range="0x0000 0xFFFF"><detail>css_parameter_word_425</detail></reg>
		<reg  name="CSS_PARAMS_426" addr="0xF454" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_426" range="0x0000 0xFFFF"><detail>css_parameter_word_426</detail></reg>
		<reg  name="CSS_PARAMS_427" addr="0xF456" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_427" range="0x0000 0xFFFF"><detail>css_parameter_word_427</detail></reg>
		<reg  name="CSS_PARAMS_428" addr="0xF458" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_428" range="0x0000 0xFFFF"><detail>css_parameter_word_428</detail></reg>
		<reg  name="CSS_PARAMS_429" addr="0xF45A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_429" range="0x0000 0xFFFF"><detail>css_parameter_word_429</detail></reg>
		<reg  name="CSS_PARAMS_430" addr="0xF45C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_430" range="0x0000 0xFFFF"><detail>css_parameter_word_430</detail></reg>
		<reg  name="CSS_PARAMS_431" addr="0xF45E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_431" range="0x0000 0xFFFF"><detail>css_parameter_word_431</detail></reg>
		<reg  name="CSS_PARAMS_432" addr="0xF460" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_432" range="0x0000 0xFFFF"><detail>css_parameter_word_432</detail></reg>
		<reg  name="CSS_PARAMS_433" addr="0xF462" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_433" range="0x0000 0xFFFF"><detail>css_parameter_word_433</detail></reg>
		<reg  name="CSS_PARAMS_434" addr="0xF464" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_434" range="0x0000 0xFFFF"><detail>css_parameter_word_434</detail></reg>
		<reg  name="CSS_PARAMS_435" addr="0xF466" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_435" range="0x0000 0xFFFF"><detail>css_parameter_word_435</detail></reg>
		<reg  name="CSS_PARAMS_436" addr="0xF468" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_436" range="0x0000 0xFFFF"><detail>css_parameter_word_436</detail></reg>
		<reg  name="CSS_PARAMS_437" addr="0xF46A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_437" range="0x0000 0xFFFF"><detail>css_parameter_word_437</detail></reg>
		<reg  name="CSS_PARAMS_438" addr="0xF46C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_438" range="0x0000 0xFFFF"><detail>css_parameter_word_438</detail></reg>
		<reg  name="CSS_PARAMS_439" addr="0xF46E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_439" range="0x0000 0xFFFF"><detail>css_parameter_word_439</detail></reg>
		<reg  name="CSS_PARAMS_440" addr="0xF470" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_440" range="0x0000 0xFFFF"><detail>css_parameter_word_440</detail></reg>
		<reg  name="CSS_PARAMS_441" addr="0xF472" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_441" range="0x0000 0xFFFF"><detail>css_parameter_word_441</detail></reg>
		<reg  name="CSS_PARAMS_442" addr="0xF474" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_442" range="0x0000 0xFFFF"><detail>css_parameter_word_442</detail></reg>
		<reg  name="CSS_PARAMS_443" addr="0xF476" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_443" range="0x0000 0xFFFF"><detail>css_parameter_word_443</detail></reg>
		<reg  name="CSS_PARAMS_444" addr="0xF478" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_444" range="0x0000 0xFFFF"><detail>css_parameter_word_444</detail></reg>
		<reg  name="CSS_PARAMS_445" addr="0xF47A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_445" range="0x0000 0xFFFF"><detail>css_parameter_word_445</detail></reg>
		<reg  name="CSS_PARAMS_446" addr="0xF47C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_446" range="0x0000 0xFFFF"><detail>css_parameter_word_446</detail></reg>
		<reg  name="CSS_PARAMS_447" addr="0xF47E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_447" range="0x0000 0xFFFF"><detail>css_parameter_word_447</detail></reg>
		<reg  name="CSS_PARAMS_448" addr="0xF480" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_448" range="0x0000 0xFFFF"><detail>css_parameter_word_448</detail></reg>
		<reg  name="CSS_PARAMS_449" addr="0xF482" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_449" range="0x0000 0xFFFF"><detail>css_parameter_word_449</detail></reg>
		<reg  name="CSS_PARAMS_450" addr="0xF484" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_450" range="0x0000 0xFFFF"><detail>css_parameter_word_450</detail></reg>
		<reg  name="CSS_PARAMS_451" addr="0xF486" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_451" range="0x0000 0xFFFF"><detail>css_parameter_word_451</detail></reg>
		<reg  name="CSS_PARAMS_452" addr="0xF488" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_452" range="0x0000 0xFFFF"><detail>css_parameter_word_452</detail></reg>
		<reg  name="CSS_PARAMS_453" addr="0xF48A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_453" range="0x0000 0xFFFF"><detail>css_parameter_word_453</detail></reg>
		<reg  name="CSS_PARAMS_454" addr="0xF48C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_454" range="0x0000 0xFFFF"><detail>css_parameter_word_454</detail></reg>
		<reg  name="CSS_PARAMS_455" addr="0xF48E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_455" range="0x0000 0xFFFF"><detail>css_parameter_word_455</detail></reg>
		<reg  name="CSS_PARAMS_456" addr="0xF490" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_456" range="0x0000 0xFFFF"><detail>css_parameter_word_456</detail></reg>
		<reg  name="CSS_PARAMS_457" addr="0xF492" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_457" range="0x0000 0xFFFF"><detail>css_parameter_word_457</detail></reg>
		<reg  name="CSS_PARAMS_458" addr="0xF494" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_458" range="0x0000 0xFFFF"><detail>css_parameter_word_458</detail></reg>
		<reg  name="CSS_PARAMS_459" addr="0xF496" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_459" range="0x0000 0xFFFF"><detail>css_parameter_word_459</detail></reg>
		<reg  name="CSS_PARAMS_460" addr="0xF498" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_460" range="0x0000 0xFFFF"><detail>css_parameter_word_460</detail></reg>
		<reg  name="CSS_PARAMS_461" addr="0xF49A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_461" range="0x0000 0xFFFF"><detail>css_parameter_word_461</detail></reg>
		<reg  name="CSS_PARAMS_462" addr="0xF49C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_462" range="0x0000 0xFFFF"><detail>css_parameter_word_462</detail></reg>
		<reg  name="CSS_PARAMS_463" addr="0xF49E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_463" range="0x0000 0xFFFF"><detail>css_parameter_word_463</detail></reg>
		<reg  name="CSS_PARAMS_464" addr="0xF4A0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_464" range="0x0000 0xFFFF"><detail>css_parameter_word_464</detail></reg>
		<reg  name="CSS_PARAMS_465" addr="0xF4A2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_465" range="0x0000 0xFFFF"><detail>css_parameter_word_465</detail></reg>
		<reg  name="CSS_PARAMS_466" addr="0xF4A4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_466" range="0x0000 0xFFFF"><detail>css_parameter_word_466</detail></reg>
		<reg  name="CSS_PARAMS_467" addr="0xF4A6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_467" range="0x0000 0xFFFF"><detail>css_parameter_word_467</detail></reg>
		<reg  name="CSS_PARAMS_468" addr="0xF4A8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_468" range="0x0000 0xFFFF"><detail>css_parameter_word_468</detail></reg>
		<reg  name="CSS_PARAMS_469" addr="0xF4AA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_469" range="0x0000 0xFFFF"><detail>css_parameter_word_469</detail></reg>
		<reg  name="CSS_PARAMS_470" addr="0xF4AC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_470" range="0x0000 0xFFFF"><detail>css_parameter_word_470</detail></reg>
		<reg  name="CSS_PARAMS_471" addr="0xF4AE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_471" range="0x0000 0xFFFF"><detail>css_parameter_word_471</detail></reg>
		<reg  name="CSS_PARAMS_472" addr="0xF4B0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_472" range="0x0000 0xFFFF"><detail>css_parameter_word_472</detail></reg>
		<reg  name="CSS_PARAMS_473" addr="0xF4B2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_473" range="0x0000 0xFFFF"><detail>css_parameter_word_473</detail></reg>
		<reg  name="CSS_PARAMS_474" addr="0xF4B4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_474" range="0x0000 0xFFFF"><detail>css_parameter_word_474</detail></reg>
		<reg  name="CSS_PARAMS_475" addr="0xF4B6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_475" range="0x0000 0xFFFF"><detail>css_parameter_word_475</detail></reg>
		<reg  name="CSS_PARAMS_476" addr="0xF4B8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_476" range="0x0000 0xFFFF"><detail>css_parameter_word_476</detail></reg>
		<reg  name="CSS_PARAMS_477" addr="0xF4BA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_477" range="0x0000 0xFFFF"><detail>css_parameter_word_477</detail></reg>
		<reg  name="CSS_PARAMS_478" addr="0xF4BC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_478" range="0x0000 0xFFFF"><detail>css_parameter_word_478</detail></reg>
		<reg  name="CSS_PARAMS_479" addr="0xF4BE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_479" range="0x0000 0xFFFF"><detail>css_parameter_word_479</detail></reg>
		<reg  name="CSS_PARAMS_480" addr="0xF4C0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_480" range="0x0000 0xFFFF"><detail>css_parameter_word_480</detail></reg>
		<reg  name="CSS_PARAMS_481" addr="0xF4C2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_481" range="0x0000 0xFFFF"><detail>css_parameter_word_481</detail></reg>
		<reg  name="CSS_PARAMS_482" addr="0xF4C4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_482" range="0x0000 0xFFFF"><detail>css_parameter_word_482</detail></reg>
		<reg  name="CSS_PARAMS_483" addr="0xF4C6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_483" range="0x0000 0xFFFF"><detail>css_parameter_word_483</detail></reg>
		<reg  name="CSS_PARAMS_484" addr="0xF4C8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_484" range="0x0000 0xFFFF"><detail>css_parameter_word_484</detail></reg>
		<reg  name="CSS_PARAMS_485" addr="0xF4CA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_485" range="0x0000 0xFFFF"><detail>css_parameter_word_485</detail></reg>
		<reg  name="CSS_PARAMS_486" addr="0xF4CC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_486" range="0x0000 0xFFFF"><detail>css_parameter_word_486</detail></reg>
		<reg  name="CSS_PARAMS_487" addr="0xF4CE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_487" range="0x0000 0xFFFF"><detail>css_parameter_word_487</detail></reg>
		<reg  name="CSS_PARAMS_488" addr="0xF4D0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_488" range="0x0000 0xFFFF"><detail>css_parameter_word_488</detail></reg>
		<reg  name="CSS_PARAMS_489" addr="0xF4D2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_489" range="0x0000 0xFFFF"><detail>css_parameter_word_489</detail></reg>
		<reg  name="CSS_PARAMS_490" addr="0xF4D4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_490" range="0x0000 0xFFFF"><detail>css_parameter_word_490</detail></reg>
		<reg  name="CSS_PARAMS_491" addr="0xF4D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_491" range="0x0000 0xFFFF"><detail>css_parameter_word_491</detail></reg>
		<reg  name="CSS_PARAMS_492" addr="0xF4D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_492" range="0x0000 0xFFFF"><detail>css_parameter_word_492</detail></reg>
		<reg  name="CSS_PARAMS_493" addr="0xF4DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_493" range="0x0000 0xFFFF"><detail>css_parameter_word_493</detail></reg>
		<reg  name="CSS_PARAMS_494" addr="0xF4DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_494" range="0x0000 0xFFFF"><detail>css_parameter_word_494</detail></reg>
		<reg  name="CSS_PARAMS_495" addr="0xF4DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_495" range="0x0000 0xFFFF"><detail>css_parameter_word_495</detail></reg>
		<reg  name="CSS_PARAMS_496" addr="0xF4E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_496" range="0x0000 0xFFFF"><detail>css_parameter_word_496</detail></reg>
		<reg  name="CSS_PARAMS_497" addr="0xF4E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_497" range="0x0000 0xFFFF"><detail>css_parameter_word_497</detail></reg>
		<reg  name="CSS_PARAMS_498" addr="0xF4E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_498" range="0x0000 0xFFFF"><detail>css_parameter_word_498</detail></reg>
		<reg  name="CSS_PARAMS_499" addr="0xF4E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_499" range="0x0000 0xFFFF"><detail>css_parameter_word_499</detail></reg>
		<reg  name="CSS_PARAMS_500" addr="0xF4E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_500" range="0x0000 0xFFFF"><detail>css_parameter_word_500</detail></reg>
		<reg  name="CSS_PARAMS_501" addr="0xF4EA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_501" range="0x0000 0xFFFF"><detail>css_parameter_word_501</detail></reg>
		<reg  name="CSS_PARAMS_502" addr="0xF4EC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_502" range="0x0000 0xFFFF"><detail>css_parameter_word_502</detail></reg>
		<reg  name="CSS_PARAMS_503" addr="0xF4EE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_503" range="0x0000 0xFFFF"><detail>css_parameter_word_503</detail></reg>
		<reg  name="CSS_PARAMS_504" addr="0xF4F0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_504" range="0x0000 0xFFFF"><detail>css_parameter_word_504</detail></reg>
		<reg  name="CSS_PARAMS_505" addr="0xF4F2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_505" range="0x0000 0xFFFF"><detail>css_parameter_word_505</detail></reg>
		<reg  name="CSS_PARAMS_506" addr="0xF4F4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_506" range="0x0000 0xFFFF"><detail>css_parameter_word_506</detail></reg>
		<reg  name="CSS_PARAMS_507" addr="0xF4F6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_507" range="0x0000 0xFFFF"><detail>css_parameter_word_507</detail></reg>
		<reg  name="CSS_PARAMS_508" addr="0xF4F8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_508" range="0x0000 0xFFFF"><detail>css_parameter_word_508</detail></reg>
		<reg  name="CSS_PARAMS_509" addr="0xF4FA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_509" range="0x0000 0xFFFF"><detail>css_parameter_word_509</detail></reg>
		<reg  name="CSS_PARAMS_510" addr="0xF4FC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_510" range="0x0000 0xFFFF"><detail>css_parameter_word_510</detail></reg>
		<reg  name="CSS_PARAMS_511" addr="0xF4FE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="css_params_511" range="0x0000 0xFFFF"><detail>css_parameter_word_511</detail></reg>



	</registers>

<copyright>
  Copyright (c) 2016 ON Semiconductor.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by ON Semiconductor.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of ON Semiconductor or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   ON SEMICONDUCTOR EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  ON Semiconductor DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, ON Semiconductor DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision:  $
// $Date:  $

</revision>
</sensor>
