

================================================================
== Vitis HLS Report for 'conv1_Pipeline_3'
================================================================
* Date:           Mon Nov  6 22:45:46 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem3191 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem3191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul3189 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul3189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index_0_i972 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index_0_i972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln140"   --->   Operation 9 'read' 'mul_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln149_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln149"   --->   Operation 10 'read' 'sext_ln149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln149_cast = sext i63 %sext_ln149_read"   --->   Operation 11 'sext' 'sext_ln149_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bundle_2, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_29, void @empty_11, void @empty_9, i32 16, i32 16, i32 256, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_0_i972"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul3189"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem3191"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i973"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%loop_index_0_i972_load = load i8 %loop_index_0_i972"   --->   Operation 20 'load' 'loop_index_0_i972_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bundle_2_addr = getelementptr i16 %bundle_2, i64 %sext_ln149_cast" [src/conv1.cpp:149->src/conv1.cpp:63]   --->   Operation 21 'getelementptr' 'bundle_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%exitcond105222 = icmp_eq  i8 %loop_index_0_i972_load, i8 255"   --->   Operation 23 'icmp' 'exitcond105222' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_0_i972_load, i8 1"   --->   Operation 24 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond105222, void %load-store-loop.0.i973.split, void %for.inc32.0.i.exitStub"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul3189_load = load i17 %phi_mul3189"   --->   Operation 26 'load' 'phi_mul3189_load' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%next_mul3190 = add i17 %phi_mul3189_load, i17 342"   --->   Operation 27 'add' 'next_mul3190' <Predicate = (!exitcond105222)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %phi_mul3189_load, i32 10, i32 16"   --->   Operation 28 'partselect' 'tmp' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_412_cast = zext i7 %tmp"   --->   Operation 29 'zext' 'tmp_412_cast' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.83ns)   --->   "%empty_412 = add i14 %mul_ln140_read, i14 %tmp_412_cast"   --->   Operation 30 'add' 'empty_412' <Predicate = (!exitcond105222)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_412"   --->   Operation 31 'zext' 'p_cast' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %p_cast"   --->   Operation 32 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %p_cast"   --->   Operation 33 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %p_cast"   --->   Operation 34 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886' <Predicate = (!exitcond105222)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884"   --->   Operation 35 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887' <Predicate = (!exitcond105222)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885"   --->   Operation 36 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888' <Predicate = (!exitcond105222)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886"   --->   Operation 37 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889' <Predicate = (!exitcond105222)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_0_i972"   --->   Operation 38 'store' 'store_ln0' <Predicate = (!exitcond105222)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 %next_mul3190, i17 %phi_mul3189"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond105222)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_urem3191_load = load i8 %phi_urem3191"   --->   Operation 40 'load' 'phi_urem3191_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%next_urem3192 = add i8 %phi_urem3191_load, i8 1"   --->   Operation 41 'add' 'next_urem3192' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.76ns)   --->   "%empty_411 = icmp_ult  i8 %next_urem3192, i8 3"   --->   Operation 42 'icmp' 'empty_411' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.39ns)   --->   "%idx_urem3193 = select i1 %empty_411, i8 %next_urem3192, i8 0"   --->   Operation 43 'select' 'idx_urem3193' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_413 = trunc i8 %phi_urem3191_load"   --->   Operation 44 'trunc' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884"   --->   Operation 45 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885"   --->   Operation 46 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886"   --->   Operation 47 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 48 [1/1] (0.47ns)   --->   "%tmp_146 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889, i2 %empty_413"   --->   Operation 48 'mux' 'tmp_146' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %idx_urem3193, i8 %phi_urem3191"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (exitcond105222)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %bundle_2_addr, i16 %tmp_146, i2 3" [src/conv1.cpp:149->src/conv1.cpp:63]   --->   Operation 51 'write' 'write_ln149' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i973"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bundle_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln149]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem3191                                                      (alloca           ) [ 0110]
phi_mul3189                                                       (alloca           ) [ 0100]
loop_index_0_i972                                                 (alloca           ) [ 0100]
mul_ln140_read                                                    (read             ) [ 0000]
sext_ln149_read                                                   (read             ) [ 0000]
sext_ln149_cast                                                   (sext             ) [ 0000]
specmemcore_ln0                                                   (specmemcore      ) [ 0000]
specmemcore_ln0                                                   (specmemcore      ) [ 0000]
specmemcore_ln0                                                   (specmemcore      ) [ 0000]
specinterface_ln0                                                 (specinterface    ) [ 0000]
store_ln0                                                         (store            ) [ 0000]
store_ln0                                                         (store            ) [ 0000]
store_ln0                                                         (store            ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
loop_index_0_i972_load                                            (load             ) [ 0000]
bundle_2_addr                                                     (getelementptr    ) [ 0111]
specpipeline_ln0                                                  (specpipeline     ) [ 0000]
exitcond105222                                                    (icmp             ) [ 0110]
empty                                                             (add              ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
phi_mul3189_load                                                  (load             ) [ 0000]
next_mul3190                                                      (add              ) [ 0000]
tmp                                                               (partselect       ) [ 0000]
tmp_412_cast                                                      (zext             ) [ 0000]
empty_412                                                         (add              ) [ 0000]
p_cast                                                            (zext             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884 (getelementptr    ) [ 0110]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885 (getelementptr    ) [ 0110]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886 (getelementptr    ) [ 0110]
store_ln0                                                         (store            ) [ 0000]
store_ln0                                                         (store            ) [ 0000]
phi_urem3191_load                                                 (load             ) [ 0000]
next_urem3192                                                     (add              ) [ 0000]
empty_411                                                         (icmp             ) [ 0000]
idx_urem3193                                                      (select           ) [ 0000]
empty_413                                                         (trunc            ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887 (load             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888 (load             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889 (load             ) [ 0000]
tmp_146                                                           (mux              ) [ 0101]
store_ln0                                                         (store            ) [ 0000]
speclooptripcount_ln0                                             (speclooptripcount) [ 0000]
write_ln149                                                       (write            ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
ret_ln0                                                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bundle_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln149">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="phi_urem3191_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem3191/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="phi_mul3189_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul3189/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="loop_index_0_i972_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_0_i972/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mul_ln140_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln140_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln149_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="63" slack="0"/>
<pin id="98" dir="0" index="1" bw="63" slack="0"/>
<pin id="99" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln149_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln149_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2"/>
<pin id="105" dir="0" index="2" bw="16" slack="1"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln149/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln149_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="63" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="loop_index_0_i972_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_0_i972_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bundle_2_addr_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="63" slack="0"/>
<pin id="174" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bundle_2_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond105222_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond105222/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="phi_mul3189_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul3189_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="next_mul3190_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3190/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_412_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_412_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_412_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_412/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="0" index="1" bw="17" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_urem3191_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem3191_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="next_urem3192_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem3192/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_411_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_411/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="idx_urem3193_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem3193/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_413_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_413/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_146_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="16" slack="0"/>
<pin id="267" dir="0" index="4" bw="2" slack="0"/>
<pin id="268" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_146/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="phi_urem3191_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem3191 "/>
</bind>
</comp>

<comp id="286" class="1005" name="phi_mul3189_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul3189 "/>
</bind>
</comp>

<comp id="293" class="1005" name="loop_index_0_i972_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_0_i972 "/>
</bind>
</comp>

<comp id="300" class="1005" name="bundle_2_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="2"/>
<pin id="302" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="bundle_2_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="exitcond105222_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond105222 "/>
</bind>
</comp>

<comp id="309" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="1"/>
<pin id="311" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884 "/>
</bind>
</comp>

<comp id="314" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="1"/>
<pin id="316" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885 "/>
</bind>
</comp>

<comp id="319" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_146_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="76" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="110" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="117" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="124" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="96" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="149" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="189" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="90" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="229"><net_src comp="183" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="192" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="235" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="131" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="137" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="143" pin="3"/><net_sink comp="262" pin=3"/></net>

<net id="273"><net_src comp="258" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="278"><net_src comp="250" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="78" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="289"><net_src comp="82" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="296"><net_src comp="86" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="303"><net_src comp="171" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="308"><net_src comp="177" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="110" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="317"><net_src comp="117" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="322"><net_src comp="124" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="327"><net_src comp="262" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bundle_2 | {3 }
 - Input state : 
	Port: conv1_Pipeline_3 : sext_ln149 | {1 }
	Port: conv1_Pipeline_3 : mul_ln140 | {1 }
	Port: conv1_Pipeline_3 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 | {1 2 }
	Port: conv1_Pipeline_3 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 | {1 2 }
	Port: conv1_Pipeline_3 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index_0_i972_load : 1
		bundle_2_addr : 1
		exitcond105222 : 2
		empty : 2
		br_ln0 : 3
		phi_mul3189_load : 1
		next_mul3190 : 2
		tmp : 2
		tmp_412_cast : 3
		empty_412 : 4
		p_cast : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_887 : 7
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_888 : 7
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_889 : 7
		store_ln0 : 3
		store_ln0 : 3
	State 2
		next_urem3192 : 1
		empty_411 : 2
		idx_urem3193 : 3
		empty_413 : 1
		tmp_146 : 2
		store_ln0 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        empty_fu_183        |    0    |    15   |
|    add   |     next_mul3190_fu_192    |    0    |    24   |
|          |      empty_412_fu_212      |    0    |    21   |
|          |    next_urem3192_fu_238    |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |    exitcond105222_fu_177   |    0    |    15   |
|          |      empty_411_fu_244      |    0    |    15   |
|----------|----------------------------|---------|---------|
|    mux   |       tmp_146_fu_262       |    0    |    14   |
|----------|----------------------------|---------|---------|
|  select  |     idx_urem3193_fu_250    |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   |  mul_ln140_read_read_fu_90 |    0    |    0    |
|          | sext_ln149_read_read_fu_96 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln149_write_fu_102  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln149_cast_fu_149   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_fu_198         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     tmp_412_cast_fu_208    |    0    |    0    |
|          |        p_cast_fu_218       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      empty_413_fu_258      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   127   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                          bundle_2_addr_reg_300                          |   16   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_884_reg_309|   14   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_885_reg_314|   14   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_886_reg_319|   14   |
|                          exitcond105222_reg_305                         |    1   |
|                        loop_index_0_i972_reg_293                        |    8   |
|                           phi_mul3189_reg_286                           |   17   |
|                           phi_urem3191_reg_279                          |    8   |
|                             tmp_146_reg_324                             |   16   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   108  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   108  |   154  |
+-----------+--------+--------+--------+
