{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611244875303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611244875311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 22 00:01:15 2021 " "Processing started: Fri Jan 22 00:01:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611244875311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244875311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244875311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611244875702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611244875702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read " "Found entity 1: fifo_read" {  } { { "../rtl/fifo_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/fifo_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(27) " "Verilog HDL Declaration information at sdram_write.v(27): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_write.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(31) " "Verilog HDL Declaration information at sdram_write.v(31): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_write.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(27) " "Verilog HDL Declaration information at sdram_read.v(27): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(31) " "Verilog HDL Declaration information at sdram_read.v(31): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(30) " "Verilog HDL Declaration information at sdram_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885012 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(176) " "Verilog HDL warning at sdram_arbit.v(176): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_arbit.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1611244885014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_arbit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(32) " "Verilog HDL Declaration information at sdram_a_ref.v(32): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/sdram/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_NUM data_num uart_sdram.v(44) " "Verilog HDL Declaration information at uart_sdram.v(44): object \"DATA_NUM\" differs only in case from object \"data_num\" in the same scope" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611244885028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/uart_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/uart_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sdram " "Found entity 1: uart_sdram" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/opency4/44_uart_sdram/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/opency4/44_uart_sdram/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/read_fifo/read_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/read_fifo/read_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo " "Found entity 1: read_fifo" {  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_sdram " "Elaborating entity \"uart_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611244885084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/uart_sdram.v" "clk_gen_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1389 " "Parameter \"clk2_phase_shift\" = \"-1389\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885133 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611244885133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/uart_sdram.v" "uart_rx_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/uart_sdram.v" "sdram_top_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "fifo_ctrl_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "../rtl/sdram/fifo_ctrl.v" "wr_fifo_data" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "dcfifo_component" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244885440 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611244885440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3fk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3fk1 " "Found entity 1: dcfifo_3fk1" {  } { { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3fk1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated " "Elaborating entity \"dcfifo_3fk1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g_gray2bin" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g1p" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "wrptr_g1p" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_3fk1.tdf" "fifo_ram" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_brp" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/alt_synch_pipe_vd8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_dgwp" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe13" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/alt_synch_pipe_vd8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/alt_synch_pipe_0e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_3fk1.tdf" "ws_dgrp" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/alt_synch_pipe_0e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_msb" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244885865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244885865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3fk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244885865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_ctrl_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_init_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886111 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(159) " "Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_init.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886112 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_arbit_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886113 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(145) " "Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_arbit.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886114 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_a_ref_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886115 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(155) " "Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886116 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_write_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886117 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(141) " "Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_write.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886118 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_read_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886119 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(151) " "Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886121 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(172) " "Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611244886121 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_read fifo_read:fifo_read_inst " "Elaborating entity \"fifo_read\" for hierarchy \"fifo_read:fifo_read_inst\"" {  } { { "../rtl/uart_sdram.v" "fifo_read_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst " "Elaborating entity \"read_fifo\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\"" {  } { { "../rtl/fifo_read.v" "read_fifo_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/fifo_read.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/read_fifo/read_fifo.v" "scfifo_component" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611244886297 ""}  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611244886297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_un21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_un21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_un21 " "Found entity 1: scfifo_un21" {  } { { "db/scfifo_un21.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/scfifo_un21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_un21 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated " "Elaborating entity \"scfifo_un21\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5u21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5u21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5u21 " "Found entity 1: a_dpfifo_5u21" {  } { { "db/a_dpfifo_5u21.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_dpfifo_5u21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5u21 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo " "Elaborating entity \"a_dpfifo_5u21\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\"" {  } { { "db/scfifo_un21.tdf" "dpfifo" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/scfifo_un21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_5u21.tdf" "fifo_state" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_dpfifo_5u21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qm1 " "Found entity 1: altsyncram_2qm1" {  } { { "db/altsyncram_2qm1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_2qm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2qm1 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|altsyncram_2qm1:FIFOram " "Elaborating entity \"altsyncram_2qm1\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|altsyncram_2qm1:FIFOram\"" {  } { { "db/a_dpfifo_5u21.tdf" "FIFOram" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_dpfifo_5u21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/cntr_cpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611244886508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244886508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_un21:auto_generated\|a_dpfifo_5u21:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5u21.tdf" "rd_ptr_count" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_dpfifo_5u21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/uart_sdram.v" "uart_tx_inst" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244886512 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 298 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 330 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 362 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 394 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 426 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 458 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 490 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_8271:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/altsyncram_8271.tdf" 522 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 89 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1611244886749 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1611244886749 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1611244886749 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611244887354 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_tx.v" 32 -1 0 } } { "../rtl/sdram/sdram_write.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_write.v" 161 -1 0 } } { "../rtl/sdram/sdram_a_ref.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 175 -1 0 } } { "../rtl/sdram/sdram_init.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_init.v" 181 -1 0 } } { "../rtl/sdram/sdram_read.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/sdram/sdram_read.v" 172 -1 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 66 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/dcfifo_3fk1.tdf" 70 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_677.tdf" 33 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/a_graycounter_2lc.tdf" 47 2 0 } } { "../rtl/uart_rx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_rx.v" 43 -1 0 } } { "../rtl/uart_rx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_rx.v" 42 -1 0 } } { "../rtl/uart_rx.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_rx.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611244887374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611244887374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611244887589 "|uart_sdram|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611244887589 "|uart_sdram|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611244887589 "|uart_sdram|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611244887589 "|uart_sdram|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611244887589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611244887682 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611244888451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/output_files/uart_sdram.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/output_files/uart_sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244888540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611244888676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611244888676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "884 " "Implemented 884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611244888771 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611244888771 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611244888771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "808 " "Implemented 808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611244888771 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611244888771 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1611244888771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611244888771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611244888794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 22 00:01:28 2021 " "Processing ended: Fri Jan 22 00:01:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611244888794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611244888794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611244888794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611244888794 ""}
