

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Jan 26 20:12:12 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   007F60                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _display
    56   007F60  003F               	dw	63
    57   007F62  0006               	dw	6
    58   007F64  005B               	dw	91
    59   007F66  004F               	dw	79
    60   007F68  0066               	dw	102
    61   007F6A  006D               	dw	109
    62   007F6C  007D               	dw	125
    63   007F6E  0007               	dw	7
    64   007F70  007F               	dw	127
    65   007F72  006F               	dw	111
    66   000000                     _LATD	set	3980
    67   000000                     _TRISD	set	3989
    68   000000                     _ADCON1bits	set	4033
    69                           
    70                           ; #config settings
    71                           
    72                           	psect	cinit
    73   007F74                     __pcinit:
    74                           	callstack 0
    75   007F74                     start_initialization:
    76                           	callstack 0
    77   007F74                     __initialization:
    78                           	callstack 0
    79                           
    80                           ; Initialize objects allocated to COMRAM (20 bytes)
    81                           ; load TBLPTR registers with __pidataCOMRAM
    82   007F74  0E60               	movlw	low __pidataCOMRAM
    83   007F76  6EF6               	movwf	tblptrl,c
    84   007F78  0E7F               	movlw	high __pidataCOMRAM
    85   007F7A  6EF7               	movwf	tblptrh,c
    86   007F7C  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    87   007F7E  6EF8               	movwf	tblptru,c
    88   007F80  EE00  F001         	lfsr	0,__pdataCOMRAM
    89   007F84  EE10 F014          	lfsr	1,20
    90   007F88                     copy_data0:
    91   007F88  0009               	tblrd		*+
    92   007F8A  CFF5 FFEE          	movff	tablat,postinc0
    93   007F8E  50E5               	movf	postdec1,w,c
    94   007F90  50E1               	movf	fsr1l,w,c
    95   007F92  E1FA               	bnz	copy_data0
    96   007F94                     end_of_initialization:
    97                           	callstack 0
    98   007F94                     __end_of__initialization:
    99                           	callstack 0
   100   007F94  0100               	movlb	0
   101   007F96  EFCD  F03F         	goto	_main	;jump to C main() function
   102                           
   103                           	psect	dataCOMRAM
   104   000001                     __pdataCOMRAM:
   105                           	callstack 0
   106   000001                     _display:
   107                           	callstack 0
   108   000001                     	ds	20
   109                           
   110                           	psect	cstackCOMRAM
   111   000015                     __pcstackCOMRAM:
   112                           	callstack 0
   113   000015                     ??_main:
   114                           
   115                           ; 1 bytes @ 0x0
   116   000015                     	ds	2
   117   000017                     main@i:
   118                           	callstack 0
   119                           
   120                           ; 2 bytes @ 0x2
   121   000017                     	ds	2
   122                           
   123 ;;
   124 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   125 ;;
   126 ;; *************** function _main *****************
   127 ;; Defined at:
   128 ;;		line 35 in file "Display7Seg.c"
   129 ;; Parameters:    Size  Location     Type
   130 ;;		None
   131 ;; Auto vars:     Size  Location     Type
   132 ;;  i               2    2[COMRAM] int 
   133 ;; Return value:  Size  Location     Type
   134 ;;                  1    wreg      void 
   135 ;; Registers used:
   136 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   137 ;; Tracked objects:
   138 ;;		On entry : 0/0
   139 ;;		On exit  : 0/0
   140 ;;		Unchanged: 0/0
   141 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   142 ;;      Params:         0       0       0       0       0       0       0       0       0
   143 ;;      Locals:         2       0       0       0       0       0       0       0       0
   144 ;;      Temps:          2       0       0       0       0       0       0       0       0
   145 ;;      Totals:         4       0       0       0       0       0       0       0       0
   146 ;;Total ram usage:        4 bytes
   147 ;; This function calls:
   148 ;;		Nothing
   149 ;; This function is called by:
   150 ;;		Startup code after reset
   151 ;; This function uses a non-reentrant model
   152 ;;
   153                           
   154                           	psect	text0
   155   007F9A                     __ptext0:
   156                           	callstack 0
   157   007F9A                     _main:
   158                           	callstack 31
   159   007F9A                     
   160                           ;Display7Seg.c: 37:     ADCON1bits.PCFG = 0x0F;
   161   007F9A  0E0F               	movlw	15
   162   007F9C  12C1               	iorwf	193,f,c	;volatile
   163                           
   164                           ;Display7Seg.c: 38:     TRISD = 0;
   165   007F9E  0E00               	movlw	0
   166   007FA0  6E95               	movwf	149,c	;volatile
   167   007FA2                     l15:
   168                           
   169                           ;Display7Seg.c: 43:         for (int i = 0; i < 10; i++){
   170   007FA2  0E00               	movlw	0
   171   007FA4  6E18               	movwf	(main@i+1)^0,c
   172   007FA6  0E00               	movlw	0
   173   007FA8  6E17               	movwf	main@i^0,c
   174   007FAA                     l702:
   175                           
   176                           ;Display7Seg.c: 44:             LATD = display[i];
   177   007FAA  90D8               	bcf	status,0,c
   178   007FAC  3417               	rlcf	main@i^0,w,c
   179   007FAE  6ED9               	movwf	fsr2l,c
   180   007FB0  3418               	rlcf	(main@i+1)^0,w,c
   181   007FB2  6EDA               	movwf	fsr2h,c
   182   007FB4  0E01               	movlw	low _display
   183   007FB6  26D9               	addwf	fsr2l,f,c
   184   007FB8  0E00               	movlw	high _display
   185   007FBA  22DA               	addwfc	fsr2h,f,c
   186   007FBC  50DF               	movf	indf2,w,c
   187   007FBE  6E8C               	movwf	140,c	;volatile
   188   007FC0                     
   189                           ;Display7Seg.c: 45:             _delay((unsigned long)((100)*(48000000/4000.0)));
   190   007FC0  0E07               	movlw	7
   191   007FC2  6E16               	movwf	(??_main+1)^0,c
   192   007FC4  0E17               	movlw	23
   193   007FC6  6E15               	movwf	??_main^0,c
   194   007FC8  0E6A               	movlw	106
   195   007FCA                     u27:
   196   007FCA  2EE8               	decfsz	wreg,f,c
   197   007FCC  D7FE               	bra	u27
   198   007FCE  2E15               	decfsz	??_main^0,f,c
   199   007FD0  D7FC               	bra	u27
   200   007FD2  2E16               	decfsz	(??_main+1)^0,f,c
   201   007FD4  D7FA               	bra	u27
   202   007FD6  D000               	nop2	
   203   007FD8                     
   204                           ;Display7Seg.c: 46:         }
   205   007FD8  4A17               	infsnz	main@i^0,f,c
   206   007FDA  2A18               	incf	(main@i+1)^0,f,c
   207   007FDC  BE18               	btfsc	(main@i+1)^0,7,c
   208   007FDE  EFFA  F03F         	goto	u11
   209   007FE2  5018               	movf	(main@i+1)^0,w,c
   210   007FE4  E109               	bnz	u10
   211   007FE6  0E0A               	movlw	10
   212   007FE8  5C17               	subwf	main@i^0,w,c
   213   007FEA  A0D8               	btfss	status,0,c
   214   007FEC  EFFA  F03F         	goto	u11
   215   007FF0  EFFC  F03F         	goto	u10
   216   007FF4                     u11:
   217   007FF4  EFD5  F03F         	goto	l702
   218   007FF8                     u10:
   219   007FF8  EFD1  F03F         	goto	l15
   220   007FFC  EF00  F000         	goto	start
   221   008000                     __end_of_main:
   222                           	callstack 0
   223   000000                     
   224                           	psect	rparam
   225   000000                     
   226                           	psect	idloc
   227                           
   228                           ;Config register IDLOC0 @ 0x200000
   229                           ;	unspecified, using default values
   230   200000                     	org	2097152
   231   200000  FF                 	db	255
   232                           
   233                           ;Config register IDLOC1 @ 0x200001
   234                           ;	unspecified, using default values
   235   200001                     	org	2097153
   236   200001  FF                 	db	255
   237                           
   238                           ;Config register IDLOC2 @ 0x200002
   239                           ;	unspecified, using default values
   240   200002                     	org	2097154
   241   200002  FF                 	db	255
   242                           
   243                           ;Config register IDLOC3 @ 0x200003
   244                           ;	unspecified, using default values
   245   200003                     	org	2097155
   246   200003  FF                 	db	255
   247                           
   248                           ;Config register IDLOC4 @ 0x200004
   249                           ;	unspecified, using default values
   250   200004                     	org	2097156
   251   200004  FF                 	db	255
   252                           
   253                           ;Config register IDLOC5 @ 0x200005
   254                           ;	unspecified, using default values
   255   200005                     	org	2097157
   256   200005  FF                 	db	255
   257                           
   258                           ;Config register IDLOC6 @ 0x200006
   259                           ;	unspecified, using default values
   260   200006                     	org	2097158
   261   200006  FF                 	db	255
   262                           
   263                           ;Config register IDLOC7 @ 0x200007
   264                           ;	unspecified, using default values
   265   200007                     	org	2097159
   266   200007  FF                 	db	255
   267                           
   268                           	psect	config
   269                           
   270                           ;Config register CONFIG1L @ 0x300000
   271                           ;	unspecified, using default values
   272                           ;	PLL Prescaler Selection bits
   273                           ;	PLLDIV = 0x0, unprogrammed default
   274                           ;	System Clock Postscaler Selection bits
   275                           ;	CPUDIV = 0x0, unprogrammed default
   276                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   277                           ;	USBDIV = 0x0, unprogrammed default
   278   300000                     	org	3145728
   279   300000  00                 	db	0
   280                           
   281                           ;Config register CONFIG1H @ 0x300001
   282                           ;	unspecified, using default values
   283                           ;	Oscillator Selection bits
   284                           ;	FOSC = 0x5, unprogrammed default
   285                           ;	Fail-Safe Clock Monitor Enable bit
   286                           ;	FCMEN = 0x0, unprogrammed default
   287                           ;	Internal/External Oscillator Switchover bit
   288                           ;	IESO = 0x0, unprogrammed default
   289   300001                     	org	3145729
   290   300001  05                 	db	5
   291                           
   292                           ;Config register CONFIG2L @ 0x300002
   293                           ;	Power-up Timer Enable bit
   294                           ;	PWRT = OFF, PWRT disabled
   295                           ;	Brown-out Reset Enable bits
   296                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   297                           ;	Brown-out Reset Voltage bits
   298                           ;	BORV = 3, Minimum setting 2.05V
   299                           ;	USB Voltage Regulator Enable bit
   300                           ;	VREGEN = OFF, USB voltage regulator disabled
   301   300002                     	org	3145730
   302   300002  19                 	db	25
   303                           
   304                           ;Config register CONFIG2H @ 0x300003
   305                           ;	Watchdog Timer Enable bit
   306                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   307                           ;	Watchdog Timer Postscale Select bits
   308                           ;	WDTPS = 32768, 1:32768
   309   300003                     	org	3145731
   310   300003  1E                 	db	30
   311                           
   312                           ; Padding undefined space
   313   300004                     	org	3145732
   314   300004  FF                 	db	255
   315                           
   316                           ;Config register CONFIG3H @ 0x300005
   317                           ;	CCP2 MUX bit
   318                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   319                           ;	PORTB A/D Enable bit
   320                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   321                           ;	Low-Power Timer 1 Oscillator Enable bit
   322                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   323                           ;	MCLR Pin Enable bit
   324                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   325   300005                     	org	3145733
   326   300005  81                 	db	129
   327                           
   328                           ;Config register CONFIG4L @ 0x300006
   329                           ;	Stack Full/Underflow Reset Enable bit
   330                           ;	STVREN = ON, Stack full/underflow will cause Reset
   331                           ;	Single-Supply ICSP Enable bit
   332                           ;	LVP = ON, Single-Supply ICSP enabled
   333                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   334                           ;	ICPRT = OFF, ICPORT disabled
   335                           ;	Extended Instruction Set Enable bit
   336                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   337                           ;	Background Debugger Enable bit
   338                           ;	DEBUG = 0x1, unprogrammed default
   339   300006                     	org	3145734
   340   300006  85                 	db	133
   341                           
   342                           ; Padding undefined space
   343   300007                     	org	3145735
   344   300007  FF                 	db	255
   345                           
   346                           ;Config register CONFIG5L @ 0x300008
   347                           ;	Code Protection bit
   348                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   349                           ;	Code Protection bit
   350                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   351                           ;	Code Protection bit
   352                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   353                           ;	Code Protection bit
   354                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   355   300008                     	org	3145736
   356   300008  0F                 	db	15
   357                           
   358                           ;Config register CONFIG5H @ 0x300009
   359                           ;	Boot Block Code Protection bit
   360                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   361                           ;	Data EEPROM Code Protection bit
   362                           ;	CPD = OFF, Data EEPROM is not code-protected
   363   300009                     	org	3145737
   364   300009  C0                 	db	192
   365                           
   366                           ;Config register CONFIG6L @ 0x30000A
   367                           ;	Write Protection bit
   368                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   369                           ;	Write Protection bit
   370                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   371                           ;	Write Protection bit
   372                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   373                           ;	Write Protection bit
   374                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   375   30000A                     	org	3145738
   376   30000A  0F                 	db	15
   377                           
   378                           ;Config register CONFIG6H @ 0x30000B
   379                           ;	Configuration Register Write Protection bit
   380                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   381                           ;	Boot Block Write Protection bit
   382                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   383                           ;	Data EEPROM Write Protection bit
   384                           ;	WRTD = OFF, Data EEPROM is not write-protected
   385   30000B                     	org	3145739
   386   30000B  E0                 	db	224
   387                           
   388                           ;Config register CONFIG7L @ 0x30000C
   389                           ;	Table Read Protection bit
   390                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   391                           ;	Table Read Protection bit
   392                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   393                           ;	Table Read Protection bit
   394                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   395                           ;	Table Read Protection bit
   396                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   397   30000C                     	org	3145740
   398   30000C  0F                 	db	15
   399                           
   400                           ;Config register CONFIG7H @ 0x30000D
   401                           ;	Boot Block Table Read Protection bit
   402                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   403   30000D                     	org	3145741
   404   30000D  40                 	db	64
   405                           tosu	equ	0xFFF
   406                           tosh	equ	0xFFE
   407                           tosl	equ	0xFFD
   408                           stkptr	equ	0xFFC
   409                           pclatu	equ	0xFFB
   410                           pclath	equ	0xFFA
   411                           pcl	equ	0xFF9
   412                           tblptru	equ	0xFF8
   413                           tblptrh	equ	0xFF7
   414                           tblptrl	equ	0xFF6
   415                           tablat	equ	0xFF5
   416                           prodh	equ	0xFF4
   417                           prodl	equ	0xFF3
   418                           indf0	equ	0xFEF
   419                           postinc0	equ	0xFEE
   420                           postdec0	equ	0xFED
   421                           preinc0	equ	0xFEC
   422                           plusw0	equ	0xFEB
   423                           fsr0h	equ	0xFEA
   424                           fsr0l	equ	0xFE9
   425                           wreg	equ	0xFE8
   426                           indf1	equ	0xFE7
   427                           postinc1	equ	0xFE6
   428                           postdec1	equ	0xFE5
   429                           preinc1	equ	0xFE4
   430                           plusw1	equ	0xFE3
   431                           fsr1h	equ	0xFE2
   432                           fsr1l	equ	0xFE1
   433                           bsr	equ	0xFE0
   434                           indf2	equ	0xFDF
   435                           postinc2	equ	0xFDE
   436                           postdec2	equ	0xFDD
   437                           preinc2	equ	0xFDC
   438                           plusw2	equ	0xFDB
   439                           fsr2h	equ	0xFDA
   440                           fsr2l	equ	0xFD9
   441                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        20
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4      24
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      45
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      25        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      4      18       1       25.3%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
BITBIGSFRlh         2B      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      18      24        0.0%
DATA                 0      0      18       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Jan 26 20:12:12 2023

                     l15 7FA2                       u10 7FF8                       u11 7FF4  
                     u27 7FCA                      l702 7FAA                      l704 7FC0  
                    l706 7FD8                      l708 7FDC                      l696 7F9A  
                    wreg 000FE8                     _LATD 000F8C                     _main 7F9A  
                   fsr2h 000FDA                     indf2 000FDF                     fsr1l 000FE1  
                   fsr2l 000FD9                     start 0000             ___param_bank 000000  
                  ?_main 0015                    _TRISD 000F95                    main@i 0017  
                  tablat 000FF5                    status 000FD8          __initialization 7F74  
           __end_of_main 8000                   ??_main 0015            __activetblptr 000000  
                 isa$std 000001             __pdataCOMRAM 0001                   tblptrh 000FF7  
                 tblptrl 000FF6                   tblptru 000FF8               __accesstop 0060  
__end_of__initialization 7F94            ___rparam_used 000001           __pcstackCOMRAM 0015  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F74  
                __ramtop 0800                  __ptext0 7F9A                  _display 0001  
   end_of_initialization 7F94                  postdec1 000FE5                  postinc0 000FEE  
          __pidataCOMRAM 7F60      start_initialization 7F74               _ADCON1bits 000FC1  
              copy_data0 7F88                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
