# Reading D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/tcl/vsim/pref.tcl
# do Delayff_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC {D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:24 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC" D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/SRC/Delayff.v 
# -- Compiling module Delayff
# 
# Top level modules:
# 	Delayff
# End time: 22:52:24 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB {D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:24 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB" D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v 
# -- Compiling module Delayff_tb
# 
# Top level modules:
# 	Delayff_tb
# End time: 22:52:24 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Delayff_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Delayff_tb 
# Start time: 22:52:24 on Nov 13,2022
# Loading work.Delayff_tb
# Loading work.Delayff
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module Delayff_tb at D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/../TB/Delayff_tb.v line 23
restart
# Break key hit
# Break key hit
# Break key hit
# Break key hit
run -all
restart
run -all
# End time: 22:55:12 on Nov 13,2022, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
