Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May  5 12:40:49 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.156   -10529.470                   3924               238545       -0.301     -109.193                   1466               238465        1.100        0.000                       0                 92011  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.302}        12.604          79.340          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        2.856        0.000                      0                 1101       -0.006       -0.274                     46                 1101        2.850        0.000                       0                   580  
  clk_out2_clk_wiz_1        1.126        0.000                      0               236461       -0.068       -0.409                     48               236461        5.534        0.000                       0                 91427  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -3.014     -708.157                    348                  388       -0.301      -37.265                    144                  348  
clk_out1_clk_wiz_1  clk_out2_clk_wiz_1       -5.156    -9820.146                   3575                 3615       -0.156      -71.246                   1228                 3575  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.925        0.000                      0                  294        0.169        0.000                      0                  294  
**async_default**   clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -1.167       -1.167                      1                    1        0.005        0.000                      0                    1  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       11.121        0.000                      0                  295        0.169        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :           46  Failing Endpoints,  Worst Slack       -0.006ns,  Total Violation       -0.274ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/m_rx_axis_tdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.528ns (17.553%)  route 2.480ns (82.447%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/pkt_cnt_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 f  mac_engine_instance/pkt_cnt_reg[40]/Q
                         net (fo=3, unplaced)         0.545    -2.025    mac_engine_instance/pkt_cnt_reg_n_0_[40]
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.902 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_7/O
                         net (fo=1, unplaced)         0.532    -1.370    mac_engine_instance/m_rx_axis_tkeep[7]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.327 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, unplaced)         0.270    -1.057    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.014 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=13, unplaced)        0.320    -0.694    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    -0.651 r  mac_engine_instance/m_rx_axis_tdata[55]_i_2/O
                         net (fo=66, unplaced)        0.359    -0.292    mac_engine_instance/m_rx_axis_tdata[55]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043    -0.249 r  mac_engine_instance/m_rx_axis_tdata[55]_i_1/O
                         net (fo=46, unplaced)        0.454     0.205    mac_engine_instance/m_rx_axis_tdata[55]_i_1_n_0
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[10]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDRE (Setup_fdre_C_R)       -0.302     3.061    mac_engine_instance/m_rx_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/m_rx_axis_tdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.528ns (17.553%)  route 2.480ns (82.447%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/pkt_cnt_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 r  mac_engine_instance/pkt_cnt_reg[40]/Q
                         net (fo=3, unplaced)         0.545    -2.025    mac_engine_instance/pkt_cnt_reg_n_0_[40]
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.902 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_7/O
                         net (fo=1, unplaced)         0.532    -1.370    mac_engine_instance/m_rx_axis_tkeep[7]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.327 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, unplaced)         0.270    -1.057    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.014 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=13, unplaced)        0.320    -0.694    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    -0.651 f  mac_engine_instance/m_rx_axis_tdata[55]_i_2/O
                         net (fo=66, unplaced)        0.359    -0.292    mac_engine_instance/m_rx_axis_tdata[55]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043    -0.249 f  mac_engine_instance/m_rx_axis_tdata[55]_i_1/O
                         net (fo=46, unplaced)        0.454     0.205    mac_engine_instance/m_rx_axis_tdata[55]_i_1_n_0
                         FDRE                                         f  mac_engine_instance/m_rx_axis_tdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[10]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDRE (Setup_fdre_C_R)       -0.302     3.061    mac_engine_instance/m_rx_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/m_rx_axis_tdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.528ns (17.553%)  route 2.480ns (82.447%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/pkt_cnt_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 f  mac_engine_instance/pkt_cnt_reg[40]/Q
                         net (fo=3, unplaced)         0.545    -2.025    mac_engine_instance/pkt_cnt_reg_n_0_[40]
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.902 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_7/O
                         net (fo=1, unplaced)         0.532    -1.370    mac_engine_instance/m_rx_axis_tkeep[7]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.327 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, unplaced)         0.270    -1.057    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.014 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=13, unplaced)        0.320    -0.694    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    -0.651 r  mac_engine_instance/m_rx_axis_tdata[55]_i_2/O
                         net (fo=66, unplaced)        0.359    -0.292    mac_engine_instance/m_rx_axis_tdata[55]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043    -0.249 r  mac_engine_instance/m_rx_axis_tdata[55]_i_1/O
                         net (fo=46, unplaced)        0.454     0.205    mac_engine_instance/m_rx_axis_tdata[55]_i_1_n_0
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[11]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDRE (Setup_fdre_C_R)       -0.302     3.061    mac_engine_instance/m_rx_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/m_rx_axis_tdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.528ns (17.553%)  route 2.480ns (82.447%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/pkt_cnt_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 r  mac_engine_instance/pkt_cnt_reg[40]/Q
                         net (fo=3, unplaced)         0.545    -2.025    mac_engine_instance/pkt_cnt_reg_n_0_[40]
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.902 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_7/O
                         net (fo=1, unplaced)         0.532    -1.370    mac_engine_instance/m_rx_axis_tkeep[7]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.327 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, unplaced)         0.270    -1.057    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.014 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=13, unplaced)        0.320    -0.694    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    -0.651 f  mac_engine_instance/m_rx_axis_tdata[55]_i_2/O
                         net (fo=66, unplaced)        0.359    -0.292    mac_engine_instance/m_rx_axis_tdata[55]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043    -0.249 f  mac_engine_instance/m_rx_axis_tdata[55]_i_1/O
                         net (fo=46, unplaced)        0.454     0.205    mac_engine_instance/m_rx_axis_tdata[55]_i_1_n_0
                         FDRE                                         f  mac_engine_instance/m_rx_axis_tdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    mac_engine_instance/clk_out1
                         FDRE                                         r  mac_engine_instance/m_rx_axis_tdata_reg[11]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDRE (Setup_fdre_C_R)       -0.302     3.061    mac_engine_instance/m_rx_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  2.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.104ns (65.800%)  route 0.054ns (34.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.863 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.054    -0.809    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.070    -0.822    
                         FDCE (Hold_fdce_C_D)         0.019    -0.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.104ns (65.800%)  route 0.054ns (34.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.054    -0.809    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
                         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.070    -0.822    
                         FDCE (Hold_fdce_C_D)         0.019    -0.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.104ns (65.800%)  route 0.054ns (34.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.863 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, unplaced)         0.054    -0.809    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.070    -0.822    
                         FDCE (Hold_fdce_C_D)         0.019    -0.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.104ns (65.800%)  route 0.054ns (34.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, unplaced)         0.054    -0.809    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
                         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
                         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.070    -0.822    
                         FDCE (Hold_fdce_C_D)         0.019    -0.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 -0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.400       4.561                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960              clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.350         3.200       2.850                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.200       2.850                DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -0.409ns
PW    :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.825ns (16.848%)  route 9.007ns (83.152%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538    -2.032    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.909 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445    -1.464    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.421 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409    -1.012    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324    -0.645    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -0.602 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483    -0.119    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043    -0.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     0.222    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     0.265 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     0.649    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     0.692 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     1.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.153 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     1.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     1.838    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     1.881 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     1.881    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.137 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.191 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.191    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     2.280 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     2.510    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     2.634 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     2.945    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     3.312    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     3.355 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     3.756    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.799 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     4.217    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     4.260 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281     4.541    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043     4.584 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455     5.039    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043     5.082 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418     5.500    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.543 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305     5.848    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043     5.891 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281     6.172    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043     6.215 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313     6.528    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043     6.571 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323     6.894    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043     6.937 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270     7.207    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043     7.250 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270     7.520    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.563 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466     8.030    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     9.155    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.825ns (16.848%)  route 9.007ns (83.152%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538    -2.032    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445    -1.464    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.421 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409    -1.012    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.969 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324    -0.645    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -0.602 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483    -0.119    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043    -0.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     0.222    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     0.265 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     0.649    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     0.692 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     1.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.153 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     1.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     1.838    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     1.881 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     1.881    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.137 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.191 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.191    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     2.280 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     2.510    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     2.634 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     2.945    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     3.312    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     3.355 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     3.756    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.799 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     4.217    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     4.260 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281     4.541    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043     4.584 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455     5.039    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043     5.082 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418     5.500    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.543 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305     5.848    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043     5.891 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281     6.172    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043     6.215 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313     6.528    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043     6.571 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323     6.894    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043     6.937 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270     7.207    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043     7.250 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270     7.520    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.563 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466     8.030    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     9.155    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.825ns (16.848%)  route 9.007ns (83.152%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538    -2.032    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.909 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445    -1.464    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.421 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409    -1.012    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.969 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324    -0.645    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -0.602 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483    -0.119    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043    -0.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     0.222    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     0.265 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     0.649    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     0.692 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     1.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.153 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     1.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     1.838    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     1.881 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     1.881    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.137 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.191 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.191    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     2.280 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     2.510    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     2.634 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     2.945    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.988 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     3.312    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     3.355 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     3.756    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.799 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     4.217    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     4.260 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281     4.541    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043     4.584 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455     5.039    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043     5.082 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418     5.500    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.543 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305     5.848    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043     5.891 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281     6.172    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043     6.215 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313     6.528    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043     6.571 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323     6.894    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043     6.937 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270     7.207    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043     7.250 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270     7.520    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.563 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466     8.030    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     9.155    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.825ns (16.848%)  route 9.007ns (83.152%))
  Logic Levels:           27  (CARRY4=3 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233    -2.570 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero/Q
                         net (fo=2, unplaced)         0.538    -2.032    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/placegen[9].placeBlock.pI/non_zero
                         LUT6 (Prop_lut6_I0_O)        0.123    -1.909 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/issue_instruction_daemon_CP_856.issue_instruction_daemon_cp_element_group_62.gj_issue_instruction_daemon_cp_element_group_62/symbol_out_sig<10>5_SW0/O
                         net (fo=8, unplaced)         0.445    -1.464    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N36
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.421 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/issue_instruction_daemon_instance/data_path.OutportGroup_0.teu_ifetch_to_idecode_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=477, unplaced)       0.409    -1.012    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_ifetch_to_idecode_pipe_write_req[0]
                         LUT5 (Prop_lut5_I0_O)        0.043    -0.969 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/Mmux_final_req11/O
                         net (fo=16, unplaced)        0.324    -0.645    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/final_req[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -0.602 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.phi_stmt_8399.phi/odata<188>1/O
                         net (fo=39, unplaced)        0.483    -0.119    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/teu_idispatch_to_stream_corrector_pipe_read_data[202]
                         LUT6 (Prop_lut6_I3_O)        0.043    -0.076 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164/O
                         net (fo=5, unplaced)         0.298     0.222    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/_v164
                         LUT3 (Prop_lut3_I2_O)        0.043     0.265 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_2.noblock_teu_idispatch_to_ifetch_write_2/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=178, unplaced)       0.384     0.649    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/noblock_teu_idispatch_to_ifetch_pipe_write_req[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     0.692 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.noblock_teu_idispatch_to_ifetch_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<144>1/O
                         net (fo=2, unplaced)         0.418     1.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_1.data_out[144]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.153 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>_SW1/O
                         net (fo=12, unplaced)        0.318     1.471    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/N38
                         LUT6 (Prop_lut6_I5_O)        0.043     1.514 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130<0>/O
                         net (fo=16, unplaced)        0.324     1.838    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v130
                         LUT6 (Prop_lut6_I5_O)        0.043     1.881 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut<1>/O
                         net (fo=1, unplaced)         0.000     1.881    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_lut[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.137 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<0>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[3]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.191 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<4>_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     2.191    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy[7]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089     2.280 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<8>_CARRY4/CO[1]
                         net (fo=9, unplaced)         0.230     2.510    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1279
                         LUT1 (Prop_lut1_I0_O)        0.124     2.634 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1/O
                         net (fo=9, unplaced)         0.311     2.945    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/Mcompar__v1279_cy<9>_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.988 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1/O
                         net (fo=16, unplaced)        0.324     3.312    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/_v1481_1
                         LUT4 (Prop_lut4_I0_O)        0.043     3.355 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/Mmux_pushreqv11/O
                         net (fo=347, unplaced)       0.401     3.756    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.799 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23_1/O
                         net (fo=2, unplaced)         0.418     4.217    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/Mmux_TagsArraysBlock.access_addr23
                         LUT6 (Prop_lut6_I3_O)        0.043     4.260 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2/O
                         net (fo=2, unplaced)         0.281     4.541    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match2
                         LUT6 (Prop_lut6_I5_O)        0.043     4.584 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3/O
                         net (fo=12, unplaced)        0.455     5.039    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/lookup_match3
                         LUT6 (Prop_lut6_I5_O)        0.043     5.082 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1/O
                         net (fo=2, unplaced)         0.418     5.500    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.543 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit2_SW1/O
                         net (fo=7, unplaced)         0.305     5.848    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N162
                         LUT5 (Prop_lut5_I4_O)        0.043     5.891 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.access_tag_lookup1_SW3/O
                         net (fo=2, unplaced)         0.281     6.172    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2100
                         LUT6 (Prop_lut6_I5_O)        0.043     6.215 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/va_tlb_match_hit3_SW4/O
                         net (fo=10, unplaced)        0.313     6.528    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/N2071
                         LUT6 (Prop_lut6_I4_O)        0.043     6.571 f  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1/O
                         net (fo=15, unplaced)        0.323     6.894    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/Mmux_matched_index_var21_1
                         LUT3 (Prop_lut3_I1_O)        0.043     6.937 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var151/O
                         net (fo=1, unplaced)         0.270     7.207    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var15
                         LUT6 (Prop_lut6_I5_O)        0.043     7.250 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/Mmux_array_mem_set_enable_var14/O
                         net (fo=1, unplaced)         0.270     7.520    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/array_mem_set_enable_var[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.563 r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o1/O
                         net (fo=8, unplaced)         0.466     8.030    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/enable_writebar_AND_972_o
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/clk
                         RAMB36E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1/CLKARDCLK
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     9.155    test_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/Mram_mem_array1
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231    -0.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.070    -0.822    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.564    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231    -0.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.070    -0.822    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.564    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaDcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231    -0.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.070    -0.822    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.564    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_60/Q
                         net (fo=3, unplaced)         0.231    -0.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[60]
                         RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
                         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.070    -0.822    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.258    -0.564    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/lookupAndUpdatePaIcacheRlut_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.302 }
Period(ns):         12.604
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.604      10.765               test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/MemorySpace_memory_space_2/nonTrivGen.core/lrr/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.604      200.756              clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.302       5.534                test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.302       5.534                test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591               clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000               clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          348  Failing Endpoints,  Worst Slack       -3.014ns,  Total Violation     -708.157ns
Hold  :          144  Failing Endpoints,  Worst Slack       -0.301ns,  Total Violation      -37.265ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.313ns  (logic 0.485ns (20.965%)  route 1.828ns (79.035%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 413.743 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 413.127 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   417.337    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353   411.984 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466   412.450    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   412.543 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584   413.127    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   413.360 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=26, unplaced)        0.493   413.853    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.123   413.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__34/O
                         net (fo=1, unplaced)         0.270   414.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_153
                         LUT6 (Prop_lut6_I5_O)        0.043   414.289 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=9, unplaced)         0.311   414.600    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043   414.643 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, unplaced)         0.288   414.931    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
                         LUT2 (Prop_lut2_I0_O)        0.043   414.974 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=36, unplaced)        0.466   415.441    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   417.195    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417   412.777 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443   413.221    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   413.304 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439   413.743    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695   413.047    
                         clock uncertainty           -0.217   412.830    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   412.426    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        412.426    
                         arrival time                        -415.441    
  -------------------------------------------------------------------
                         slack                                 -3.014    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.313ns  (logic 0.485ns (20.965%)  route 1.828ns (79.035%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 413.743 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 413.127 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   417.337    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353   411.984 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466   412.450    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   412.543 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584   413.127    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   413.360 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=26, unplaced)        0.493   413.853    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.123   413.976 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__34/O
                         net (fo=1, unplaced)         0.270   414.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_153
                         LUT6 (Prop_lut6_I5_O)        0.043   414.289 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=9, unplaced)         0.311   414.600    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043   414.643 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, unplaced)         0.288   414.931    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
                         LUT2 (Prop_lut2_I0_O)        0.043   414.974 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=36, unplaced)        0.466   415.441    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
                         RAMB36E1                                     f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   417.195    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417   412.777 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443   413.221    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   413.304 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439   413.743    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695   413.047    
                         clock uncertainty           -0.217   412.830    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   412.426    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        412.426    
                         arrival time                        -415.441    
  -------------------------------------------------------------------
                         slack                                 -3.014    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.313ns  (logic 0.485ns (20.965%)  route 1.828ns (79.035%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 413.743 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 413.127 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   417.337    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353   411.984 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466   412.450    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   412.543 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584   413.127    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   413.360 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=26, unplaced)        0.493   413.853    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.123   413.976 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__34/O
                         net (fo=1, unplaced)         0.270   414.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_153
                         LUT6 (Prop_lut6_I5_O)        0.043   414.289 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=9, unplaced)         0.311   414.600    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043   414.643 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, unplaced)         0.288   414.931    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
                         LUT2 (Prop_lut2_I0_O)        0.043   414.974 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=36, unplaced)        0.466   415.441    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   417.195    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417   412.777 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443   413.221    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   413.304 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439   413.743    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695   413.047    
                         clock uncertainty           -0.217   412.830    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404   412.426    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        412.426    
                         arrival time                        -415.441    
  -------------------------------------------------------------------
                         slack                                 -3.014    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.313ns  (logic 0.485ns (20.965%)  route 1.828ns (79.035%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 413.743 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 413.127 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   417.337    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353   411.984 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466   412.450    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   412.543 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584   413.127    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   413.360 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=26, unplaced)        0.493   413.853    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.123   413.976 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1174_delayed_5_0_1209_inst_block.W_rwbar_1174_delayed_5_0_1209_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__34/O
                         net (fo=1, unplaced)         0.270   414.246    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_153
                         LUT6 (Prop_lut6_I5_O)        0.043   414.289 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=9, unplaced)         0.311   414.600    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043   414.643 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, unplaced)         0.288   414.931    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
                         LUT2 (Prop_lut2_I0_O)        0.043   414.974 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=36, unplaced)        0.466   415.441    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
                         RAMB36E1                                     f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   417.195    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417   412.777 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443   413.221    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   413.304 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439   413.743    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB36E1                                     r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695   413.047    
                         clock uncertainty           -0.217   412.830    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404   412.426    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        412.426    
                         arrival time                        -415.441    
  -------------------------------------------------------------------
                         slack                                 -3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.301ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/Q
                         net (fo=1, unplaced)         0.231    -0.632    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.301ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[46]/Q
                         net (fo=1, unplaced)         0.231    -0.632    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
                         RAMB18E1                                     f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.301ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=1, unplaced)         0.231    -0.632    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.258    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.301ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.104ns (31.017%)  route 0.231ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out2
                         FDRE                                         r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[57]/Q
                         net (fo=1, unplaced)         0.231    -0.632    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
                         RAMB18E1                                     f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
                         RAMB18E1                                     r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.258    -0.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 -0.301    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :         3575  Failing Endpoints,  Worst Slack       -5.156ns,  Total Violation    -9820.146ns
Hold  :         1228  Failing Endpoints,  Worst Slack       -0.156ns,  Total Violation      -71.246ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.156ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        4.660ns  (logic 0.743ns (15.944%)  route 3.917ns (84.056%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 401.040 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 400.425 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   404.635    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353   399.281 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466   399.748    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   399.841 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584   400.425    DualClockedQueue_AFB_req_inst/clk_out1
                         FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   400.658 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, unplaced)         0.455   401.113    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
                         LUT3 (Prop_lut3_I0_O)        0.123   401.236 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=129, unplaced)       0.513   401.749    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/E[0]
                         LUT6 (Prop_lut6_I2_O)        0.043   401.792 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__56/O
                         net (fo=3, unplaced)         0.288   402.080    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_32
                         LUT6 (Prop_lut6_I3_O)        0.043   402.123 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_11/O
                         net (fo=1, unplaced)         0.359   402.482    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token2_out
                         LUT6 (Prop_lut6_I5_O)        0.043   402.525 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27/O
                         net (fo=26, unplaced)        0.336   402.861    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
                         LUT6 (Prop_lut6_I1_O)        0.043   402.904 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__86/O
                         net (fo=5, unplaced)         0.298   403.202    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043   403.245 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__85/O
                         net (fo=3, unplaced)         0.288   403.533    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_73
                         LUT6 (Prop_lut6_I3_O)        0.043   403.576 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, unplaced)         0.431   404.007    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043   404.050 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__53/O
                         net (fo=19, unplaced)        0.329   404.379    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_12
                         LUT5 (Prop_lut5_I2_O)        0.043   404.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__89/O
                         net (fo=13, unplaced)        0.320   404.742    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_123
                         LUT5 (Prop_lut5_I4_O)        0.043   404.785 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__136/O
                         net (fo=5, unplaced)         0.300   405.085    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   404.492    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417   400.075 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443   400.518    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   400.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439   401.040    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.695   400.345    
                         clock uncertainty           -0.217   400.128    
                         FDRE (Setup_fdre_C_CE)      -0.199   399.929    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        399.929    
                         arrival time                        -405.085    
  -------------------------------------------------------------------
                         slack                                 -5.156    

Slack (VIOLATED) :        -5.156ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        4.660ns  (logic 0.743ns (15.944%)  route 3.917ns (84.056%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 401.040 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 400.425 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   404.635    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353   399.281 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466   399.748    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   399.841 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584   400.425    DualClockedQueue_AFB_req_inst/clk_out1
                         FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   400.658 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, unplaced)         0.455   401.113    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
                         LUT3 (Prop_lut3_I0_O)        0.123   401.236 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=129, unplaced)       0.513   401.749    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/E[0]
                         LUT6 (Prop_lut6_I2_O)        0.043   401.792 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__56/O
                         net (fo=3, unplaced)         0.288   402.080    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_32
                         LUT6 (Prop_lut6_I3_O)        0.043   402.123 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_11/O
                         net (fo=1, unplaced)         0.359   402.482    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token2_out
                         LUT6 (Prop_lut6_I5_O)        0.043   402.525 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27/O
                         net (fo=26, unplaced)        0.336   402.861    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
                         LUT6 (Prop_lut6_I1_O)        0.043   402.904 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__86/O
                         net (fo=5, unplaced)         0.298   403.202    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043   403.245 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__85/O
                         net (fo=3, unplaced)         0.288   403.533    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_73
                         LUT6 (Prop_lut6_I3_O)        0.043   403.576 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, unplaced)         0.431   404.007    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043   404.050 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__53/O
                         net (fo=19, unplaced)        0.329   404.379    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_12
                         LUT5 (Prop_lut5_I2_O)        0.043   404.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__89/O
                         net (fo=13, unplaced)        0.320   404.742    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_123
                         LUT5 (Prop_lut5_I4_O)        0.043   404.785 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__136/O
                         net (fo=5, unplaced)         0.300   405.085    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/E[0]
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   404.492    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417   400.075 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443   400.518    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   400.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439   401.040    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.695   400.345    
                         clock uncertainty           -0.217   400.128    
                         FDRE (Setup_fdre_C_CE)      -0.199   399.929    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        399.929    
                         arrival time                        -405.085    
  -------------------------------------------------------------------
                         slack                                 -5.156    

Slack (VIOLATED) :        -5.156ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        4.660ns  (logic 0.743ns (15.944%)  route 3.917ns (84.056%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 401.040 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 400.425 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   404.635    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353   399.281 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466   399.748    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   399.841 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584   400.425    DualClockedQueue_AFB_req_inst/clk_out1
                         FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   400.658 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, unplaced)         0.455   401.113    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
                         LUT3 (Prop_lut3_I0_O)        0.123   401.236 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=129, unplaced)       0.513   401.749    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/E[0]
                         LUT6 (Prop_lut6_I2_O)        0.043   401.792 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__56/O
                         net (fo=3, unplaced)         0.288   402.080    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_32
                         LUT6 (Prop_lut6_I3_O)        0.043   402.123 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_11/O
                         net (fo=1, unplaced)         0.359   402.482    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token2_out
                         LUT6 (Prop_lut6_I5_O)        0.043   402.525 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27/O
                         net (fo=26, unplaced)        0.336   402.861    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
                         LUT6 (Prop_lut6_I1_O)        0.043   402.904 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__86/O
                         net (fo=5, unplaced)         0.298   403.202    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043   403.245 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__85/O
                         net (fo=3, unplaced)         0.288   403.533    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_73
                         LUT6 (Prop_lut6_I3_O)        0.043   403.576 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, unplaced)         0.431   404.007    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043   404.050 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__53/O
                         net (fo=19, unplaced)        0.329   404.379    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_12
                         LUT5 (Prop_lut5_I2_O)        0.043   404.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__89/O
                         net (fo=13, unplaced)        0.320   404.742    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_123
                         LUT5 (Prop_lut5_I4_O)        0.043   404.785 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__136/O
                         net (fo=5, unplaced)         0.300   405.085    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   404.492    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417   400.075 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443   400.518    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   400.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439   401.040    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.695   400.345    
                         clock uncertainty           -0.217   400.128    
                         FDRE (Setup_fdre_C_CE)      -0.199   399.929    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        399.929    
                         arrival time                        -405.085    
  -------------------------------------------------------------------
                         slack                                 -5.156    

Slack (VIOLATED) :        -5.156ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        4.660ns  (logic 0.743ns (15.944%)  route 3.917ns (84.056%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 401.040 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 400.425 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   404.635    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353   399.281 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466   399.748    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   399.841 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584   400.425    DualClockedQueue_AFB_req_inst/clk_out1
                         FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   400.658 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, unplaced)         0.455   401.113    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
                         LUT3 (Prop_lut3_I0_O)        0.123   401.236 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=129, unplaced)       0.513   401.749    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/E[0]
                         LUT6 (Prop_lut6_I2_O)        0.043   401.792 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_32.gj_SoftwareRegisterAccessDaemon_cp_element_group_32/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__56/O
                         net (fo=3, unplaced)         0.288   402.080    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_32
                         LUT6 (Prop_lut6_I3_O)        0.043   402.123 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_11/O
                         net (fo=1, unplaced)         0.359   402.482    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token2_out
                         LUT6 (Prop_lut6_I5_O)        0.043   402.525 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27/O
                         net (fo=26, unplaced)        0.336   402.861    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
                         LUT6 (Prop_lut6_I1_O)        0.043   402.904 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__86/O
                         net (fo=5, unplaced)         0.298   403.202    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043   403.245 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1071_phi_seq_2070_block.phi_stmt_1071_phi_seq_2070/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__85/O
                         net (fo=3, unplaced)         0.288   403.533    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_73
                         LUT6 (Prop_lut6_I3_O)        0.043   403.576 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__53/O
                         net (fo=4, unplaced)         0.431   404.007    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043   404.050 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__53/O
                         net (fo=19, unplaced)        0.329   404.379    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_12
                         LUT5 (Prop_lut5_I2_O)        0.043   404.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__89/O
                         net (fo=13, unplaced)        0.320   404.742    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_123
                         LUT5 (Prop_lut5_I4_O)        0.043   404.785 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__136/O
                         net (fo=5, unplaced)         0.300   405.085    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/E[0]
                         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   404.492    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417   400.075 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443   400.518    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   400.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439   401.040    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/clk_out2
                         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.695   400.345    
                         clock uncertainty           -0.217   400.128    
                         FDRE (Setup_fdre_C_CE)      -0.199   399.929    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_123.gj_SoftwareRegisterAccessDaemon_cp_element_group_123/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        399.929    
                         arrival time                        -405.085    
  -------------------------------------------------------------------
                         slack                                 -5.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.104ns (49.612%)  route 0.106ns (50.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    mac_rx_instance/clk_out1
                         FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/Q
                         net (fo=4, unplaced)         0.106    -0.757    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72][0]
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/C
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         FDRE (Hold_fdre_C_D)        -0.013    -0.602    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.104ns (49.612%)  route 0.106ns (50.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    mac_rx_instance/clk_out1
                         FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  mac_rx_instance/RX_FIFO_pipe_read_data_reg[0]/Q
                         net (fo=4, unplaced)         0.106    -0.757    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72][0]
                         FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]/C
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         FDRE (Hold_fdre_C_D)        -0.013    -0.602    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.104ns (49.612%)  route 0.106ns (50.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    mac_rx_instance/clk_out1
                         FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/Q
                         net (fo=4, unplaced)         0.106    -0.757    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72][9]
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/C
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         FDRE (Hold_fdre_C_D)        -0.013    -0.602    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.104ns (49.612%)  route 0.106ns (50.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    mac_rx_instance/clk_out1
                         FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  mac_rx_instance/RX_FIFO_pipe_read_data_reg[10]/Q
                         net (fo=4, unplaced)         0.106    -0.757    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_data_reg[72][9]
                         FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
                         FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]/C
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         FDRE (Hold_fdre_C_D)        -0.013    -0.602    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     3.155    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     3.155    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     3.155    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 4.115 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     7.567    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417     3.150 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443     3.593    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     3.676 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439     4.115    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.662     3.453    
                         clock uncertainty           -0.090     3.363    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     3.155    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.104ns (50.086%)  route 0.104ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104    -0.759    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.104ns (50.086%)  route 0.104ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104    -0.759    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (48.021%)  route 0.113ns (51.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113    -0.750    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (48.021%)  route 0.113ns (51.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113    -0.750    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.167ns,  Total Violation       -1.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        0.582ns  (logic 0.233ns (40.034%)  route 0.349ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 413.743 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 413.127 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584   417.337    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353   411.984 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466   412.450    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093   412.543 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584   413.127    clock
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233   413.360 f  reset_sync_reg/Q
                         net (fo=80694, unplaced)     0.349   413.709    DualClockedQueue_ACB_resp_inst/reset_sync_reg
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439   417.195    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.417   412.777 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.443   413.221    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083   413.304 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.439   413.743    DualClockedQueue_ACB_resp_inst/clk_out1
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.695   413.047    
                         clock uncertainty           -0.217   412.830    
                         FDPE (Recov_fdpe_C_PRE)     -0.288   412.542    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        412.542    
                         arrival time                        -413.709    
  -------------------------------------------------------------------
                         slack                                 -1.167    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        0.311ns  (logic 0.129ns (41.455%)  route 0.182ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 415.062 - 416.028 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 415.038 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437   416.367 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259   416.626    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120   414.506 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243   414.749    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030   414.779 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259   415.038    clock
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.129   415.167 f  reset_sync_reg/Q
                         net (fo=80694, unplaced)     0.182   415.349    DualClockedQueue_ACB_resp_inst/reset_sync_reg
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359   416.388 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114   416.502    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.811   414.690 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231   414.922    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026   414.948 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.114   415.062    DualClockedQueue_ACB_resp_inst/clk_out1
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.086   414.976    
                         clock uncertainty           -0.217   414.759    
                         FDPE (Recov_fdpe_C_PRE)     -0.161   414.598    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        414.598    
                         arrival time                        -415.349    
  -------------------------------------------------------------------
                         slack                                 -0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.104ns (37.535%)  route 0.173ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    clock
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -0.863 f  reset_sync_reg/Q
                         net (fo=80694, unplaced)     0.173    -0.690    DualClockedQueue_ACB_resp_inst/reset_sync_reg
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.259    -0.892    DualClockedQueue_ACB_resp_inst/clk_out1
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.086    -0.806    
                         clock uncertainty            0.217    -0.589    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.695    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.185ns (35.815%)  route 0.332ns (64.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.803ns
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.166    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417    -3.251 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443    -2.808    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083    -2.725 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    -2.286    clock
                         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.185    -2.101 f  reset_sync_reg/Q
                         net (fo=80694, unplaced)     0.332    -1.769    DualClockedQueue_ACB_resp_inst/reset_sync_reg
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out1_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout1_buf/O
                         net (fo=578, unplaced)       0.584    -2.803    DualClockedQueue_ACB_resp_inst/clk_out1
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.695    -2.108    
                         clock uncertainty            0.217    -1.891    
                         FDPE (Remov_fdpe_C_PRE)     -0.205    -2.096    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          2.096    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     9.351    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     9.351    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     9.351    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.356ns (34.463%)  route 0.677ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 10.318 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.662ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.407    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.353    -3.946 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.466    -3.480    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.093    -3.387 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.584    -2.803    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.233    -2.570 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, unplaced)         0.285    -2.285    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
                         LUT2 (Prop_lut2_I0_O)        0.123    -2.162 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.392    -1.770    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.770    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.417     9.353 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.443     9.796    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.083     9.879 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.439    10.318    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.662     9.656    
                         clock uncertainty           -0.097     9.559    
                         FDPE (Recov_fdpe_C_PRE)     -0.208     9.351    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                 11.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.104ns (50.086%)  route 0.104ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104    -0.759    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.104ns (50.086%)  route 0.104ns (49.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.104    -0.759    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (48.021%)  route 0.113ns (51.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113    -0.750    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (48.021%)  route 0.113ns (51.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.473    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.811    -1.338 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.231    -1.107    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.026    -1.081 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.114    -0.967    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.104    -0.863 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.113    -0.750    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.696    clocking1/inst/clk_in1_clk_wiz_1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.120    -1.424 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.243    -1.181    clocking1/inst/clk_out2_clk_wiz_1
                         BUFG (Prop_bufg_I_O)         0.030    -1.151 r  clocking1/inst/clkout2_buf/O
                         net (fo=91425, unplaced)     0.259    -0.892    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.070    -0.822    
                         FDPE (Remov_fdpe_C_PRE)     -0.106    -0.928    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.178    





