# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../tb-generator/gen_testbench_no_reset.vhd" \

# Do not sort compile order
nosort
