fifo32to32.v,verilog,xil_defaultlib,../../../../../kc705_ETROC1_Array_Beam_Test_Four_Boards_20210113/kc705_mig.srcs/sources_1/ip/fifo32to32/sim/fifo32to32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
