{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463797317750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797317750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:21:57 2016 " "Processing started: Fri May 20 22:21:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797317750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463797317750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Comm -c DE0_Comm " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463797317751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463797318077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/vhdl_virtual_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/vhdl_virtual_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_virtual_jtag-SYN " "Found design unit 1: vhdl_virtual_jtag-SYN" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318609 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_virtual_jtag " "Found entity 1: vhdl_virtual_jtag" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/reset_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/reset_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_vhd-BHVR " "Found design unit 1: reset_vhd-BHVR" {  } { { "../vhdl/reset_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/reset_vhd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318612 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_vhd " "Found entity 1: reset_vhd" {  } { { "../vhdl/reset_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/reset_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/pll_vhd_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/pll_vhd_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vhd_clk-SYN " "Found design unit 1: pll_vhd_clk-SYN" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318617 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd_clk " "Found entity 1: pll_vhd_clk" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/jtag_uart_vhd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/jtag_uart_vhd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_vhd-STR " "Found design unit 1: jtag_uart_vhd-STR" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318620 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_vhd " "Found entity 1: jtag_uart_vhd" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/heartbeat_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/heartbeat_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heartbeat_vhd-BHVR " "Found design unit 1: heartbeat_vhd-BHVR" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318624 ""} { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_vhd " "Found entity 1: heartbeat_vhd" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/fsm_jtag_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/fsm_jtag_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_jtag_vhd-BHVR " "Found design unit 1: fsm_jtag_vhd-BHVR" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318626 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_jtag_vhd " "Found entity 1: fsm_jtag_vhd" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/de0_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/de0_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Comm-STR " "Found design unit 1: DE0_Comm-STR" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318629 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Comm " "Found entity 1: DE0_Comm" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf-SYN " "Found design unit 1: buf-SYN" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318633 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf " "Found entity 1: buf" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Comm " "Elaborating entity \"DE0_Comm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463797318714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vhd_clk pll_vhd_clk:U_PLL_CLOCK " "Elaborating entity \"pll_vhd_clk\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_PLL_CLOCK" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\"" {  } { { "../vhdl/pll_vhd_clk.vhd" "altpll_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\"" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797318766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Instantiated megafunction \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_vhd_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_vhd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318767 ""}  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797318767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vhd_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vhd_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd_clk_altpll " "Found entity 1: pll_vhd_clk_altpll" {  } { { "db/pll_vhd_clk_altpll.v" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/pll_vhd_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797318844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797318844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vhd_clk_altpll pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated " "Elaborating entity \"pll_vhd_clk_altpll\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_vhd reset_vhd:U_RESET_TIMER " "Elaborating entity \"reset_vhd\" for hierarchy \"reset_vhd:U_RESET_TIMER\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_RESET_TIMER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_vhd heartbeat_vhd:U_HEARTBEAT " "Elaborating entity \"heartbeat_vhd\" for hierarchy \"heartbeat_vhd:U_HEARTBEAT\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_HEARTBEAT" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_jtag_vhd fsm_jtag_vhd:U_FSM_JTAG " "Elaborating entity \"fsm_jtag_vhd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_FSM_JTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txmt fsm_jtag_vhd.vhd(25) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(25): object \"txmt\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txfl fsm_jtag_vhd.vhd(26) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(26): object \"txfl\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxfl fsm_jtag_vhd.vhd(28) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(28): object \"rxfl\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out fsm_jtag_vhd.vhd(88) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(88): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out fsm_jtag_vhd.vhd(89) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(89): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxmt fsm_jtag_vhd.vhd(97) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(97): signal \"rxmt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in fsm_jtag_vhd.vhd(108) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(108): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797318897 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[0\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[1\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[2\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[3\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[4\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[5\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[6\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[7\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd fsm_jtag_vhd.vhd(66) " "Inferred latch for \"rd\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr fsm_jtag_vhd.vhd(66) " "Inferred latch for \"wr\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797318898 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_vhd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART " "Elaborating entity \"jtag_uart_vhd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\"" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "U_JTAG_UART" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_virtual_jtag fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG " "Elaborating entity \"vhdl_virtual_jtag\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\"" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "U_VJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797318920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action ((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8)) " "Parameter \"sld_sim_action\" = \"((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8))\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 41 " "Parameter \"sld_sim_n_scan\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 312 " "Parameter \"sld_sim_total_length\" = \"312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318921 ""}  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797318921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT " "Elaborating entity \"buf\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\"" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "U_BUFFER_OUT" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797318945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/buf.vhd" "dcfifo_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Instantiated megafunction \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319025 ""}  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797319025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v1k1 " "Found entity 1: dcfifo_v1k1" {  } { { "db/dcfifo_v1k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v1k1 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated " "Elaborating entity \"dcfifo_v1k1\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_v1k1.tdf" "rdptr_g1p" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_v1k1.tdf" "wrptr_g1p" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qg31 " "Found entity 1: altsyncram_qg31" {  } { { "db/altsyncram_qg31.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/altsyncram_qg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qg31 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|altsyncram_qg31:fifo_ram " "Elaborating entity \"altsyncram_qg31\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|altsyncram_qg31:fifo_ram\"" {  } { { "db/dcfifo_v1k1.tdf" "fifo_ram" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_v1k1.tdf" "rs_dgwp" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe5 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe5" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_v1k1.tdf" "ws_dgrp" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe8 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe8\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe8" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_v1k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_966\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_v1k1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797319581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797319581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_v1k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_v1k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797319582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[0\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320955 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[1\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320955 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[7\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[6\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[5\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[3\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[4\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[2\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320956 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|rd " "Latch fsm_jtag_vhd:U_FSM_JTAG\|rd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797320957 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797320957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_v1k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 57 2 0 } } { "db/dcfifo_v1k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_v1k1.tdf" 61 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_r57.tdf" 32 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_njc.tdf" 32 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_r57.tdf" 42 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_njc.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463797320959 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463797320959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797321066 "|DE0_Comm|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463797321066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797321217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463797321946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797321946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463797322158 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463797322158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463797322158 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463797322158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463797322158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463797322158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797322207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:22:02 2016 " "Processing ended: Fri May 20 22:22:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797322207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797322207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797322207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463797322207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463797323269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797323270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:22:02 2016 " "Processing started: Fri May 20 22:22:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797323270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463797323270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463797323270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463797323358 ""}
{ "Info" "0" "" "Project  = DE0_Comm" {  } {  } 0 0 "Project  = DE0_Comm" 0 0 "Fitter" 0 0 1463797323359 ""}
{ "Info" "0" "" "Revision = DE0_Comm" {  } {  } 0 0 "Revision = DE0_Comm" 0 0 "Fitter" 0 0 1463797323359 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1463797323428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Comm EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Comm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463797323446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463797323509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463797323509 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_vhd_clk_altpll.v" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/pll_vhd_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1463797323594 ""}  } { { "db/pll_vhd_clk_altpll.v" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/pll_vhd_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463797323594 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463797323675 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463797323687 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463797323959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463797323959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463797323959 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463797323959 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463797323962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463797323962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463797323962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463797323962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463797323962 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463797323962 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463797323966 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 9 " "No exact pin location assignment(s) for 1 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50mhz " "Pin clk_50mhz not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50mhz } } } { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463797324558 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1463797324558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1463797324826 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v1k1 " "Entity dcfifo_v1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463797324828 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1463797324828 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Comm.sdc " "Reading SDC File: 'DE0_Comm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463797324832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_Comm.sdc 9 CLOCK_50 port " "Ignored filter at DE0_Comm.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463797324833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_Comm.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE0_Comm.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324834 ""}  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463797324834 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324834 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1463797324834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1463797324834 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1463797324836 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1463797324836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50mhz " "Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463797324837 "|DE0_Comm|clk_50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463797324837 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463797324837 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt " "Node: fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463797324837 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1463797324841 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324842 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1463797324842 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463797324842 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324842 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324842 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463797324842 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463797324842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""}  } { { "db/pll_vhd_clk_altpll.v" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/pll_vhd_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_vhd_clk:U_PLL_CLOCK|altpll:altpll_component|pll_vhd_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463797324885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463797324885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm_jtag_vhd:U_FSM_JTAG\|WideOr2~0  " "Automatically promoted node fsm_jtag_vhd:U_FSM_JTAG\|WideOr2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 71 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463797324885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_vhd:U_RESET_TIMER\|Equal0~0  " "Automatically promoted node reset_vhd:U_RESET_TIMER\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "heartbeat_vhd:U_HEARTBEAT\|heartbeat_arch " "Destination node heartbeat_vhd:U_HEARTBEAT\|heartbeat_arch" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartbeat_vhd:U_HEARTBEAT|heartbeat_arch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_STROBE " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state.S_STROBE" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state.S_STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state.S_WAIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "heartbeat_vhd:U_HEARTBEAT\|counter\[26\]~29 " "Destination node heartbeat_vhd:U_HEARTBEAT\|counter\[26\]~29" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartbeat_vhd:U_HEARTBEAT|counter[26]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state~9 " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state~9" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state~10 " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state~10" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state~11 " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state~11" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state~12 " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state~12" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT~0 " "Destination node fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT~0" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463797324885 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463797324885 ""}  } { { "../vhdl/reset_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/reset_vhd.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_vhd:U_RESET_TIMER|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463797324885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463797325234 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463797325236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463797325236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463797325238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463797325239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463797325240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463797325240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463797325242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463797325265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463797325267 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463797325267 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797325303 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1463797325303 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1463797325304 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1463797325304 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463797325304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463797326731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463797326969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463797326980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463797327356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463797327356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463797327762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463797328870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463797328870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463797329074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463797329076 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1463797329076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463797329076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463797329098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463797329169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463797329424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463797329490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463797329919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463797330349 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463797330890 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50mhz 3.3-V LVTTL E1 " "Pin clk_50mhz uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50mhz } } } { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1463797330895 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1463797330895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.fit.smsg " "Generated suppressed messages file C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463797331014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797331532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:22:11 2016 " "Processing ended: Fri May 20 22:22:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797331532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797331532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797331532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463797331532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463797332458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797332459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:22:12 2016 " "Processing started: Fri May 20 22:22:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797332459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463797332459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463797332459 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463797333548 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463797333588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797334316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:22:14 2016 " "Processing ended: Fri May 20 22:22:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797334316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797334316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797334316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463797334316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463797334917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463797335377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797335378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:22:15 2016 " "Processing started: Fri May 20 22:22:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797335378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463797335378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Comm -c DE0_Comm " "Command: quartus_sta DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463797335378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463797335474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463797335658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463797335733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463797335733 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1463797335947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v1k1 " "Entity dcfifo_v1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463797336036 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1463797336036 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Comm.sdc " "Reading SDC File: 'DE0_Comm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1463797336040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_Comm.sdc 9 CLOCK_50 port " "Ignored filter at DE0_Comm.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463797336042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_Comm.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE0_Comm.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336043 ""}  } { { "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/DE0_Comm.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463797336043 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336044 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1463797336044 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1463797336052 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1463797336052 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50mhz " "Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797336052 "|DE0_Comm|clk_50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797336052 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797336052 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt " "Node: fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797336053 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336211 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336212 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336212 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463797336213 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1463797336226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.790 " "Worst-case setup slack is 44.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.790         0.000 altera_reserved_tck  " "   44.790         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797336257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309         0.000 altera_reserved_tck  " "    0.309         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797336265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.948 " "Worst-case recovery slack is 48.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.948         0.000 altera_reserved_tck  " "   48.948         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797336289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 altera_reserved_tck  " "    0.884         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797336298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.508 " "Worst-case minimum pulse width slack is 49.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.508         0.000 altera_reserved_tck  " "   49.508         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797336305 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 243.339 ns " "Worst Case Available Settling Time: 243.339 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797336398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1463797336409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1463797336441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1463797337055 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1463797337151 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1463797337151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50mhz " "Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337152 "|DE0_Comm|clk_50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337152 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337152 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt " "Node: fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337152 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337154 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337156 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.477 " "Worst-case setup slack is 45.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.477         0.000 altera_reserved_tck  " "   45.477         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 altera_reserved_tck  " "    0.293         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.127 " "Worst-case recovery slack is 49.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.127         0.000 altera_reserved_tck  " "   49.127         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 altera_reserved_tck  " "    0.790         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.460 " "Worst-case minimum pulse width slack is 49.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460         0.000 altera_reserved_tck  " "   49.460         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337390 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 243.913 ns " "Worst Case Available Settling Time: 243.913 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337501 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1463797337514 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1463797337704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1463797337704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50mhz " "Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337704 "|DE0_Comm|clk_50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_CNT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337704 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT " "Node: fsm_jtag_vhd:U_FSM_JTAG\|state.S_INIT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337704 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt " "Node: fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|rxmtt was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463797337704 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337706 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U_PLL_CLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337706 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.305 " "Worst-case setup slack is 47.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.305         0.000 altera_reserved_tck  " "   47.305         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 altera_reserved_tck  " "    0.152         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.730 " "Worst-case recovery slack is 49.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.730         0.000 altera_reserved_tck  " "   49.730         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 altera_reserved_tck  " "    0.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302         0.000 altera_reserved_tck  " "   49.302         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463797337777 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 245.813 ns " "Worst Case Available Settling Time: 245.813 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1463797337893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463797338333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463797338333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797338476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:22:18 2016 " "Processing ended: Fri May 20 22:22:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797338476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797338476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797338476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463797338476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463797339592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797339592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:22:19 2016 " "Processing started: Fri May 20 22:22:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797339592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463797339592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463797339592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_6_1200mv_85c_slow.vo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_6_1200mv_85c_slow.vo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_6_1200mv_0c_slow.vo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_6_1200mv_0c_slow.vo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_min_1200mv_0c_fast.vo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_min_1200mv_0c_fast.vo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm.vo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm.vo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_6_1200mv_85c_v_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_6_1200mv_0c_v_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_min_1200mv_0c_v_fast.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_Comm_v.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/ simulation " "Generated file DE0_Comm_v.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1463797340905 ""}
{ "Info" "0" "" "Pin Package > Pad, Total Pin Count equal to pkg Count = 256" {  } {  } 0 0 "Pin Package > Pad, Total Pin Count equal to pkg Count = 256" 0 0 "Quartus II" 0 0 1463797341137 ""}
{ "Info" "0" "" "WARNING! NOT all package pins are BONDED to PAD!" {  } {  } 0 0 "WARNING! NOT all package pins are BONDED to PAD!" 0 0 "Quartus II" 0 0 1463797341137 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/board/bsd/EP4CE22F17C6_post.bsd " "Generated Boundary-Scan Description Language output file C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/board/bsd/EP4CE22F17C6_post.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "Quartus II" 0 -1 1463797341484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797341630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:22:21 2016 " "Processing ended: Fri May 20 22:22:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797341630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797341630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797341630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463797341630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus II Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463797342922 ""}
