<stg><name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %oldMax_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %oldMax_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %oldMax_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %oldMax_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %oldMax_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %oldMax_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %oldMax_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %oldMax_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oldMax_V_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln156_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %buf_V_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_load_1

]]></Node>
<StgValue><ssdm name="buf_V_load_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:11 %buf_V_1_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_1_load_1

]]></Node>
<StgValue><ssdm name="buf_V_1_load_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %buf_V_2_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_2_load_1

]]></Node>
<StgValue><ssdm name="buf_V_2_load_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %buf_V_3_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_3_load_1

]]></Node>
<StgValue><ssdm name="buf_V_3_load_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %buf_V_4_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_4_load_1

]]></Node>
<StgValue><ssdm name="buf_V_4_load_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %buf_V_5_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_5_load_1

]]></Node>
<StgValue><ssdm name="buf_V_5_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %buf_V_6_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_6_load_1

]]></Node>
<StgValue><ssdm name="buf_V_6_load_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %buf_V_7_load_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %buf_V_7_load_1

]]></Node>
<StgValue><ssdm name="buf_V_7_load_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
newFuncRoot:18 %zext_ln156_cast = zext i8 %zext_ln156_read

]]></Node>
<StgValue><ssdm name="zext_ln156_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i3 %buf_V_7_load_1_read, i3 %oldMax_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i3 %buf_V_6_load_1_read, i3 %oldMax_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i3 %buf_V_5_load_1_read, i3 %oldMax_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i3 %buf_V_4_load_1_read, i3 %oldMax_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i3 %buf_V_3_load_1_read, i3 %oldMax_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i3 %buf_V_2_load_1_read, i3 %oldMax_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i3 %buf_V_1_load_1_read, i3 %oldMax_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i3 %buf_V_load_1_read, i3 %oldMax_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i2 0, i2 %kx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:29 %br_ln0 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body39:0 %kx_1 = load i2 %kx

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:1 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:2 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:3 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:4 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:5 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:6 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:7 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body39:8 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %zext_ln156_cast

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body39:9 %icmp_ln158 = icmp_eq  i2 %kx_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body39:10 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body39:11 %kx_2 = add i2 %kx_1, i2 1

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body39:12 %br_ln158 = br i1 %icmp_ln158, void %for.body39.split, void %for.inc56.exitStub

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:0 %oldMax_V_load = load i3 %oldMax_V

]]></Node>
<StgValue><ssdm name="oldMax_V_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:1 %oldMax_V_1_load = load i3 %oldMax_V_1

]]></Node>
<StgValue><ssdm name="oldMax_V_1_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:2 %oldMax_V_2_load = load i3 %oldMax_V_2

]]></Node>
<StgValue><ssdm name="oldMax_V_2_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:3 %oldMax_V_3_load = load i3 %oldMax_V_3

]]></Node>
<StgValue><ssdm name="oldMax_V_3_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:4 %oldMax_V_4_load = load i3 %oldMax_V_4

]]></Node>
<StgValue><ssdm name="oldMax_V_4_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:5 %oldMax_V_5_load = load i3 %oldMax_V_5

]]></Node>
<StgValue><ssdm name="oldMax_V_5_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:6 %oldMax_V_6_load = load i3 %oldMax_V_6

]]></Node>
<StgValue><ssdm name="oldMax_V_6_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39.split:7 %oldMax_V_7_load = load i3 %oldMax_V_7

]]></Node>
<StgValue><ssdm name="oldMax_V_7_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body39.split:8 %specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln159"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body39.split:9 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body39.split:10 %inputData_V = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V

]]></Node>
<StgValue><ssdm name="inputData_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="24">
<![CDATA[
for.body39.split:11 %channeldata_V = trunc i24 %inputData_V

]]></Node>
<StgValue><ssdm name="channeldata_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:12 %icmp_ln1035 = icmp_ugt  i3 %channeldata_V, i3 %oldMax_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:13 %select_ln167 = select i1 %icmp_ln1035, i3 %channeldata_V, i3 %oldMax_V_load

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:14 %channeldata_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="channeldata_V_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:15 %icmp_ln1035_1 = icmp_ugt  i3 %channeldata_V_1, i3 %oldMax_V_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:16 %select_ln167_1 = select i1 %icmp_ln1035_1, i3 %channeldata_V_1, i3 %oldMax_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln167_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:17 %channeldata_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="channeldata_V_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:18 %icmp_ln1035_2 = icmp_ugt  i3 %channeldata_V_2, i3 %oldMax_V_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:19 %select_ln167_2 = select i1 %icmp_ln1035_2, i3 %channeldata_V_2, i3 %oldMax_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln167_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:20 %channeldata_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="channeldata_V_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:21 %icmp_ln1035_3 = icmp_ugt  i3 %channeldata_V_3, i3 %oldMax_V_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:22 %select_ln167_3 = select i1 %icmp_ln1035_3, i3 %channeldata_V_3, i3 %oldMax_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln167_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:23 %channeldata_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="channeldata_V_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:24 %icmp_ln1035_4 = icmp_ugt  i3 %channeldata_V_4, i3 %oldMax_V_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:25 %select_ln167_4 = select i1 %icmp_ln1035_4, i3 %channeldata_V_4, i3 %oldMax_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln167_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:26 %channeldata_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="channeldata_V_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:27 %icmp_ln1035_5 = icmp_ugt  i3 %channeldata_V_5, i3 %oldMax_V_5_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:28 %select_ln167_5 = select i1 %icmp_ln1035_5, i3 %channeldata_V_5, i3 %oldMax_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln167_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:29 %channeldata_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 18, i32 20

]]></Node>
<StgValue><ssdm name="channeldata_V_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:30 %icmp_ln1035_6 = icmp_ugt  i3 %channeldata_V_6, i3 %oldMax_V_6_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:31 %select_ln167_6 = select i1 %icmp_ln1035_6, i3 %channeldata_V_6, i3 %oldMax_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln167_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body39.split:32 %channeldata_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inputData_V, i32 21, i32 23

]]></Node>
<StgValue><ssdm name="channeldata_V_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body39.split:33 %icmp_ln1035_7 = icmp_ugt  i3 %channeldata_V_7, i3 %oldMax_V_7_load

]]></Node>
<StgValue><ssdm name="icmp_ln1035_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body39.split:34 %select_ln167_7 = select i1 %icmp_ln1035_7, i3 %channeldata_V_7, i3 %oldMax_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln167_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body39.split:35 %icmp_ln158_1 = icmp_eq  i2 %kx_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln158_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body39.split:36 %br_ln158 = br i1 %icmp_ln158_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:0 %store_ln168 = store i3 %select_ln167, i8 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:1 %store_ln168 = store i3 %select_ln167_1, i8 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:2 %store_ln168 = store i3 %select_ln167_2, i8 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:3 %store_ln168 = store i3 %select_ln167_3, i8 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:4 %store_ln168 = store i3 %select_ln167_4, i8 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:5 %store_ln168 = store i3 %select_ln167_5, i8 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:6 %store_ln168 = store i3 %select_ln167_6, i8 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
ifTrue:7 %store_ln168 = store i3 %select_ln167_7, i8 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:8 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln167 = store i3 %select_ln167_7, i3 %oldMax_V_7

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln167 = store i3 %select_ln167_6, i3 %oldMax_V_6

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:2 %store_ln167 = store i3 %select_ln167_5, i3 %oldMax_V_5

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:3 %store_ln167 = store i3 %select_ln167_4, i3 %oldMax_V_4

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:4 %store_ln167 = store i3 %select_ln167_3, i3 %oldMax_V_3

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:5 %store_ln167 = store i3 %select_ln167_2, i3 %oldMax_V_2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:6 %store_ln167 = store i3 %select_ln167_1, i3 %oldMax_V_1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:7 %store_ln167 = store i3 %select_ln167, i3 %oldMax_V

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:8 %store_ln158 = store i2 %kx_2, i2 %kx

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:9 %br_ln0 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
for.inc56.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
