
QUCONTROL_FOLLOWER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d050  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  0800d228  0800d228  0001d228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d864  0800d864  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800d864  0800d864  0001d864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d86c  0800d86c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d86c  0800d86c  0001d86c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d870  0800d870  0001d870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800d874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca4  20000068  0800d8dc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d0c  0800d8dc  00020d0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b283  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d4e  00000000  00000000  0004b35e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000023e0  00000000  00000000  000500b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c01  00000000  00000000  00052490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e23c  00000000  00000000  00054091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c20c  00000000  00000000  000822cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00125e1b  00000000  00000000  000ae4d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a2b0  00000000  00000000  001d42f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001de5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800d210 	.word	0x0800d210

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	0800d210 	.word	0x0800d210

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <acc_init>:
bno055_vec3_t mag = {0, 0, 0};
bno055_vec3_t grv = {0, 0, 0};
bno055_euler_t eul = {0, 0, 0};
bno055_vec4_t qua = {0, 0, 0};

uint8_t acc_init(void){
 8000514:	b580      	push	{r7, lr}
 8000516:	b0ae      	sub	sp, #184	; 0xb8
 8000518:	af02      	add	r7, sp, #8

    bno = (bno055_t){
 800051a:	4b1d      	ldr	r3, [pc, #116]	; (8000590 <acc_init+0x7c>)
 800051c:	4618      	mov	r0, r3
 800051e:	23ac      	movs	r3, #172	; 0xac
 8000520:	461a      	mov	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f00c fc5c 	bl	800cde0 <memset>
 8000528:	4b19      	ldr	r3, [pc, #100]	; (8000590 <acc_init+0x7c>)
 800052a:	4a1a      	ldr	r2, [pc, #104]	; (8000594 <acc_init+0x80>)
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	4b18      	ldr	r3, [pc, #96]	; (8000590 <acc_init+0x7c>)
 8000530:	2208      	movs	r2, #8
 8000532:	711a      	strb	r2, [r3, #4]
 8000534:	4b16      	ldr	r3, [pc, #88]	; (8000590 <acc_init+0x7c>)
 8000536:	2228      	movs	r2, #40	; 0x28
 8000538:	719a      	strb	r2, [r3, #6]
    	.i2c = &hi2c3, .addr = 0x28, .mode = BNO_MODE_IMU, ._temp_unit = 0,
    };

	 if((err = bno055_init(&bno)) == BNO_OK){
 800053a:	4815      	ldr	r0, [pc, #84]	; (8000590 <acc_init+0x7c>)
 800053c:	f000 f832 	bl	80005a4 <bno055_init>
 8000540:	4603      	mov	r3, r0
 8000542:	461a      	mov	r2, r3
 8000544:	4b14      	ldr	r3, [pc, #80]	; (8000598 <acc_init+0x84>)
 8000546:	701a      	strb	r2, [r3, #0]
 8000548:	4b13      	ldr	r3, [pc, #76]	; (8000598 <acc_init+0x84>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d113      	bne.n	8000578 <acc_init+0x64>
	    printf("[+] BNO055 init success\r\n");
 8000550:	4812      	ldr	r0, [pc, #72]	; (800059c <acc_init+0x88>)
 8000552:	f00c fb65 	bl	800cc20 <puts>
	 }else{
		 return 1;
	    //Error_Handler();
	 }

	 err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 8000556:	2300      	movs	r3, #0
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2300      	movs	r3, #0
 800055c:	2200      	movs	r2, #0
 800055e:	2100      	movs	r1, #0
 8000560:	480b      	ldr	r0, [pc, #44]	; (8000590 <acc_init+0x7c>)
 8000562:	f001 fae9 	bl	8001b38 <bno055_set_unit>
 8000566:	4603      	mov	r3, r0
 8000568:	461a      	mov	r2, r3
 800056a:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <acc_init+0x84>)
 800056c:	701a      	strb	r2, [r3, #0]
	 if(err != BNO_OK) {
 800056e:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <acc_init+0x84>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d004      	beq.n	8000580 <acc_init+0x6c>
 8000576:	e001      	b.n	800057c <acc_init+0x68>
		 return 1;
 8000578:	2301      	movs	r3, #1
 800057a:	e005      	b.n	8000588 <acc_init+0x74>
		 return 1;
 800057c:	2301      	movs	r3, #1
 800057e:	e003      	b.n	8000588 <acc_init+0x74>
	 }else{
		 printf("[BNO] Unit selection success\r\n");
 8000580:	4807      	ldr	r0, [pc, #28]	; (80005a0 <acc_init+0x8c>)
 8000582:	f00c fb4d 	bl	800cc20 <puts>
	 }
	 return 0;
 8000586:	2300      	movs	r3, #0

}
 8000588:	4618      	mov	r0, r3
 800058a:	37b0      	adds	r7, #176	; 0xb0
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000084 	.word	0x20000084
 8000594:	2000055c 	.word	0x2000055c
 8000598:	20000130 	.word	0x20000130
 800059c:	0800d228 	.word	0x0800d228
 80005a0:	0800d244 	.word	0x0800d244

080005a4 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 80005a4:	b590      	push	{r4, r7, lr}
 80005a6:	b0af      	sub	sp, #188	; 0xbc
 80005a8:	af2a      	add	r7, sp, #168	; 0xa8
 80005aa:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	799b      	ldrb	r3, [r3, #6]
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 80005bc:	687c      	ldr	r4, [r7, #4]
 80005be:	2301      	movs	r3, #1
 80005c0:	9329      	str	r3, [sp, #164]	; 0xa4
 80005c2:	f107 030e 	add.w	r3, r7, #14
 80005c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80005c8:	2300      	movs	r3, #0
 80005ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80005cc:	4668      	mov	r0, sp
 80005ce:	f104 0310 	add.w	r3, r4, #16
 80005d2:	229c      	movs	r2, #156	; 0x9c
 80005d4:	4619      	mov	r1, r3
 80005d6:	f00c fc8e 	bl	800cef6 <memcpy>
 80005da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80005de:	f001 fbb6 	bl	8001d4e <bno055_read_regs>
 80005e2:	4603      	mov	r3, r0
 80005e4:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <bno055_init+0x4c>
        return err;
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	e0b6      	b.n	800075e <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 80005f0:	7bbb      	ldrb	r3, [r7, #14]
 80005f2:	2ba0      	cmp	r3, #160	; 0xa0
 80005f4:	d001      	beq.n	80005fa <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 80005f6:	2306      	movs	r3, #6
 80005f8:	e0b1      	b.n	800075e <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 80005fa:	2100      	movs	r1, #0
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f001 fa74 	bl	8001aea <bno055_set_opmode>
 8000602:	4603      	mov	r3, r0
 8000604:	73fb      	strb	r3, [r7, #15]
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <bno055_init+0x6c>
        return err;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	e0a6      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8000610:	2002      	movs	r0, #2
 8000612:	f003 fe2d 	bl	8004270 <HAL_Delay>
    bno055_reset(imu);
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f001 fb53 	bl	8001cc2 <bno055_reset>
    HAL_Delay(5000);
 800061c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000620:	f003 fe26 	bl	8004270 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000624:	2100      	movs	r1, #0
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f001 faee 	bl	8001c08 <bno055_set_pwr_mode>
 800062c:	4603      	mov	r3, r0
 800062e:	73fb      	strb	r3, [r7, #15]
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <bno055_init+0x96>
        return err;
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	e091      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 800063a:	200a      	movs	r0, #10
 800063c:	f003 fe18 	bl	8004270 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000640:	2100      	movs	r1, #0
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f001 fbe6 	bl	8001e14 <bno055_set_page>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <bno055_init+0xb2>
        return err;
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	e083      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8000656:	200c      	movs	r0, #12
 8000658:	f003 fe0a 	bl	8004270 <HAL_Delay>
    bno055_on(imu);
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f001 fb53 	bl	8001d08 <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	4619      	mov	r1, r3
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f001 fa3e 	bl	8001aea <bno055_set_opmode>
 800066e:	4603      	mov	r3, r0
 8000670:	73fb      	strb	r3, [r7, #15]
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <bno055_init+0xd8>
        return err;
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	e070      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800067c:	2018      	movs	r0, #24
 800067e:	f003 fdf7 	bl	8004270 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a38      	ldr	r2, [pc, #224]	; (8000768 <bno055_init+0x1c4>)
 8000686:	625a      	str	r2, [r3, #36]	; 0x24
    imu->acc_x = &bno055_acc_x;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a38      	ldr	r2, [pc, #224]	; (800076c <bno055_init+0x1c8>)
 800068c:	629a      	str	r2, [r3, #40]	; 0x28
    imu->acc_y = &bno055_acc_y;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a37      	ldr	r2, [pc, #220]	; (8000770 <bno055_init+0x1cc>)
 8000692:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->acc_z = &bno055_acc_z;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a37      	ldr	r2, [pc, #220]	; (8000774 <bno055_init+0x1d0>)
 8000698:	631a      	str	r2, [r3, #48]	; 0x30
    imu->acc = &bno055_acc;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a36      	ldr	r2, [pc, #216]	; (8000778 <bno055_init+0x1d4>)
 800069e:	635a      	str	r2, [r3, #52]	; 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a36      	ldr	r2, [pc, #216]	; (800077c <bno055_init+0x1d8>)
 80006a4:	639a      	str	r2, [r3, #56]	; 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a35      	ldr	r2, [pc, #212]	; (8000780 <bno055_init+0x1dc>)
 80006aa:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a35      	ldr	r2, [pc, #212]	; (8000784 <bno055_init+0x1e0>)
 80006b0:	641a      	str	r2, [r3, #64]	; 0x40
    imu->linear_acc = &bno055_linear_acc;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a34      	ldr	r2, [pc, #208]	; (8000788 <bno055_init+0x1e4>)
 80006b6:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyro_x = &bno055_gyro_x;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a34      	ldr	r2, [pc, #208]	; (800078c <bno055_init+0x1e8>)
 80006bc:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyro_y = &bno055_gyro_y;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a33      	ldr	r2, [pc, #204]	; (8000790 <bno055_init+0x1ec>)
 80006c2:	64da      	str	r2, [r3, #76]	; 0x4c
    imu->gyro_z = &bno055_gyro_z;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <bno055_init+0x1f0>)
 80006c8:	651a      	str	r2, [r3, #80]	; 0x50
    imu->gyro = &bno055_gyro;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4a32      	ldr	r2, [pc, #200]	; (8000798 <bno055_init+0x1f4>)
 80006ce:	655a      	str	r2, [r3, #84]	; 0x54
    imu->mag_x = &bno055_mag_x;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a32      	ldr	r2, [pc, #200]	; (800079c <bno055_init+0x1f8>)
 80006d4:	659a      	str	r2, [r3, #88]	; 0x58
    imu->mag_y = &bno055_mag_y;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a31      	ldr	r2, [pc, #196]	; (80007a0 <bno055_init+0x1fc>)
 80006da:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->mag_z = &bno055_mag_z;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a31      	ldr	r2, [pc, #196]	; (80007a4 <bno055_init+0x200>)
 80006e0:	661a      	str	r2, [r3, #96]	; 0x60
    imu->mag = &bno055_mag;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a30      	ldr	r2, [pc, #192]	; (80007a8 <bno055_init+0x204>)
 80006e6:	665a      	str	r2, [r3, #100]	; 0x64
    imu->gravity_x = &bno055_gravity_x;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	4a30      	ldr	r2, [pc, #192]	; (80007ac <bno055_init+0x208>)
 80006ec:	669a      	str	r2, [r3, #104]	; 0x68
    imu->gravity_y = &bno055_gravity_y;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a2f      	ldr	r2, [pc, #188]	; (80007b0 <bno055_init+0x20c>)
 80006f2:	66da      	str	r2, [r3, #108]	; 0x6c
    imu->gravity_z = &bno055_gravity_z;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a2f      	ldr	r2, [pc, #188]	; (80007b4 <bno055_init+0x210>)
 80006f8:	671a      	str	r2, [r3, #112]	; 0x70
    imu->gravity = &bno055_gravity;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a2e      	ldr	r2, [pc, #184]	; (80007b8 <bno055_init+0x214>)
 80006fe:	675a      	str	r2, [r3, #116]	; 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4a2e      	ldr	r2, [pc, #184]	; (80007bc <bno055_init+0x218>)
 8000704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    imu->euler_roll = &bno055_euler_roll;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a2d      	ldr	r2, [pc, #180]	; (80007c0 <bno055_init+0x21c>)
 800070c:	679a      	str	r2, [r3, #120]	; 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a2c      	ldr	r2, [pc, #176]	; (80007c4 <bno055_init+0x220>)
 8000712:	67da      	str	r2, [r3, #124]	; 0x7c
    imu->euler = &bno055_euler;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a2c      	ldr	r2, [pc, #176]	; (80007c8 <bno055_init+0x224>)
 8000718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a2b      	ldr	r2, [pc, #172]	; (80007cc <bno055_init+0x228>)
 8000720:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a2a      	ldr	r2, [pc, #168]	; (80007d0 <bno055_init+0x22c>)
 8000728:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a29      	ldr	r2, [pc, #164]	; (80007d4 <bno055_init+0x230>)
 8000730:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a28      	ldr	r2, [pc, #160]	; (80007d8 <bno055_init+0x234>)
 8000738:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    imu->quaternion = &bno055_quaternion;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4a27      	ldr	r2, [pc, #156]	; (80007dc <bno055_init+0x238>)
 8000740:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    imu->acc_config = &bno055_acc_conf;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a26      	ldr	r2, [pc, #152]	; (80007e0 <bno055_init+0x23c>)
 8000748:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4a25      	ldr	r2, [pc, #148]	; (80007e4 <bno055_init+0x240>)
 8000750:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    imu->mag_config = &bno055_mag_conf;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a24      	ldr	r2, [pc, #144]	; (80007e8 <bno055_init+0x244>)
 8000758:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    return BNO_OK;
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3714      	adds	r7, #20
 8000762:	46bd      	mov	sp, r7
 8000764:	bd90      	pop	{r4, r7, pc}
 8000766:	bf00      	nop
 8000768:	080007ed 	.word	0x080007ed
 800076c:	08000855 	.word	0x08000855
 8000770:	080008d5 	.word	0x080008d5
 8000774:	08000955 	.word	0x08000955
 8000778:	080009d5 	.word	0x080009d5
 800077c:	08000aa1 	.word	0x08000aa1
 8000780:	08000b21 	.word	0x08000b21
 8000784:	08000ba1 	.word	0x08000ba1
 8000788:	08000c21 	.word	0x08000c21
 800078c:	08000ced 	.word	0x08000ced
 8000790:	08000d6d 	.word	0x08000d6d
 8000794:	08000ded 	.word	0x08000ded
 8000798:	08000e6d 	.word	0x08000e6d
 800079c:	08000f39 	.word	0x08000f39
 80007a0:	08000fa5 	.word	0x08000fa5
 80007a4:	08001011 	.word	0x08001011
 80007a8:	0800107d 	.word	0x0800107d
 80007ac:	08001131 	.word	0x08001131
 80007b0:	080011b5 	.word	0x080011b5
 80007b4:	08001239 	.word	0x08001239
 80007b8:	080012bd 	.word	0x080012bd
 80007bc:	08001389 	.word	0x08001389
 80007c0:	0800140d 	.word	0x0800140d
 80007c4:	08001491 	.word	0x08001491
 80007c8:	08001515 	.word	0x08001515
 80007cc:	080015e1 	.word	0x080015e1
 80007d0:	08001651 	.word	0x08001651
 80007d4:	080016c1 	.word	0x080016c1
 80007d8:	08001731 	.word	0x08001731
 80007dc:	080017a1 	.word	0x080017a1
 80007e0:	0800187d 	.word	0x0800187d
 80007e4:	0800194d 	.word	0x0800194d
 80007e8:	08001a1b 	.word	0x08001a1b

080007ec <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b0af      	sub	sp, #188	; 0xbc
 80007f0:	af2a      	add	r7, sp, #168	; 0xa8
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 80007fa:	687c      	ldr	r4, [r7, #4]
 80007fc:	2301      	movs	r3, #1
 80007fe:	9329      	str	r3, [sp, #164]	; 0xa4
 8000800:	f107 030e 	add.w	r3, r7, #14
 8000804:	9328      	str	r3, [sp, #160]	; 0xa0
 8000806:	2334      	movs	r3, #52	; 0x34
 8000808:	9327      	str	r3, [sp, #156]	; 0x9c
 800080a:	4668      	mov	r0, sp
 800080c:	f104 0310 	add.w	r3, r4, #16
 8000810:	229c      	movs	r2, #156	; 0x9c
 8000812:	4619      	mov	r1, r3
 8000814:	f00c fb6f 	bl	800cef6 <memcpy>
 8000818:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800081c:	f001 fa97 	bl	8001d4e <bno055_read_regs>
 8000820:	4603      	mov	r3, r0
 8000822:	73fb      	strb	r3, [r7, #15]
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <bno055_temperature+0x42>
        return err;
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	e00d      	b.n	800084a <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	7bdb      	ldrb	r3, [r3, #15]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d004      	beq.n	8000840 <bno055_temperature+0x54>
 8000836:	7bbb      	ldrb	r3, [r7, #14]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	b2db      	uxtb	r3, r3
 800083c:	b25b      	sxtb	r3, r3
 800083e:	e001      	b.n	8000844 <bno055_temperature+0x58>
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	b25b      	sxtb	r3, r3
 8000844:	683a      	ldr	r2, [r7, #0]
 8000846:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3714      	adds	r7, #20
 800084e:	46bd      	mov	sp, r7
 8000850:	bd90      	pop	{r4, r7, pc}
	...

08000854 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b0af      	sub	sp, #188	; 0xbc
 8000858:	af2a      	add	r7, sp, #168	; 0xa8
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 800085e:	687c      	ldr	r4, [r7, #4]
 8000860:	2302      	movs	r3, #2
 8000862:	9329      	str	r3, [sp, #164]	; 0xa4
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	9328      	str	r3, [sp, #160]	; 0xa0
 800086a:	2308      	movs	r3, #8
 800086c:	9327      	str	r3, [sp, #156]	; 0x9c
 800086e:	4668      	mov	r0, sp
 8000870:	f104 0310 	add.w	r3, r4, #16
 8000874:	229c      	movs	r2, #156	; 0x9c
 8000876:	4619      	mov	r1, r3
 8000878:	f00c fb3d 	bl	800cef6 <memcpy>
 800087c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000880:	f001 fa65 	bl	8001d4e <bno055_read_regs>
 8000884:	4603      	mov	r3, r0
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <bno055_acc_x+0x3e>
        return err;
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	e019      	b.n	80008c6 <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000892:	7b7b      	ldrb	r3, [r7, #13]
 8000894:	021b      	lsls	r3, r3, #8
 8000896:	b21a      	sxth	r2, r3
 8000898:	7b3b      	ldrb	r3, [r7, #12]
 800089a:	b21b      	sxth	r3, r3
 800089c:	4313      	orrs	r3, r2
 800089e:	b21b      	sxth	r3, r3
 80008a0:	ee07 3a90 	vmov	s15, r3
 80008a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d102      	bne.n	80008b6 <bno055_acc_x+0x62>
 80008b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80008d0 <bno055_acc_x+0x7c>
 80008b4:	e001      	b.n	80008ba <bno055_acc_x+0x66>
 80008b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80008ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80008c4:	2300      	movs	r3, #0
};
 80008c6:	4618      	mov	r0, r3
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	bf00      	nop
 80008d0:	42c80000 	.word	0x42c80000

080008d4 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b0af      	sub	sp, #188	; 0xbc
 80008d8:	af2a      	add	r7, sp, #168	; 0xa8
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80008de:	687c      	ldr	r4, [r7, #4]
 80008e0:	2302      	movs	r3, #2
 80008e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80008ea:	230a      	movs	r3, #10
 80008ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80008ee:	4668      	mov	r0, sp
 80008f0:	f104 0310 	add.w	r3, r4, #16
 80008f4:	229c      	movs	r2, #156	; 0x9c
 80008f6:	4619      	mov	r1, r3
 80008f8:	f00c fafd 	bl	800cef6 <memcpy>
 80008fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000900:	f001 fa25 	bl	8001d4e <bno055_read_regs>
 8000904:	4603      	mov	r3, r0
 8000906:	73fb      	strb	r3, [r7, #15]
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <bno055_acc_y+0x3e>
        return err;
 800090e:	7bfb      	ldrb	r3, [r7, #15]
 8000910:	e019      	b.n	8000946 <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000912:	7b7b      	ldrb	r3, [r7, #13]
 8000914:	021b      	lsls	r3, r3, #8
 8000916:	b21a      	sxth	r2, r3
 8000918:	7b3b      	ldrb	r3, [r7, #12]
 800091a:	b21b      	sxth	r3, r3
 800091c:	4313      	orrs	r3, r2
 800091e:	b21b      	sxth	r3, r3
 8000920:	ee07 3a90 	vmov	s15, r3
 8000924:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <bno055_acc_y+0x62>
 8000930:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000950 <bno055_acc_y+0x7c>
 8000934:	e001      	b.n	800093a <bno055_acc_y+0x66>
 8000936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800093a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000944:	2300      	movs	r3, #0
};
 8000946:	4618      	mov	r0, r3
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	bd90      	pop	{r4, r7, pc}
 800094e:	bf00      	nop
 8000950:	42c80000 	.word	0x42c80000

08000954 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b0af      	sub	sp, #188	; 0xbc
 8000958:	af2a      	add	r7, sp, #168	; 0xa8
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800095e:	687c      	ldr	r4, [r7, #4]
 8000960:	2302      	movs	r3, #2
 8000962:	9329      	str	r3, [sp, #164]	; 0xa4
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	9328      	str	r3, [sp, #160]	; 0xa0
 800096a:	230c      	movs	r3, #12
 800096c:	9327      	str	r3, [sp, #156]	; 0x9c
 800096e:	4668      	mov	r0, sp
 8000970:	f104 0310 	add.w	r3, r4, #16
 8000974:	229c      	movs	r2, #156	; 0x9c
 8000976:	4619      	mov	r1, r3
 8000978:	f00c fabd 	bl	800cef6 <memcpy>
 800097c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000980:	f001 f9e5 	bl	8001d4e <bno055_read_regs>
 8000984:	4603      	mov	r3, r0
 8000986:	73fb      	strb	r3, [r7, #15]
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <bno055_acc_z+0x3e>
        return err;
 800098e:	7bfb      	ldrb	r3, [r7, #15]
 8000990:	e019      	b.n	80009c6 <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000992:	7b7b      	ldrb	r3, [r7, #13]
 8000994:	021b      	lsls	r3, r3, #8
 8000996:	b21a      	sxth	r2, r3
 8000998:	7b3b      	ldrb	r3, [r7, #12]
 800099a:	b21b      	sxth	r3, r3
 800099c:	4313      	orrs	r3, r2
 800099e:	b21b      	sxth	r3, r3
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d102      	bne.n	80009b6 <bno055_acc_z+0x62>
 80009b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80009d0 <bno055_acc_z+0x7c>
 80009b4:	e001      	b.n	80009ba <bno055_acc_z+0x66>
 80009b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80009ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80009c4:	2300      	movs	r3, #0
};
 80009c6:	4618      	mov	r0, r3
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	bf00      	nop
 80009d0:	42c80000 	.word	0x42c80000

080009d4 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b0b1      	sub	sp, #196	; 0xc4
 80009d8:	af2a      	add	r7, sp, #168	; 0xa8
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 80009de:	687c      	ldr	r4, [r7, #4]
 80009e0:	2306      	movs	r3, #6
 80009e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80009ea:	2308      	movs	r3, #8
 80009ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80009ee:	4668      	mov	r0, sp
 80009f0:	f104 0310 	add.w	r3, r4, #16
 80009f4:	229c      	movs	r2, #156	; 0x9c
 80009f6:	4619      	mov	r1, r3
 80009f8:	f00c fa7d 	bl	800cef6 <memcpy>
 80009fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a00:	f001 f9a5 	bl	8001d4e <bno055_read_regs>
 8000a04:	4603      	mov	r3, r0
 8000a06:	75fb      	strb	r3, [r7, #23]
 8000a08:	7dfb      	ldrb	r3, [r7, #23]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <bno055_acc+0x3e>
        return err;
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
 8000a10:	e03f      	b.n	8000a92 <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d101      	bne.n	8000a1e <bno055_acc+0x4a>
 8000a1a:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <bno055_acc+0xc8>)
 8000a1c:	e001      	b.n	8000a22 <bno055_acc+0x4e>
 8000a1e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000a22:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000a24:	7a7b      	ldrb	r3, [r7, #9]
 8000a26:	021b      	lsls	r3, r3, #8
 8000a28:	b21a      	sxth	r2, r3
 8000a2a:	7a3b      	ldrb	r3, [r7, #8]
 8000a2c:	b21b      	sxth	r3, r3
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b21b      	sxth	r3, r3
 8000a32:	ee07 3a90 	vmov	s15, r3
 8000a36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000a48:	7afb      	ldrb	r3, [r7, #11]
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	b21a      	sxth	r2, r3
 8000a4e:	7abb      	ldrb	r3, [r7, #10]
 8000a50:	b21b      	sxth	r3, r3
 8000a52:	4313      	orrs	r3, r2
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	ee07 3a90 	vmov	s15, r3
 8000a5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a5e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000a6c:	7b7b      	ldrb	r3, [r7, #13]
 8000a6e:	021b      	lsls	r3, r3, #8
 8000a70:	b21a      	sxth	r2, r3
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	b21b      	sxth	r3, r3
 8000a76:	4313      	orrs	r3, r2
 8000a78:	b21b      	sxth	r3, r3
 8000a7a:	ee07 3a90 	vmov	s15, r3
 8000a7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a82:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000a90:	2300      	movs	r3, #0
};
 8000a92:	4618      	mov	r0, r3
 8000a94:	371c      	adds	r7, #28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd90      	pop	{r4, r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	42c80000 	.word	0x42c80000

08000aa0 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b0af      	sub	sp, #188	; 0xbc
 8000aa4:	af2a      	add	r7, sp, #168	; 0xa8
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000aaa:	687c      	ldr	r4, [r7, #4]
 8000aac:	2302      	movs	r3, #2
 8000aae:	9329      	str	r3, [sp, #164]	; 0xa4
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	9328      	str	r3, [sp, #160]	; 0xa0
 8000ab6:	2328      	movs	r3, #40	; 0x28
 8000ab8:	9327      	str	r3, [sp, #156]	; 0x9c
 8000aba:	4668      	mov	r0, sp
 8000abc:	f104 0310 	add.w	r3, r4, #16
 8000ac0:	229c      	movs	r2, #156	; 0x9c
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f00c fa17 	bl	800cef6 <memcpy>
 8000ac8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000acc:	f001 f93f 	bl	8001d4e <bno055_read_regs>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	73fb      	strb	r3, [r7, #15]
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <bno055_linear_acc_x+0x3e>
        return err;
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	e019      	b.n	8000b12 <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000ade:	7b7b      	ldrb	r3, [r7, #13]
 8000ae0:	021b      	lsls	r3, r3, #8
 8000ae2:	b21a      	sxth	r2, r3
 8000ae4:	7b3b      	ldrb	r3, [r7, #12]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	b21b      	sxth	r3, r3
 8000aec:	ee07 3a90 	vmov	s15, r3
 8000af0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <bno055_linear_acc_x+0x62>
 8000afc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000b1c <bno055_linear_acc_x+0x7c>
 8000b00:	e001      	b.n	8000b06 <bno055_linear_acc_x+0x66>
 8000b02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000b10:	2300      	movs	r3, #0
};
 8000b12:	4618      	mov	r0, r3
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd90      	pop	{r4, r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	42c80000 	.word	0x42c80000

08000b20 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b0af      	sub	sp, #188	; 0xbc
 8000b24:	af2a      	add	r7, sp, #168	; 0xa8
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000b2a:	687c      	ldr	r4, [r7, #4]
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	9328      	str	r3, [sp, #160]	; 0xa0
 8000b36:	232a      	movs	r3, #42	; 0x2a
 8000b38:	9327      	str	r3, [sp, #156]	; 0x9c
 8000b3a:	4668      	mov	r0, sp
 8000b3c:	f104 0310 	add.w	r3, r4, #16
 8000b40:	229c      	movs	r2, #156	; 0x9c
 8000b42:	4619      	mov	r1, r3
 8000b44:	f00c f9d7 	bl	800cef6 <memcpy>
 8000b48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b4c:	f001 f8ff 	bl	8001d4e <bno055_read_regs>
 8000b50:	4603      	mov	r3, r0
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <bno055_linear_acc_y+0x3e>
        return err;
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	e019      	b.n	8000b92 <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b5e:	7b7b      	ldrb	r3, [r7, #13]
 8000b60:	021b      	lsls	r3, r3, #8
 8000b62:	b21a      	sxth	r2, r3
 8000b64:	7b3b      	ldrb	r3, [r7, #12]
 8000b66:	b21b      	sxth	r3, r3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	ee07 3a90 	vmov	s15, r3
 8000b70:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d102      	bne.n	8000b82 <bno055_linear_acc_y+0x62>
 8000b7c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000b9c <bno055_linear_acc_y+0x7c>
 8000b80:	e001      	b.n	8000b86 <bno055_linear_acc_y+0x66>
 8000b82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000b90:	2300      	movs	r3, #0
};
 8000b92:	4618      	mov	r0, r3
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd90      	pop	{r4, r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	42c80000 	.word	0x42c80000

08000ba0 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8000ba0:	b590      	push	{r4, r7, lr}
 8000ba2:	b0af      	sub	sp, #188	; 0xbc
 8000ba4:	af2a      	add	r7, sp, #168	; 0xa8
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000baa:	687c      	ldr	r4, [r7, #4]
 8000bac:	2302      	movs	r3, #2
 8000bae:	9329      	str	r3, [sp, #164]	; 0xa4
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	9328      	str	r3, [sp, #160]	; 0xa0
 8000bb6:	232c      	movs	r3, #44	; 0x2c
 8000bb8:	9327      	str	r3, [sp, #156]	; 0x9c
 8000bba:	4668      	mov	r0, sp
 8000bbc:	f104 0310 	add.w	r3, r4, #16
 8000bc0:	229c      	movs	r2, #156	; 0x9c
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f00c f997 	bl	800cef6 <memcpy>
 8000bc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bcc:	f001 f8bf 	bl	8001d4e <bno055_read_regs>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	73fb      	strb	r3, [r7, #15]
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <bno055_linear_acc_z+0x3e>
        return err;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	e019      	b.n	8000c12 <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000bde:	7b7b      	ldrb	r3, [r7, #13]
 8000be0:	021b      	lsls	r3, r3, #8
 8000be2:	b21a      	sxth	r2, r3
 8000be4:	7b3b      	ldrb	r3, [r7, #12]
 8000be6:	b21b      	sxth	r3, r3
 8000be8:	4313      	orrs	r3, r2
 8000bea:	b21b      	sxth	r3, r3
 8000bec:	ee07 3a90 	vmov	s15, r3
 8000bf0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <bno055_linear_acc_z+0x62>
 8000bfc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000c1c <bno055_linear_acc_z+0x7c>
 8000c00:	e001      	b.n	8000c06 <bno055_linear_acc_z+0x66>
 8000c02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000c10:	2300      	movs	r3, #0
};
 8000c12:	4618      	mov	r0, r3
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd90      	pop	{r4, r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	42c80000 	.word	0x42c80000

08000c20 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b0b1      	sub	sp, #196	; 0xc4
 8000c24:	af2a      	add	r7, sp, #168	; 0xa8
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000c2a:	687c      	ldr	r4, [r7, #4]
 8000c2c:	2306      	movs	r3, #6
 8000c2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8000c30:	f107 0308 	add.w	r3, r7, #8
 8000c34:	9328      	str	r3, [sp, #160]	; 0xa0
 8000c36:	2328      	movs	r3, #40	; 0x28
 8000c38:	9327      	str	r3, [sp, #156]	; 0x9c
 8000c3a:	4668      	mov	r0, sp
 8000c3c:	f104 0310 	add.w	r3, r4, #16
 8000c40:	229c      	movs	r2, #156	; 0x9c
 8000c42:	4619      	mov	r1, r3
 8000c44:	f00c f957 	bl	800cef6 <memcpy>
 8000c48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c4c:	f001 f87f 	bl	8001d4e <bno055_read_regs>
 8000c50:	4603      	mov	r3, r0
 8000c52:	75fb      	strb	r3, [r7, #23]
 8000c54:	7dfb      	ldrb	r3, [r7, #23]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <bno055_linear_acc+0x3e>
        return err;
 8000c5a:	7dfb      	ldrb	r3, [r7, #23]
 8000c5c:	e03f      	b.n	8000cde <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <bno055_linear_acc+0x4a>
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <bno055_linear_acc+0xc8>)
 8000c68:	e001      	b.n	8000c6e <bno055_linear_acc+0x4e>
 8000c6a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000c6e:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000c70:	7a7b      	ldrb	r3, [r7, #9]
 8000c72:	021b      	lsls	r3, r3, #8
 8000c74:	b21a      	sxth	r2, r3
 8000c76:	7a3b      	ldrb	r3, [r7, #8]
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b21b      	sxth	r3, r3
 8000c7e:	ee07 3a90 	vmov	s15, r3
 8000c82:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000c86:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000c94:	7afb      	ldrb	r3, [r7, #11]
 8000c96:	021b      	lsls	r3, r3, #8
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	7abb      	ldrb	r3, [r7, #10]
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	ee07 3a90 	vmov	s15, r3
 8000ca6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000caa:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000cb8:	7b7b      	ldrb	r3, [r7, #13]
 8000cba:	021b      	lsls	r3, r3, #8
 8000cbc:	b21a      	sxth	r2, r3
 8000cbe:	7b3b      	ldrb	r3, [r7, #12]
 8000cc0:	b21b      	sxth	r3, r3
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000cce:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000cdc:	2300      	movs	r3, #0
};
 8000cde:	4618      	mov	r0, r3
 8000ce0:	371c      	adds	r7, #28
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd90      	pop	{r4, r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	42c80000 	.word	0x42c80000

08000cec <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b0af      	sub	sp, #188	; 0xbc
 8000cf0:	af2a      	add	r7, sp, #168	; 0xa8
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000cf6:	687c      	ldr	r4, [r7, #4]
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	9329      	str	r3, [sp, #164]	; 0xa4
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d02:	2314      	movs	r3, #20
 8000d04:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d06:	4668      	mov	r0, sp
 8000d08:	f104 0310 	add.w	r3, r4, #16
 8000d0c:	229c      	movs	r2, #156	; 0x9c
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f00c f8f1 	bl	800cef6 <memcpy>
 8000d14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d18:	f001 f819 	bl	8001d4e <bno055_read_regs>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	73fb      	strb	r3, [r7, #15]
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <bno055_gyro_x+0x3e>
        return err;
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	e019      	b.n	8000d5e <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d2a:	7b7b      	ldrb	r3, [r7, #13]
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	7b3b      	ldrb	r3, [r7, #12]
 8000d32:	b21b      	sxth	r3, r3
 8000d34:	4313      	orrs	r3, r2
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	ee07 3a90 	vmov	s15, r3
 8000d3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <bno055_gyro_x+0x62>
 8000d48:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000d4c:	e001      	b.n	8000d52 <bno055_gyro_x+0x66>
 8000d4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000d68 <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000d5c:	2300      	movs	r3, #0
};
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd90      	pop	{r4, r7, pc}
 8000d66:	bf00      	nop
 8000d68:	44610000 	.word	0x44610000

08000d6c <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b0af      	sub	sp, #188	; 0xbc
 8000d70:	af2a      	add	r7, sp, #168	; 0xa8
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000d76:	687c      	ldr	r4, [r7, #4]
 8000d78:	2302      	movs	r3, #2
 8000d7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d82:	2316      	movs	r3, #22
 8000d84:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d86:	4668      	mov	r0, sp
 8000d88:	f104 0310 	add.w	r3, r4, #16
 8000d8c:	229c      	movs	r2, #156	; 0x9c
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f00c f8b1 	bl	800cef6 <memcpy>
 8000d94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d98:	f000 ffd9 	bl	8001d4e <bno055_read_regs>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <bno055_gyro_y+0x3e>
        return err;
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
 8000da8:	e019      	b.n	8000dde <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000daa:	7b7b      	ldrb	r3, [r7, #13]
 8000dac:	021b      	lsls	r3, r3, #8
 8000dae:	b21a      	sxth	r2, r3
 8000db0:	7b3b      	ldrb	r3, [r7, #12]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b21b      	sxth	r3, r3
 8000db8:	ee07 3a90 	vmov	s15, r3
 8000dbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <bno055_gyro_y+0x62>
 8000dc8:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000dcc:	e001      	b.n	8000dd2 <bno055_gyro_y+0x66>
 8000dce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000de8 <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000dd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000ddc:	2300      	movs	r3, #0
};
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd90      	pop	{r4, r7, pc}
 8000de6:	bf00      	nop
 8000de8:	44610000 	.word	0x44610000

08000dec <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b0af      	sub	sp, #188	; 0xbc
 8000df0:	af2a      	add	r7, sp, #168	; 0xa8
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000df6:	687c      	ldr	r4, [r7, #4]
 8000df8:	2302      	movs	r3, #2
 8000dfa:	9329      	str	r3, [sp, #164]	; 0xa4
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e02:	2318      	movs	r3, #24
 8000e04:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e06:	4668      	mov	r0, sp
 8000e08:	f104 0310 	add.w	r3, r4, #16
 8000e0c:	229c      	movs	r2, #156	; 0x9c
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f00c f871 	bl	800cef6 <memcpy>
 8000e14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e18:	f000 ff99 	bl	8001d4e <bno055_read_regs>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <bno055_gyro_z+0x3e>
        return err;
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	e019      	b.n	8000e5e <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e2a:	7b7b      	ldrb	r3, [r7, #13]
 8000e2c:	021b      	lsls	r3, r3, #8
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	7b3b      	ldrb	r3, [r7, #12]
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	ee07 3a90 	vmov	s15, r3
 8000e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <bno055_gyro_z+0x62>
 8000e48:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000e4c:	e001      	b.n	8000e52 <bno055_gyro_z+0x66>
 8000e4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000e68 <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e5c:	2300      	movs	r3, #0
};
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd90      	pop	{r4, r7, pc}
 8000e66:	bf00      	nop
 8000e68:	44610000 	.word	0x44610000

08000e6c <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b0b1      	sub	sp, #196	; 0xc4
 8000e70:	af2a      	add	r7, sp, #168	; 0xa8
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000e76:	687c      	ldr	r4, [r7, #4]
 8000e78:	2306      	movs	r3, #6
 8000e7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e82:	2314      	movs	r3, #20
 8000e84:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e86:	4668      	mov	r0, sp
 8000e88:	f104 0310 	add.w	r3, r4, #16
 8000e8c:	229c      	movs	r2, #156	; 0x9c
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f00c f831 	bl	800cef6 <memcpy>
 8000e94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e98:	f000 ff59 	bl	8001d4e <bno055_read_regs>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	75fb      	strb	r3, [r7, #23]
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <bno055_gyro+0x3e>
        return err;
 8000ea6:	7dfb      	ldrb	r3, [r7, #23]
 8000ea8:	e03f      	b.n	8000f2a <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d102      	bne.n	8000eb8 <bno055_gyro+0x4c>
 8000eb2:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8000eb6:	e000      	b.n	8000eba <bno055_gyro+0x4e>
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000eba:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000ebc:	7a7b      	ldrb	r3, [r7, #9]
 8000ebe:	021b      	lsls	r3, r3, #8
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	7a3b      	ldrb	r3, [r7, #8]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ed2:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ed6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000ee0:	7afb      	ldrb	r3, [r7, #11]
 8000ee2:	021b      	lsls	r3, r3, #8
 8000ee4:	b21a      	sxth	r2, r3
 8000ee6:	7abb      	ldrb	r3, [r7, #10]
 8000ee8:	b21b      	sxth	r3, r3
 8000eea:	4313      	orrs	r3, r2
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	ee07 3a90 	vmov	s15, r3
 8000ef2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ef6:	ed97 7a04 	vldr	s14, [r7, #16]
 8000efa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000f04:	7b7b      	ldrb	r3, [r7, #13]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	b21a      	sxth	r2, r3
 8000f0a:	7b3b      	ldrb	r3, [r7, #12]
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	ee07 3a90 	vmov	s15, r3
 8000f16:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	371c      	adds	r7, #28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	44610000 	.word	0x44610000

08000f38 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b0af      	sub	sp, #188	; 0xbc
 8000f3c:	af2a      	add	r7, sp, #168	; 0xa8
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000f42:	687c      	ldr	r4, [r7, #4]
 8000f44:	2302      	movs	r3, #2
 8000f46:	9329      	str	r3, [sp, #164]	; 0xa4
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	9328      	str	r3, [sp, #160]	; 0xa0
 8000f4e:	230e      	movs	r3, #14
 8000f50:	9327      	str	r3, [sp, #156]	; 0x9c
 8000f52:	4668      	mov	r0, sp
 8000f54:	f104 0310 	add.w	r3, r4, #16
 8000f58:	229c      	movs	r2, #156	; 0x9c
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f00b ffcb 	bl	800cef6 <memcpy>
 8000f60:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f64:	f000 fef3 	bl	8001d4e <bno055_read_regs>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	73fb      	strb	r3, [r7, #15]
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <bno055_mag_x+0x3e>
        return err;
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	e012      	b.n	8000f9c <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8000f76:	7b7b      	ldrb	r3, [r7, #13]
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	b21a      	sxth	r2, r3
 8000f7c:	7b3b      	ldrb	r3, [r7, #12]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000f90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd90      	pop	{r4, r7, pc}

08000fa4 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b0af      	sub	sp, #188	; 0xbc
 8000fa8:	af2a      	add	r7, sp, #168	; 0xa8
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000fae:	687c      	ldr	r4, [r7, #4]
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	9329      	str	r3, [sp, #164]	; 0xa4
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	9328      	str	r3, [sp, #160]	; 0xa0
 8000fba:	2310      	movs	r3, #16
 8000fbc:	9327      	str	r3, [sp, #156]	; 0x9c
 8000fbe:	4668      	mov	r0, sp
 8000fc0:	f104 0310 	add.w	r3, r4, #16
 8000fc4:	229c      	movs	r2, #156	; 0x9c
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f00b ff95 	bl	800cef6 <memcpy>
 8000fcc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fd0:	f000 febd 	bl	8001d4e <bno055_read_regs>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	73fb      	strb	r3, [r7, #15]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <bno055_mag_y+0x3e>
        return err;
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	e012      	b.n	8001008 <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8000fe2:	7b7b      	ldrb	r3, [r7, #13]
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	7b3b      	ldrb	r3, [r7, #12]
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	4313      	orrs	r3, r2
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	ee07 3a90 	vmov	s15, r3
 8000ff4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000ffc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001006:	2300      	movs	r3, #0
}
 8001008:	4618      	mov	r0, r3
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	bd90      	pop	{r4, r7, pc}

08001010 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b0af      	sub	sp, #188	; 0xbc
 8001014:	af2a      	add	r7, sp, #168	; 0xa8
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800101a:	687c      	ldr	r4, [r7, #4]
 800101c:	2302      	movs	r3, #2
 800101e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	9328      	str	r3, [sp, #160]	; 0xa0
 8001026:	2312      	movs	r3, #18
 8001028:	9327      	str	r3, [sp, #156]	; 0x9c
 800102a:	4668      	mov	r0, sp
 800102c:	f104 0310 	add.w	r3, r4, #16
 8001030:	229c      	movs	r2, #156	; 0x9c
 8001032:	4619      	mov	r1, r3
 8001034:	f00b ff5f 	bl	800cef6 <memcpy>
 8001038:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800103c:	f000 fe87 	bl	8001d4e <bno055_read_regs>
 8001040:	4603      	mov	r3, r0
 8001042:	73fb      	strb	r3, [r7, #15]
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <bno055_mag_z+0x3e>
        return err;
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	e012      	b.n	8001074 <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800104e:	7b7b      	ldrb	r3, [r7, #13]
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	b21a      	sxth	r2, r3
 8001054:	7b3b      	ldrb	r3, [r7, #12]
 8001056:	b21b      	sxth	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b21b      	sxth	r3, r3
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001064:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001068:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	bd90      	pop	{r4, r7, pc}

0800107c <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b0af      	sub	sp, #188	; 0xbc
 8001080:	af2a      	add	r7, sp, #168	; 0xa8
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001086:	687c      	ldr	r4, [r7, #4]
 8001088:	2306      	movs	r3, #6
 800108a:	9329      	str	r3, [sp, #164]	; 0xa4
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	9328      	str	r3, [sp, #160]	; 0xa0
 8001092:	230e      	movs	r3, #14
 8001094:	9327      	str	r3, [sp, #156]	; 0x9c
 8001096:	4668      	mov	r0, sp
 8001098:	f104 0310 	add.w	r3, r4, #16
 800109c:	229c      	movs	r2, #156	; 0x9c
 800109e:	4619      	mov	r1, r3
 80010a0:	f00b ff29 	bl	800cef6 <memcpy>
 80010a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010a8:	f000 fe51 	bl	8001d4e <bno055_read_regs>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <bno055_mag+0x3e>
        return err;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	e036      	b.n	8001128 <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80010ba:	7a7b      	ldrb	r3, [r7, #9]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	b21a      	sxth	r2, r3
 80010c0:	7a3b      	ldrb	r3, [r7, #8]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	7abb      	ldrb	r3, [r7, #10]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	ee07 3a90 	vmov	s15, r3
 80010f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010f4:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001102:	7b7b      	ldrb	r3, [r7, #13]
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	7b3b      	ldrb	r3, [r7, #12]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21b      	sxth	r3, r3
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001118:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001126:	2300      	movs	r3, #0
};
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}

08001130 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b0b1      	sub	sp, #196	; 0xc4
 8001134:	af2a      	add	r7, sp, #168	; 0xa8
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 800113a:	687c      	ldr	r4, [r7, #4]
 800113c:	2302      	movs	r3, #2
 800113e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	9328      	str	r3, [sp, #160]	; 0xa0
 8001146:	232e      	movs	r3, #46	; 0x2e
 8001148:	9327      	str	r3, [sp, #156]	; 0x9c
 800114a:	4668      	mov	r0, sp
 800114c:	f104 0310 	add.w	r3, r4, #16
 8001150:	229c      	movs	r2, #156	; 0x9c
 8001152:	4619      	mov	r1, r3
 8001154:	f00b fecf 	bl	800cef6 <memcpy>
 8001158:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800115c:	f000 fdf7 	bl	8001d4e <bno055_read_regs>
 8001160:	4603      	mov	r3, r0
 8001162:	75fb      	strb	r3, [r7, #23]
 8001164:	7dfb      	ldrb	r3, [r7, #23]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <bno055_gravity_x+0x3e>
        return err;
 800116a:	7dfb      	ldrb	r3, [r7, #23]
 800116c:	e01b      	b.n	80011a6 <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <bno055_gravity_x+0x4a>
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <bno055_gravity_x+0x80>)
 8001178:	e001      	b.n	800117e <bno055_gravity_x+0x4e>
 800117a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800117e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001180:	7b7b      	ldrb	r3, [r7, #13]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	b21a      	sxth	r2, r3
 8001186:	7b3b      	ldrb	r3, [r7, #12]
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	ee07 3a90 	vmov	s15, r3
 8001192:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001196:	ed97 7a04 	vldr	s14, [r7, #16]
 800119a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	371c      	adds	r7, #28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd90      	pop	{r4, r7, pc}
 80011ae:	bf00      	nop
 80011b0:	42c80000 	.word	0x42c80000

080011b4 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b0b1      	sub	sp, #196	; 0xc4
 80011b8:	af2a      	add	r7, sp, #168	; 0xa8
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80011be:	687c      	ldr	r4, [r7, #4]
 80011c0:	2302      	movs	r3, #2
 80011c2:	9329      	str	r3, [sp, #164]	; 0xa4
 80011c4:	f107 030c 	add.w	r3, r7, #12
 80011c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80011ca:	2330      	movs	r3, #48	; 0x30
 80011cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80011ce:	4668      	mov	r0, sp
 80011d0:	f104 0310 	add.w	r3, r4, #16
 80011d4:	229c      	movs	r2, #156	; 0x9c
 80011d6:	4619      	mov	r1, r3
 80011d8:	f00b fe8d 	bl	800cef6 <memcpy>
 80011dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011e0:	f000 fdb5 	bl	8001d4e <bno055_read_regs>
 80011e4:	4603      	mov	r3, r0
 80011e6:	75fb      	strb	r3, [r7, #23]
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <bno055_gravity_y+0x3e>
        return err;
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	e01b      	b.n	800122a <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <bno055_gravity_y+0x4a>
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <bno055_gravity_y+0x80>)
 80011fc:	e001      	b.n	8001202 <bno055_gravity_y+0x4e>
 80011fe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001202:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001204:	7b7b      	ldrb	r3, [r7, #13]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	b21a      	sxth	r2, r3
 800120a:	7b3b      	ldrb	r3, [r7, #12]
 800120c:	b21b      	sxth	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b21b      	sxth	r3, r3
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800121a:	ed97 7a04 	vldr	s14, [r7, #16]
 800121e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	371c      	adds	r7, #28
 800122e:	46bd      	mov	sp, r7
 8001230:	bd90      	pop	{r4, r7, pc}
 8001232:	bf00      	nop
 8001234:	42c80000 	.word	0x42c80000

08001238 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b0b1      	sub	sp, #196	; 0xc4
 800123c:	af2a      	add	r7, sp, #168	; 0xa8
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001242:	687c      	ldr	r4, [r7, #4]
 8001244:	2302      	movs	r3, #2
 8001246:	9329      	str	r3, [sp, #164]	; 0xa4
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	9328      	str	r3, [sp, #160]	; 0xa0
 800124e:	2332      	movs	r3, #50	; 0x32
 8001250:	9327      	str	r3, [sp, #156]	; 0x9c
 8001252:	4668      	mov	r0, sp
 8001254:	f104 0310 	add.w	r3, r4, #16
 8001258:	229c      	movs	r2, #156	; 0x9c
 800125a:	4619      	mov	r1, r3
 800125c:	f00b fe4b 	bl	800cef6 <memcpy>
 8001260:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001264:	f000 fd73 	bl	8001d4e <bno055_read_regs>
 8001268:	4603      	mov	r3, r0
 800126a:	75fb      	strb	r3, [r7, #23]
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <bno055_gravity_z+0x3e>
        return err;
 8001272:	7dfb      	ldrb	r3, [r7, #23]
 8001274:	e01b      	b.n	80012ae <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <bno055_gravity_z+0x4a>
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <bno055_gravity_z+0x80>)
 8001280:	e001      	b.n	8001286 <bno055_gravity_z+0x4e>
 8001282:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001286:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001288:	7b7b      	ldrb	r3, [r7, #13]
 800128a:	021b      	lsls	r3, r3, #8
 800128c:	b21a      	sxth	r2, r3
 800128e:	7b3b      	ldrb	r3, [r7, #12]
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21b      	sxth	r3, r3
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800129e:	ed97 7a04 	vldr	s14, [r7, #16]
 80012a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	371c      	adds	r7, #28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	bf00      	nop
 80012b8:	42c80000 	.word	0x42c80000

080012bc <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b0b1      	sub	sp, #196	; 0xc4
 80012c0:	af2a      	add	r7, sp, #168	; 0xa8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 80012c6:	687c      	ldr	r4, [r7, #4]
 80012c8:	2306      	movs	r3, #6
 80012ca:	9329      	str	r3, [sp, #164]	; 0xa4
 80012cc:	f107 0308 	add.w	r3, r7, #8
 80012d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80012d2:	232e      	movs	r3, #46	; 0x2e
 80012d4:	9327      	str	r3, [sp, #156]	; 0x9c
 80012d6:	4668      	mov	r0, sp
 80012d8:	f104 0310 	add.w	r3, r4, #16
 80012dc:	229c      	movs	r2, #156	; 0x9c
 80012de:	4619      	mov	r1, r3
 80012e0:	f00b fe09 	bl	800cef6 <memcpy>
 80012e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012e8:	f000 fd31 	bl	8001d4e <bno055_read_regs>
 80012ec:	4603      	mov	r3, r0
 80012ee:	75fb      	strb	r3, [r7, #23]
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <bno055_gravity+0x3e>
        return err;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	e03f      	b.n	800137a <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <bno055_gravity+0x4a>
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <bno055_gravity+0xc8>)
 8001304:	e001      	b.n	800130a <bno055_gravity+0x4e>
 8001306:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800130a:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 800130c:	7a7b      	ldrb	r3, [r7, #9]
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	b21a      	sxth	r2, r3
 8001312:	7a3b      	ldrb	r3, [r7, #8]
 8001314:	b21b      	sxth	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	b21b      	sxth	r3, r3
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001322:	ed97 7a04 	vldr	s14, [r7, #16]
 8001326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001330:	7afb      	ldrb	r3, [r7, #11]
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	b21a      	sxth	r2, r3
 8001336:	7abb      	ldrb	r3, [r7, #10]
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	ee07 3a90 	vmov	s15, r3
 8001342:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001346:	ed97 7a04 	vldr	s14, [r7, #16]
 800134a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001354:	7b7b      	ldrb	r3, [r7, #13]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7b3b      	ldrb	r3, [r7, #12]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800136a:	ed97 7a04 	vldr	s14, [r7, #16]
 800136e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	371c      	adds	r7, #28
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	bf00      	nop
 8001384:	42c80000 	.word	0x42c80000

08001388 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b0b1      	sub	sp, #196	; 0xc4
 800138c:	af2a      	add	r7, sp, #168	; 0xa8
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001392:	687c      	ldr	r4, [r7, #4]
 8001394:	2302      	movs	r3, #2
 8001396:	9329      	str	r3, [sp, #164]	; 0xa4
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	9328      	str	r3, [sp, #160]	; 0xa0
 800139e:	231a      	movs	r3, #26
 80013a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80013a2:	4668      	mov	r0, sp
 80013a4:	f104 0310 	add.w	r3, r4, #16
 80013a8:	229c      	movs	r2, #156	; 0x9c
 80013aa:	4619      	mov	r1, r3
 80013ac:	f00b fda3 	bl	800cef6 <memcpy>
 80013b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013b4:	f000 fccb 	bl	8001d4e <bno055_read_regs>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
 80013bc:	7dfb      	ldrb	r3, [r7, #23]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 80013c2:	7dfb      	ldrb	r3, [r7, #23]
 80013c4:	e01b      	b.n	80013fe <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d102      	bne.n	80013d4 <bno055_euler_yaw+0x4c>
 80013ce:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80013d2:	e000      	b.n	80013d6 <bno055_euler_yaw+0x4e>
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80013d6:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80013d8:	7b7b      	ldrb	r3, [r7, #13]
 80013da:	021b      	lsls	r3, r3, #8
 80013dc:	b21a      	sxth	r2, r3
 80013de:	7b3b      	ldrb	r3, [r7, #12]
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80013f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	371c      	adds	r7, #28
 8001402:	46bd      	mov	sp, r7
 8001404:	bd90      	pop	{r4, r7, pc}
 8001406:	bf00      	nop
 8001408:	44610000 	.word	0x44610000

0800140c <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b0b1      	sub	sp, #196	; 0xc4
 8001410:	af2a      	add	r7, sp, #168	; 0xa8
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001416:	687c      	ldr	r4, [r7, #4]
 8001418:	2302      	movs	r3, #2
 800141a:	9329      	str	r3, [sp, #164]	; 0xa4
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	9328      	str	r3, [sp, #160]	; 0xa0
 8001422:	231c      	movs	r3, #28
 8001424:	9327      	str	r3, [sp, #156]	; 0x9c
 8001426:	4668      	mov	r0, sp
 8001428:	f104 0310 	add.w	r3, r4, #16
 800142c:	229c      	movs	r2, #156	; 0x9c
 800142e:	4619      	mov	r1, r3
 8001430:	f00b fd61 	bl	800cef6 <memcpy>
 8001434:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001438:	f000 fc89 	bl	8001d4e <bno055_read_regs>
 800143c:	4603      	mov	r3, r0
 800143e:	75fb      	strb	r3, [r7, #23]
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <bno055_euler_roll+0x3e>
        return err;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
 8001448:	e01b      	b.n	8001482 <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <bno055_euler_roll+0x4c>
 8001452:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001456:	e000      	b.n	800145a <bno055_euler_roll+0x4e>
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800145a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800145c:	7b7b      	ldrb	r3, [r7, #13]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	7b3b      	ldrb	r3, [r7, #12]
 8001464:	b21b      	sxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b21b      	sxth	r3, r3
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001472:	ed97 7a04 	vldr	s14, [r7, #16]
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	371c      	adds	r7, #28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop
 800148c:	44610000 	.word	0x44610000

08001490 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b0b1      	sub	sp, #196	; 0xc4
 8001494:	af2a      	add	r7, sp, #168	; 0xa8
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 800149a:	687c      	ldr	r4, [r7, #4]
 800149c:	2302      	movs	r3, #2
 800149e:	9329      	str	r3, [sp, #164]	; 0xa4
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80014a6:	231e      	movs	r3, #30
 80014a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80014aa:	4668      	mov	r0, sp
 80014ac:	f104 0310 	add.w	r3, r4, #16
 80014b0:	229c      	movs	r2, #156	; 0x9c
 80014b2:	4619      	mov	r1, r3
 80014b4:	f00b fd1f 	bl	800cef6 <memcpy>
 80014b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014bc:	f000 fc47 	bl	8001d4e <bno055_read_regs>
 80014c0:	4603      	mov	r3, r0
 80014c2:	75fb      	strb	r3, [r7, #23]
 80014c4:	7dfb      	ldrb	r3, [r7, #23]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <bno055_euler_pitch+0x3e>
        return err;
 80014ca:	7dfb      	ldrb	r3, [r7, #23]
 80014cc:	e01b      	b.n	8001506 <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d102      	bne.n	80014dc <bno055_euler_pitch+0x4c>
 80014d6:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80014da:	e000      	b.n	80014de <bno055_euler_pitch+0x4e>
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80014de:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80014e0:	7b7b      	ldrb	r3, [r7, #13]
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	7b3b      	ldrb	r3, [r7, #12]
 80014e8:	b21b      	sxth	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	ee07 3a90 	vmov	s15, r3
 80014f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80014fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	371c      	adds	r7, #28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}
 800150e:	bf00      	nop
 8001510:	44610000 	.word	0x44610000

08001514 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b0b1      	sub	sp, #196	; 0xc4
 8001518:	af2a      	add	r7, sp, #168	; 0xa8
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 800151e:	687c      	ldr	r4, [r7, #4]
 8001520:	2306      	movs	r3, #6
 8001522:	9329      	str	r3, [sp, #164]	; 0xa4
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	9328      	str	r3, [sp, #160]	; 0xa0
 800152a:	231a      	movs	r3, #26
 800152c:	9327      	str	r3, [sp, #156]	; 0x9c
 800152e:	4668      	mov	r0, sp
 8001530:	f104 0310 	add.w	r3, r4, #16
 8001534:	229c      	movs	r2, #156	; 0x9c
 8001536:	4619      	mov	r1, r3
 8001538:	f00b fcdd 	bl	800cef6 <memcpy>
 800153c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001540:	f000 fc05 	bl	8001d4e <bno055_read_regs>
 8001544:	4603      	mov	r3, r0
 8001546:	75fb      	strb	r3, [r7, #23]
 8001548:	7dfb      	ldrb	r3, [r7, #23]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 800154e:	7dfb      	ldrb	r3, [r7, #23]
 8001550:	e03f      	b.n	80015d2 <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <bno055_euler+0x4c>
 800155a:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 800155e:	e000      	b.n	8001562 <bno055_euler+0x4e>
 8001560:	4b1e      	ldr	r3, [pc, #120]	; (80015dc <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001562:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001564:	7a7b      	ldrb	r3, [r7, #9]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	7a3b      	ldrb	r3, [r7, #8]
 800156c:	b21b      	sxth	r3, r3
 800156e:	4313      	orrs	r3, r2
 8001570:	b21b      	sxth	r3, r3
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800157a:	ed97 7a04 	vldr	s14, [r7, #16]
 800157e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b21a      	sxth	r2, r3
 800158e:	7abb      	ldrb	r3, [r7, #10]
 8001590:	b21b      	sxth	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b21b      	sxth	r3, r3
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800159e:	ed97 7a04 	vldr	s14, [r7, #16]
 80015a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 80015ac:	7b7b      	ldrb	r3, [r7, #13]
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7b3b      	ldrb	r3, [r7, #12]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	371c      	adds	r7, #28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd90      	pop	{r4, r7, pc}
 80015da:	bf00      	nop
 80015dc:	44610000 	.word	0x44610000

080015e0 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b0af      	sub	sp, #188	; 0xbc
 80015e4:	af2a      	add	r7, sp, #168	; 0xa8
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 80015ea:	687c      	ldr	r4, [r7, #4]
 80015ec:	2302      	movs	r3, #2
 80015ee:	9329      	str	r3, [sp, #164]	; 0xa4
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80015f6:	2320      	movs	r3, #32
 80015f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80015fa:	4668      	mov	r0, sp
 80015fc:	f104 0310 	add.w	r3, r4, #16
 8001600:	229c      	movs	r2, #156	; 0x9c
 8001602:	4619      	mov	r1, r3
 8001604:	f00b fc77 	bl	800cef6 <memcpy>
 8001608:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800160c:	f000 fb9f 	bl	8001d4e <bno055_read_regs>
 8001610:	4603      	mov	r3, r0
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <bno055_quaternion_w+0x3e>
        return err;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	e012      	b.n	8001644 <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800161e:	7b7b      	ldrb	r3, [r7, #13]
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	b21a      	sxth	r2, r3
 8001624:	7b3b      	ldrb	r3, [r7, #12]
 8001626:	b21b      	sxth	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b21b      	sxth	r3, r3
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001634:	eddf 6a05 	vldr	s13, [pc, #20]	; 800164c <bno055_quaternion_w+0x6c>
 8001638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	bd90      	pop	{r4, r7, pc}
 800164c:	46800000 	.word	0x46800000

08001650 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b0af      	sub	sp, #188	; 0xbc
 8001654:	af2a      	add	r7, sp, #168	; 0xa8
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 800165a:	687c      	ldr	r4, [r7, #4]
 800165c:	2302      	movs	r3, #2
 800165e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	9328      	str	r3, [sp, #160]	; 0xa0
 8001666:	2322      	movs	r3, #34	; 0x22
 8001668:	9327      	str	r3, [sp, #156]	; 0x9c
 800166a:	4668      	mov	r0, sp
 800166c:	f104 0310 	add.w	r3, r4, #16
 8001670:	229c      	movs	r2, #156	; 0x9c
 8001672:	4619      	mov	r1, r3
 8001674:	f00b fc3f 	bl	800cef6 <memcpy>
 8001678:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800167c:	f000 fb67 	bl	8001d4e <bno055_read_regs>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <bno055_quaternion_x+0x3e>
        return err;
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	e012      	b.n	80016b4 <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800168e:	7b7b      	ldrb	r3, [r7, #13]
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b21a      	sxth	r2, r3
 8001694:	7b3b      	ldrb	r3, [r7, #12]
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b21b      	sxth	r3, r3
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016a4:	eddf 6a05 	vldr	s13, [pc, #20]	; 80016bc <bno055_quaternion_x+0x6c>
 80016a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	46800000 	.word	0x46800000

080016c0 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b0af      	sub	sp, #188	; 0xbc
 80016c4:	af2a      	add	r7, sp, #168	; 0xa8
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80016ca:	687c      	ldr	r4, [r7, #4]
 80016cc:	2302      	movs	r3, #2
 80016ce:	9329      	str	r3, [sp, #164]	; 0xa4
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80016d6:	2324      	movs	r3, #36	; 0x24
 80016d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80016da:	4668      	mov	r0, sp
 80016dc:	f104 0310 	add.w	r3, r4, #16
 80016e0:	229c      	movs	r2, #156	; 0x9c
 80016e2:	4619      	mov	r1, r3
 80016e4:	f00b fc07 	bl	800cef6 <memcpy>
 80016e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80016ec:	f000 fb2f 	bl	8001d4e <bno055_read_regs>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <bno055_quaternion_y+0x3e>
        return err;
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	e012      	b.n	8001724 <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80016fe:	7b7b      	ldrb	r3, [r7, #13]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	b21b      	sxth	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b21b      	sxth	r3, r3
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001714:	eddf 6a05 	vldr	s13, [pc, #20]	; 800172c <bno055_quaternion_y+0x6c>
 8001718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bd90      	pop	{r4, r7, pc}
 800172c:	46800000 	.word	0x46800000

08001730 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b0af      	sub	sp, #188	; 0xbc
 8001734:	af2a      	add	r7, sp, #168	; 0xa8
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800173a:	687c      	ldr	r4, [r7, #4]
 800173c:	2302      	movs	r3, #2
 800173e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	9328      	str	r3, [sp, #160]	; 0xa0
 8001746:	2326      	movs	r3, #38	; 0x26
 8001748:	9327      	str	r3, [sp, #156]	; 0x9c
 800174a:	4668      	mov	r0, sp
 800174c:	f104 0310 	add.w	r3, r4, #16
 8001750:	229c      	movs	r2, #156	; 0x9c
 8001752:	4619      	mov	r1, r3
 8001754:	f00b fbcf 	bl	800cef6 <memcpy>
 8001758:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800175c:	f000 faf7 	bl	8001d4e <bno055_read_regs>
 8001760:	4603      	mov	r3, r0
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <bno055_quaternion_z+0x3e>
        return err;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	e012      	b.n	8001794 <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800176e:	7b7b      	ldrb	r3, [r7, #13]
 8001770:	021b      	lsls	r3, r3, #8
 8001772:	b21a      	sxth	r2, r3
 8001774:	7b3b      	ldrb	r3, [r7, #12]
 8001776:	b21b      	sxth	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b21b      	sxth	r3, r3
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001784:	eddf 6a05 	vldr	s13, [pc, #20]	; 800179c <bno055_quaternion_z+0x6c>
 8001788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	bd90      	pop	{r4, r7, pc}
 800179c:	46800000 	.word	0x46800000

080017a0 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b0b1      	sub	sp, #196	; 0xc4
 80017a4:	af2a      	add	r7, sp, #168	; 0xa8
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 80017aa:	687c      	ldr	r4, [r7, #4]
 80017ac:	2308      	movs	r3, #8
 80017ae:	9329      	str	r3, [sp, #164]	; 0xa4
 80017b0:	f107 030c 	add.w	r3, r7, #12
 80017b4:	9328      	str	r3, [sp, #160]	; 0xa0
 80017b6:	2320      	movs	r3, #32
 80017b8:	9327      	str	r3, [sp, #156]	; 0x9c
 80017ba:	4668      	mov	r0, sp
 80017bc:	f104 0310 	add.w	r3, r4, #16
 80017c0:	229c      	movs	r2, #156	; 0x9c
 80017c2:	4619      	mov	r1, r3
 80017c4:	f00b fb97 	bl	800cef6 <memcpy>
 80017c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017cc:	f000 fabf 	bl	8001d4e <bno055_read_regs>
 80017d0:	4603      	mov	r3, r0
 80017d2:	75fb      	strb	r3, [r7, #23]
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <bno055_quaternion+0x3e>
        return err;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
 80017dc:	e048      	b.n	8001870 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80017de:	7b7b      	ldrb	r3, [r7, #13]
 80017e0:	021b      	lsls	r3, r3, #8
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	7b3b      	ldrb	r3, [r7, #12]
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	4313      	orrs	r3, r2
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017f4:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001878 <bno055_quaternion+0xd8>
 80017f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b21a      	sxth	r2, r3
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	b21b      	sxth	r3, r3
 800180c:	4313      	orrs	r3, r2
 800180e:	b21b      	sxth	r3, r3
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001818:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001878 <bno055_quaternion+0xd8>
 800181c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001826:	7c7b      	ldrb	r3, [r7, #17]
 8001828:	021b      	lsls	r3, r3, #8
 800182a:	b21a      	sxth	r2, r3
 800182c:	7c3b      	ldrb	r3, [r7, #16]
 800182e:	b21b      	sxth	r3, r3
 8001830:	4313      	orrs	r3, r2
 8001832:	b21b      	sxth	r3, r3
 8001834:	ee07 3a90 	vmov	s15, r3
 8001838:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800183c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001878 <bno055_quaternion+0xd8>
 8001840:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 800184a:	7cfb      	ldrb	r3, [r7, #19]
 800184c:	021b      	lsls	r3, r3, #8
 800184e:	b21a      	sxth	r2, r3
 8001850:	7cbb      	ldrb	r3, [r7, #18]
 8001852:	b21b      	sxth	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b21b      	sxth	r3, r3
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001860:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001878 <bno055_quaternion+0xd8>
 8001864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	371c      	adds	r7, #28
 8001874:	46bd      	mov	sp, r7
 8001876:	bd90      	pop	{r4, r7, pc}
 8001878:	46800000 	.word	0x46800000

0800187c <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b0af      	sub	sp, #188	; 0xbc
 8001880:	af2a      	add	r7, sp, #168	; 0xa8
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	4608      	mov	r0, r1
 8001886:	4611      	mov	r1, r2
 8001888:	461a      	mov	r2, r3
 800188a:	4603      	mov	r3, r0
 800188c:	70fb      	strb	r3, [r7, #3]
 800188e:	460b      	mov	r3, r1
 8001890:	70bb      	strb	r3, [r7, #2]
 8001892:	4613      	mov	r3, r2
 8001894:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001896:	2101      	movs	r1, #1
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 fabb 	bl	8001e14 <bno055_set_page>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <bno055_acc_conf+0x30>
        return err;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	e04b      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80018ac:	2100      	movs	r1, #0
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 f91b 	bl	8001aea <bno055_set_opmode>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <bno055_acc_conf+0x46>
        return err;
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	e040      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80018c2:	200c      	movs	r0, #12
 80018c4:	f002 fcd4 	bl	8004270 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 80018c8:	78fa      	ldrb	r2, [r7, #3]
 80018ca:	78bb      	ldrb	r3, [r7, #2]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	787b      	ldrb	r3, [r7, #1]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 80018d8:	687c      	ldr	r4, [r7, #4]
 80018da:	2301      	movs	r3, #1
 80018dc:	9329      	str	r3, [sp, #164]	; 0xa4
 80018de:	f107 030e 	add.w	r3, r7, #14
 80018e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80018e4:	2308      	movs	r3, #8
 80018e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80018e8:	4668      	mov	r0, sp
 80018ea:	f104 0310 	add.w	r3, r4, #16
 80018ee:	229c      	movs	r2, #156	; 0x9c
 80018f0:	4619      	mov	r1, r3
 80018f2:	f00b fb00 	bl	800cef6 <memcpy>
 80018f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018fa:	f000 fa5e 	bl	8001dba <bno055_write_regs>
 80018fe:	4603      	mov	r3, r0
 8001900:	73fb      	strb	r3, [r7, #15]
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <bno055_acc_conf+0x90>
        return err;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	e01b      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	791b      	ldrb	r3, [r3, #4]
 8001910:	4619      	mov	r1, r3
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f8e9 	bl	8001aea <bno055_set_opmode>
 8001918:	4603      	mov	r3, r0
 800191a:	73fb      	strb	r3, [r7, #15]
 800191c:	7bfb      	ldrb	r3, [r7, #15]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <bno055_acc_conf+0xaa>
        return err;
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	e00e      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001926:	2018      	movs	r0, #24
 8001928:	f002 fca2 	bl	8004270 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800192c:	2100      	movs	r1, #0
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 fa70 	bl	8001e14 <bno055_set_page>
 8001934:	4603      	mov	r3, r0
 8001936:	73fb      	strb	r3, [r7, #15]
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <bno055_acc_conf+0xc6>
        return err;
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	e000      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}

0800194c <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b0af      	sub	sp, #188	; 0xbc
 8001950:	af2a      	add	r7, sp, #168	; 0xa8
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4603      	mov	r3, r0
 800195c:	70fb      	strb	r3, [r7, #3]
 800195e:	460b      	mov	r3, r1
 8001960:	70bb      	strb	r3, [r7, #2]
 8001962:	4613      	mov	r3, r2
 8001964:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001966:	2101      	movs	r1, #1
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fa53 	bl	8001e14 <bno055_set_page>
 800196e:	4603      	mov	r3, r0
 8001970:	73fb      	strb	r3, [r7, #15]
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <bno055_gyr_conf+0x30>
        return err;
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	e04a      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800197c:	2100      	movs	r1, #0
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f8b3 	bl	8001aea <bno055_set_opmode>
 8001984:	4603      	mov	r3, r0
 8001986:	73fb      	strb	r3, [r7, #15]
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <bno055_gyr_conf+0x46>
        return err;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	e03f      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001992:	200c      	movs	r0, #12
 8001994:	f002 fc6c 	bl	8004270 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	78bb      	ldrb	r3, [r7, #2]
 800199c:	4313      	orrs	r3, r2
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	733b      	strb	r3, [r7, #12]
 80019a2:	787b      	ldrb	r3, [r7, #1]
 80019a4:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 80019a6:	687c      	ldr	r4, [r7, #4]
 80019a8:	2302      	movs	r3, #2
 80019aa:	9329      	str	r3, [sp, #164]	; 0xa4
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	9328      	str	r3, [sp, #160]	; 0xa0
 80019b2:	230a      	movs	r3, #10
 80019b4:	9327      	str	r3, [sp, #156]	; 0x9c
 80019b6:	4668      	mov	r0, sp
 80019b8:	f104 0310 	add.w	r3, r4, #16
 80019bc:	229c      	movs	r2, #156	; 0x9c
 80019be:	4619      	mov	r1, r3
 80019c0:	f00b fa99 	bl	800cef6 <memcpy>
 80019c4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019c8:	f000 f9f7 	bl	8001dba <bno055_write_regs>
 80019cc:	4603      	mov	r3, r0
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	e01b      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	791b      	ldrb	r3, [r3, #4]
 80019de:	4619      	mov	r1, r3
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 f882 	bl	8001aea <bno055_set_opmode>
 80019e6:	4603      	mov	r3, r0
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <bno055_gyr_conf+0xa8>
        return err;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	e00e      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80019f4:	2018      	movs	r0, #24
 80019f6:	f002 fc3b 	bl	8004270 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80019fa:	2100      	movs	r1, #0
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f000 fa09 	bl	8001e14 <bno055_set_page>
 8001a02:	4603      	mov	r3, r0
 8001a04:	73fb      	strb	r3, [r7, #15]
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <bno055_gyr_conf+0xc4>
        return err;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	e000      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd90      	pop	{r4, r7, pc}

08001a1a <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 8001a1a:	b590      	push	{r4, r7, lr}
 8001a1c:	b0af      	sub	sp, #188	; 0xbc
 8001a1e:	af2a      	add	r7, sp, #168	; 0xa8
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	4608      	mov	r0, r1
 8001a24:	4611      	mov	r1, r2
 8001a26:	461a      	mov	r2, r3
 8001a28:	4603      	mov	r3, r0
 8001a2a:	70fb      	strb	r3, [r7, #3]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	70bb      	strb	r3, [r7, #2]
 8001a30:	4613      	mov	r3, r2
 8001a32:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001a34:	2101      	movs	r1, #1
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f9ec 	bl	8001e14 <bno055_set_page>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	73fb      	strb	r3, [r7, #15]
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <bno055_mag_conf+0x30>
        return err;
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	e04b      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f000 f84c 	bl	8001aea <bno055_set_opmode>
 8001a52:	4603      	mov	r3, r0
 8001a54:	73fb      	strb	r3, [r7, #15]
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <bno055_mag_conf+0x46>
        return err;
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	e040      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001a60:	200c      	movs	r0, #12
 8001a62:	f002 fc05 	bl	8004270 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	78bb      	ldrb	r3, [r7, #2]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	787b      	ldrb	r3, [r7, #1]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 8001a76:	687c      	ldr	r4, [r7, #4]
 8001a78:	2301      	movs	r3, #1
 8001a7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a7c:	f107 030e 	add.w	r3, r7, #14
 8001a80:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a82:	2309      	movs	r3, #9
 8001a84:	9327      	str	r3, [sp, #156]	; 0x9c
 8001a86:	4668      	mov	r0, sp
 8001a88:	f104 0310 	add.w	r3, r4, #16
 8001a8c:	229c      	movs	r2, #156	; 0x9c
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f00b fa31 	bl	800cef6 <memcpy>
 8001a94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a98:	f000 f98f 	bl	8001dba <bno055_write_regs>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <bno055_mag_conf+0x90>
        return err;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	e01b      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	791b      	ldrb	r3, [r3, #4]
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f81a 	bl	8001aea <bno055_set_opmode>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <bno055_mag_conf+0xaa>
        return err;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	e00e      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001ac4:	2018      	movs	r0, #24
 8001ac6:	f002 fbd3 	bl	8004270 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001aca:	2100      	movs	r1, #0
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f000 f9a1 	bl	8001e14 <bno055_set_page>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <bno055_mag_conf+0xc6>
        return err;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	e000      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd90      	pop	{r4, r7, pc}

08001aea <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 8001aea:	b590      	push	{r4, r7, lr}
 8001aec:	b0af      	sub	sp, #188	; 0xbc
 8001aee:	af2a      	add	r7, sp, #168	; 0xa8
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 8001af6:	687c      	ldr	r4, [r7, #4]
 8001af8:	2301      	movs	r3, #1
 8001afa:	9329      	str	r3, [sp, #164]	; 0xa4
 8001afc:	1cfb      	adds	r3, r7, #3
 8001afe:	9328      	str	r3, [sp, #160]	; 0xa0
 8001b00:	233d      	movs	r3, #61	; 0x3d
 8001b02:	9327      	str	r3, [sp, #156]	; 0x9c
 8001b04:	4668      	mov	r0, sp
 8001b06:	f104 0310 	add.w	r3, r4, #16
 8001b0a:	229c      	movs	r2, #156	; 0x9c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f00b f9f2 	bl	800cef6 <memcpy>
 8001b12:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b16:	f000 f950 	bl	8001dba <bno055_write_regs>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	73fb      	strb	r3, [r7, #15]
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	e003      	b.n	8001b30 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001b28:	2018      	movs	r0, #24
 8001b2a:	f002 fba1 	bl	8004270 <HAL_Delay>
    return BNO_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd90      	pop	{r4, r7, pc}

08001b38 <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b0af      	sub	sp, #188	; 0xbc
 8001b3c:	af2a      	add	r7, sp, #168	; 0xa8
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	70fb      	strb	r3, [r7, #3]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	70bb      	strb	r3, [r7, #2]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001b52:	2100      	movs	r1, #0
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ffc8 	bl	8001aea <bno055_set_opmode>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <bno055_set_unit+0x30>
        return err;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	e04b      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001b68:	2100      	movs	r1, #0
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f952 	bl	8001e14 <bno055_set_page>
 8001b70:	4603      	mov	r3, r0
 8001b72:	73fb      	strb	r3, [r7, #15]
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <bno055_set_unit+0x46>
        return err;
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	e040      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8001b7e:	78fa      	ldrb	r2, [r7, #3]
 8001b80:	78bb      	ldrb	r3, [r7, #2]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	787b      	ldrb	r3, [r7, #1]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 8001b96:	687c      	ldr	r4, [r7, #4]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b9c:	f107 030e 	add.w	r3, r7, #14
 8001ba0:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ba2:	233b      	movs	r3, #59	; 0x3b
 8001ba4:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ba6:	4668      	mov	r0, sp
 8001ba8:	f104 0310 	add.w	r3, r4, #16
 8001bac:	229c      	movs	r2, #156	; 0x9c
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f00b f9a1 	bl	800cef6 <memcpy>
 8001bb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bb8:	f000 f8ff 	bl	8001dba <bno055_write_regs>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <bno055_set_unit+0x92>
        return err;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	e01a      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	78ba      	ldrb	r2, [r7, #2]
 8001bce:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	787a      	ldrb	r2, [r7, #1]
 8001bd4:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bdc:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	78fa      	ldrb	r2, [r7, #3]
 8001be2:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	791b      	ldrb	r3, [r3, #4]
 8001be8:	4619      	mov	r1, r3
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff ff7d 	bl	8001aea <bno055_set_opmode>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	73fb      	strb	r3, [r7, #15]
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <bno055_set_unit+0xc6>
        return err;
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	e000      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd90      	pop	{r4, r7, pc}

08001c08 <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b0af      	sub	sp, #188	; 0xbc
 8001c0c:	af2a      	add	r7, sp, #168	; 0xa8
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	e04d      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8001c1e:	2100      	movs	r1, #0
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff62 	bl	8001aea <bno055_set_opmode>
 8001c26:	4603      	mov	r3, r0
 8001c28:	73fb      	strb	r3, [r7, #15]
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <bno055_set_pwr_mode+0x2c>
        return err;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	e042      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c34:	2100      	movs	r1, #0
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f8ec 	bl	8001e14 <bno055_set_page>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <bno055_set_pwr_mode+0x42>
        return err;
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	e037      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 8001c4a:	687c      	ldr	r4, [r7, #4]
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001c50:	1cfb      	adds	r3, r7, #3
 8001c52:	9328      	str	r3, [sp, #160]	; 0xa0
 8001c54:	233e      	movs	r3, #62	; 0x3e
 8001c56:	9327      	str	r3, [sp, #156]	; 0x9c
 8001c58:	4668      	mov	r0, sp
 8001c5a:	f104 0310 	add.w	r3, r4, #16
 8001c5e:	229c      	movs	r2, #156	; 0x9c
 8001c60:	4619      	mov	r1, r3
 8001c62:	f00b f948 	bl	800cef6 <memcpy>
 8001c66:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c6a:	f000 f8a6 	bl	8001dba <bno055_write_regs>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	73fb      	strb	r3, [r7, #15]
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	e01e      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8001c7c:	78fa      	ldrb	r2, [r7, #3]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c82:	2100      	movs	r1, #0
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f8c5 	bl	8001e14 <bno055_set_page>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <bno055_set_pwr_mode+0x90>
        return err;
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	e010      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	791b      	ldrb	r3, [r3, #4]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff23 	bl	8001aea <bno055_set_opmode>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <bno055_set_pwr_mode+0xaa>
        return err;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	e003      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8001cb2:	2002      	movs	r0, #2
 8001cb4:	f002 fadc 	bl	8004270 <HAL_Delay>
    return BNO_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd90      	pop	{r4, r7, pc}

08001cc2 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 8001cc2:	b590      	push	{r4, r7, lr}
 8001cc4:	b0af      	sub	sp, #188	; 0xbc
 8001cc6:	af2a      	add	r7, sp, #168	; 0xa8
 8001cc8:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8001cca:	2320      	movs	r3, #32
 8001ccc:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001cce:	687c      	ldr	r4, [r7, #4]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	9329      	str	r3, [sp, #164]	; 0xa4
 8001cd4:	f107 030f 	add.w	r3, r7, #15
 8001cd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8001cda:	233f      	movs	r3, #63	; 0x3f
 8001cdc:	9327      	str	r3, [sp, #156]	; 0x9c
 8001cde:	4668      	mov	r0, sp
 8001ce0:	f104 0310 	add.w	r3, r4, #16
 8001ce4:	229c      	movs	r2, #156	; 0x9c
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f00b f905 	bl	800cef6 <memcpy>
 8001cec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cf0:	f000 f863 	bl	8001dba <bno055_write_regs>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd90      	pop	{r4, r7, pc}

08001d08 <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b0af      	sub	sp, #188	; 0xbc
 8001d0c:	af2a      	add	r7, sp, #168	; 0xa8
 8001d0e:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001d14:	687c      	ldr	r4, [r7, #4]
 8001d16:	2301      	movs	r3, #1
 8001d18:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d1a:	f107 030f 	add.w	r3, r7, #15
 8001d1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d20:	233f      	movs	r3, #63	; 0x3f
 8001d22:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d24:	4668      	mov	r0, sp
 8001d26:	f104 0310 	add.w	r3, r4, #16
 8001d2a:	229c      	movs	r2, #156	; 0x9c
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f00b f8e2 	bl	800cef6 <memcpy>
 8001d32:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d36:	f000 f840 	bl	8001dba <bno055_write_regs>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e000      	b.n	8001d46 <bno055_on+0x3e>
    }
    return BNO_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd90      	pop	{r4, r7, pc}

08001d4e <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8001d4e:	b084      	sub	sp, #16
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af02      	add	r7, sp, #8
 8001d56:	f107 0c10 	add.w	ip, r7, #16
 8001d5a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8001d5e:	6938      	ldr	r0, [r7, #16]
 8001d60:	7dbb      	ldrb	r3, [r7, #22]
 8001d62:	b299      	uxth	r1, r3
 8001d64:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f005 fa20 	bl	80071b4 <HAL_I2C_Master_Transmit>
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e014      	b.n	8001dac <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8001d82:	6938      	ldr	r0, [r7, #16]
 8001d84:	7dbb      	ldrb	r3, [r7, #22]
 8001d86:	b299      	uxth	r1, r3
 8001d88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d92:	9200      	str	r2, [sp, #0]
 8001d94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001d98:	f005 fb24 	bl	80073e4 <HAL_I2C_Master_Receive>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001db6:	b004      	add	sp, #16
 8001db8:	4770      	bx	lr

08001dba <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 8001dba:	b084      	sub	sp, #16
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af04      	add	r7, sp, #16
 8001dc2:	f107 0418 	add.w	r4, r7, #24
 8001dc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 8001dca:	69b8      	ldr	r0, [r7, #24]
 8001dcc:	7fbb      	ldrb	r3, [r7, #30]
 8001dce:	b299      	uxth	r1, r3
 8001dd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dda:	b29c      	uxth	r4, r3
 8001ddc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f04f 35ff 	mov.w	r5, #4294967295
 8001de6:	9502      	str	r5, [sp, #8]
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4623      	mov	r3, r4
 8001df2:	f005 fdf1 	bl	80079d8 <HAL_I2C_Mem_Write>
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <bno055_write_regs+0x4a>
        return BNO_ERR_I2C;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <bno055_write_regs+0x4c>
    }
    return BNO_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001e10:	b004      	add	sp, #16
 8001e12:	4770      	bx	lr

08001e14 <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b0af      	sub	sp, #188	; 0xbc
 8001e18:	af2a      	add	r7, sp, #168	; 0xa8
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7b5a      	ldrb	r2, [r3, #13]
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d001      	beq.n	8001e2e <bno055_set_page+0x1a>
        return BNO_OK;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	e024      	b.n	8001e78 <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8001e2e:	78fb      	ldrb	r3, [r7, #3]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d901      	bls.n	8001e38 <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 8001e34:	2302      	movs	r3, #2
 8001e36:	e01f      	b.n	8001e78 <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 8001e38:	687c      	ldr	r4, [r7, #4]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e3e:	1cfb      	adds	r3, r7, #3
 8001e40:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e42:	2307      	movs	r3, #7
 8001e44:	9327      	str	r3, [sp, #156]	; 0x9c
 8001e46:	4668      	mov	r0, sp
 8001e48:	f104 0310 	add.w	r3, r4, #16
 8001e4c:	229c      	movs	r2, #156	; 0x9c
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f00b f851 	bl	800cef6 <memcpy>
 8001e54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e58:	f7ff ffaf 	bl	8001dba <bno055_write_regs>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <bno055_set_page+0x56>
        return err;
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	e006      	b.n	8001e78 <bno055_set_page+0x64>
    }
    imu->_page = page;
 8001e6a:	78fa      	ldrb	r2, [r7, #3]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8001e70:	2002      	movs	r0, #2
 8001e72:	f002 f9fd 	bl	8004270 <HAL_Delay>
    return BNO_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd90      	pop	{r4, r7, pc}

08001e80 <IMD_Req_Isolation>:
		return 1;
	}
	return 0;
}

uint8_t IMD_Req_Isolation(){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
	TxHeader_Pod.Identifier = IMD_ID;
 8001e86:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <IMD_Req_Isolation+0x38>)
 8001e88:	4a0c      	ldr	r2, [pc, #48]	; (8001ebc <IMD_Req_Isolation+0x3c>)
 8001e8a:	601a      	str	r2, [r3, #0]
	TxHeader_Pod.DataLength = FDCAN_DLC_BYTES_1;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	; (8001eb8 <IMD_Req_Isolation+0x38>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	60da      	str	r2, [r3, #12]
	uint8_t temp_data[] = {0xE0};
 8001e92:	23e0      	movs	r3, #224	; 0xe0
 8001e94:	713b      	strb	r3, [r7, #4]
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &TxHeader_Pod, temp_data)!= HAL_OK){
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4907      	ldr	r1, [pc, #28]	; (8001eb8 <IMD_Req_Isolation+0x38>)
 8001e9c:	4808      	ldr	r0, [pc, #32]	; (8001ec0 <IMD_Req_Isolation+0x40>)
 8001e9e:	f004 fab5 	bl	800640c <HAL_FDCAN_AddMessageToTxFifoQ>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <IMD_Req_Isolation+0x2c>
		return 1;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e000      	b.n	8001eae <IMD_Req_Isolation+0x2e>
	}
	return 0;
 8001eac:	2300      	movs	r3, #0

}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000134 	.word	0x20000134
 8001ebc:	0a100101 	.word	0x0a100101
 8001ec0:	20000450 	.word	0x20000450

08001ec4 <HAL_FDCAN_RxFifo0Callback>:


}


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Master, RxData_Master) != HAL_OK){
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_FDCAN_RxFifo0Callback+0x34>)
 8001ed0:	4a0a      	ldr	r2, [pc, #40]	; (8001efc <HAL_FDCAN_RxFifo0Callback+0x38>)
 8001ed2:	2140      	movs	r1, #64	; 0x40
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f004 fadd 	bl	8006494 <HAL_FDCAN_GetRxMessage>
	}
	if(RxHeader_Master.Identifier && 0x0000FFFF == 0x0000FF00+FOLLOWER_ID){
		Sensor_Data();

	}
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8001eda:	2200      	movs	r2, #0
 8001edc:	2101      	movs	r1, #1
 8001ede:	4808      	ldr	r0, [pc, #32]	; (8001f00 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8001ee0:	f004 fbe0 	bl	80066a4 <HAL_FDCAN_ActivateNotification>
			//fault
	}
	if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	4806      	ldr	r0, [pc, #24]	; (8001f04 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8001eea:	f004 fbdb 	bl	80066a4 <HAL_FDCAN_ActivateNotification>
				//fault
	}


}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200001b0 	.word	0x200001b0
 8001efc:	20000158 	.word	0x20000158
 8001f00:	20000388 	.word	0x20000388
 8001f04:	200003ec 	.word	0x200003ec

08001f08 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs){
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader_Pod, RxData_Pod) != HAL_OK){
 8001f12:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8001f14:	4a1b      	ldr	r2, [pc, #108]	; (8001f84 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8001f16:	2141      	movs	r1, #65	; 0x41
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f004 fabb 	bl	8006494 <HAL_FDCAN_GetRxMessage>
		//Error_Handler();
	}
// HE NE HU - HV LV IS1 ISO
	if(RxHeader_Pod.Identifier == IMD_ID){
 8001f1e:	4b19      	ldr	r3, [pc, #100]	; (8001f84 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a19      	ldr	r2, [pc, #100]	; (8001f88 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d11e      	bne.n	8001f66 <HAL_FDCAN_RxFifo1Callback+0x5e>
		if((RxData_Pod[1] & 0x40) == 0x40){
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8001f2a:	785b      	ldrb	r3, [r3, #1]
 8001f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d018      	beq.n	8001f66 <HAL_FDCAN_RxFifo1Callback+0x5e>
			if((RxData_Pod[1] & 0x03) == 0b10){
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8001f36:	785b      	ldrb	r3, [r3, #1]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d105      	bne.n	8001f4c <HAL_FDCAN_RxFifo1Callback+0x44>
				ISO_STATE = 0xF0; //Warning set LED to yellow
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_FDCAN_RxFifo1Callback+0x84>)
 8001f42:	22f0      	movs	r2, #240	; 0xf0
 8001f44:	701a      	strb	r2, [r3, #0]
				IMD_Req_Isolation();
 8001f46:	f7ff ff9b 	bl	8001e80 <IMD_Req_Isolation>
 8001f4a:	e00c      	b.n	8001f66 <HAL_FDCAN_RxFifo1Callback+0x5e>
			}else if((RxData_Pod[1] & 0x03) == 0b11){
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8001f4e:	785b      	ldrb	r3, [r3, #1]
 8001f50:	f003 0303 	and.w	r3, r3, #3
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d103      	bne.n	8001f60 <HAL_FDCAN_RxFifo1Callback+0x58>
				ISO_STATE = 0xFF; //fault set LED to Red and full estop
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <HAL_FDCAN_RxFifo1Callback+0x84>)
 8001f5a:	22ff      	movs	r2, #255	; 0xff
 8001f5c:	701a      	strb	r2, [r3, #0]
 8001f5e:	e002      	b.n	8001f66 <HAL_FDCAN_RxFifo1Callback+0x5e>
			}else{
				ISO_STATE = 0x00; //all good
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <HAL_FDCAN_RxFifo1Callback+0x84>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]
			}
		}
	}else{
		//fault
	}
	if((RxHeader_Pod.Identifier & 0x000000FF) == BMS_ID){
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b99      	cmp	r3, #153	; 0x99
		}
		if((RxHeader_Pod.Identifier & 0x0000FF00) == 0x1B00){
			//status 5
		}
	}
	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK){
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2108      	movs	r1, #8
 8001f72:	4807      	ldr	r0, [pc, #28]	; (8001f90 <HAL_FDCAN_RxFifo1Callback+0x88>)
 8001f74:	f004 fb96 	bl	80066a4 <HAL_FDCAN_ActivateNotification>
		//fault
	}

}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	200001a8 	.word	0x200001a8
 8001f84:	20000180 	.word	0x20000180
 8001f88:	0a100101 	.word	0x0a100101
 8001f8c:	20000b65 	.word	0x20000b65
 8001f90:	20000450 	.word	0x20000450

08001f94 <a_mcp9600_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mcp9600_iic_read(mcp9600_handle_t *handle, uint8_t reg, uint8_t *data, uint16_t len)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	607a      	str	r2, [r7, #4]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	72fb      	strb	r3, [r7, #11]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	813b      	strh	r3, [r7, #8]
    uint8_t buf[1];
    
    buf[0] = reg;                                                               /* set reg */
 8001fa8:	7afb      	ldrb	r3, [r7, #11]
 8001faa:	753b      	strb	r3, [r7, #20]
    if (handle->iic_write_cmd(handle->iic_addr, (uint8_t *)buf, 1) != 0)        /* write command */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	7e50      	ldrb	r0, [r2, #25]
 8001fb4:	f107 0114 	add.w	r1, r7, #20
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4798      	blx	r3
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <a_mcp9600_iic_read+0x32>
    {   
        return 1;                                                               /* return error */
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e00c      	b.n	8001fe0 <a_mcp9600_iic_read+0x4c>
    }
    if (handle->iic_read_cmd(handle->iic_addr, data, len) != 0)                 /* read data */
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	7e50      	ldrb	r0, [r2, #25]
 8001fce:	893a      	ldrh	r2, [r7, #8]
 8001fd0:	6879      	ldr	r1, [r7, #4]
 8001fd2:	4798      	blx	r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <a_mcp9600_iic_read+0x4a>
    {   
        return 1;                                                               /* return error */
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <a_mcp9600_iic_read+0x4c>
    }
    
    return 0;                                                                   /* success return 0 */
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <a_mcp9600_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mcp9600_iic_write(mcp9600_handle_t *handle, uint8_t reg, uint8_t *data, uint16_t len)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	607a      	str	r2, [r7, #4]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	72fb      	strb	r3, [r7, #11]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	813b      	strh	r3, [r7, #8]
    uint8_t buf[16];
    uint16_t i;
        
    if ((len + 1) > 16)                                                             /* check length */
 8001ffc:	893b      	ldrh	r3, [r7, #8]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	d901      	bls.n	8002006 <a_mcp9600_iic_write+0x1e>
    {
        return 1;                                                                   /* return error */
 8002002:	2301      	movs	r3, #1
 8002004:	e025      	b.n	8002052 <a_mcp9600_iic_write+0x6a>
    }
    buf[0] = reg;                                                                   /* set MSB of reg */
 8002006:	7afb      	ldrb	r3, [r7, #11]
 8002008:	753b      	strb	r3, [r7, #20]
    for (i = 0; i < len; i++)
 800200a:	2300      	movs	r3, #0
 800200c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800200e:	e00c      	b.n	800202a <a_mcp9600_iic_write+0x42>
    {
        buf[1 + i] = data[i];                                                       /* copy write data */
 8002010:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	441a      	add	r2, r3
 8002016:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002018:	3301      	adds	r3, #1
 800201a:	7812      	ldrb	r2, [r2, #0]
 800201c:	3328      	adds	r3, #40	; 0x28
 800201e:	443b      	add	r3, r7
 8002020:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (i = 0; i < len; i++)
 8002024:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002026:	3301      	adds	r3, #1
 8002028:	84fb      	strh	r3, [r7, #38]	; 0x26
 800202a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800202c:	893b      	ldrh	r3, [r7, #8]
 800202e:	429a      	cmp	r2, r3
 8002030:	d3ee      	bcc.n	8002010 <a_mcp9600_iic_write+0x28>
    }
    if (handle->iic_write_cmd(handle->iic_addr, (uint8_t *)buf, len + 1) != 0)      /* write iic command */
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	7e50      	ldrb	r0, [r2, #25]
 800203a:	893a      	ldrh	r2, [r7, #8]
 800203c:	3201      	adds	r2, #1
 800203e:	b292      	uxth	r2, r2
 8002040:	f107 0114 	add.w	r1, r7, #20
 8002044:	4798      	blx	r3
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <a_mcp9600_iic_write+0x68>
    {   
        return 1;                                                                   /* return error */
 800204c:	2301      	movs	r3, #1
 800204e:	e000      	b.n	8002052 <a_mcp9600_iic_write+0x6a>
    }
    
    return 0;                                                                       /* success return 0 */
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3728      	adds	r7, #40	; 0x28
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <mcp9600_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mcp9600_set_addr_pin(mcp9600_handle_t *handle, mcp9600_address_t addr_pin)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	460b      	mov	r3, r1
 8002064:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <mcp9600_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 800206c:	2302      	movs	r3, #2
 800206e:	e003      	b.n	8002078 <mcp9600_set_addr_pin+0x1e>
    }
    
    handle->iic_addr = (uint8_t)addr_pin;        /* set pin */
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	78fa      	ldrb	r2, [r7, #3]
 8002074:	765a      	strb	r2, [r3, #25]
    
    return 0;                                    /* success return 0 */
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <mcp9600_init>:
 *            - 3 linked functions is NULL
 *            - 4 id is invalid
 * @note      none
 */
uint8_t mcp9600_init(mcp9600_handle_t *handle)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                             /* check handle */
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <mcp9600_init+0x12>
    {
        return 2;                                                                   /* return error */
 8002092:	2302      	movs	r3, #2
 8002094:	e06f      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <mcp9600_init+0x1e>
    {
        return 3;                                                                   /* return error */
 800209e:	2303      	movs	r3, #3
 80020a0:	e069      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d105      	bne.n	80020b6 <mcp9600_init+0x32>
    {
        handle->debug_print("mcp9600: iic_init is null.\n");                        /* iic_init is null */
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	4834      	ldr	r0, [pc, #208]	; (8002180 <mcp9600_init+0xfc>)
 80020b0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80020b2:	2303      	movs	r3, #3
 80020b4:	e05f      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d105      	bne.n	80020ca <mcp9600_init+0x46>
    {
        handle->debug_print("mcp9600: iic_deinit is null.\n");                      /* iic_deinit is null */
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	4830      	ldr	r0, [pc, #192]	; (8002184 <mcp9600_init+0x100>)
 80020c4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80020c6:	2303      	movs	r3, #3
 80020c8:	e055      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->iic_read_cmd == NULL)                                               /* check iic_read_cmd */
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d105      	bne.n	80020de <mcp9600_init+0x5a>
    {
        handle->debug_print("mcp9600: iic_read_cmd is null.\n");                    /* iic_read_cmd is null */
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	482c      	ldr	r0, [pc, #176]	; (8002188 <mcp9600_init+0x104>)
 80020d8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80020da:	2303      	movs	r3, #3
 80020dc:	e04b      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->iic_write_cmd == NULL)                                              /* check iic_write_cmd */
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d105      	bne.n	80020f2 <mcp9600_init+0x6e>
    {
        handle->debug_print("mcp9600: iic_write_cmd is null.\n");                   /* iic_write_cmd is null */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	4828      	ldr	r0, [pc, #160]	; (800218c <mcp9600_init+0x108>)
 80020ec:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80020ee:	2303      	movs	r3, #3
 80020f0:	e041      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d105      	bne.n	8002106 <mcp9600_init+0x82>
    {
        handle->debug_print("mcp9600: delay_ms is null.\n");                        /* delay_ms is null */
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	4824      	ldr	r0, [pc, #144]	; (8002190 <mcp9600_init+0x10c>)
 8002100:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8002102:	2303      	movs	r3, #3
 8002104:	e037      	b.n	8002176 <mcp9600_init+0xf2>
    }
    
    if (handle->iic_init() != 0)                                                    /* iic init */
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4798      	blx	r3
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <mcp9600_init+0x9a>
    {
        handle->debug_print("mcp9600: iic init failed.\n");                         /* iic init failed */
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	481f      	ldr	r0, [pc, #124]	; (8002194 <mcp9600_init+0x110>)
 8002118:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 800211a:	2301      	movs	r3, #1
 800211c:	e02b      	b.n	8002176 <mcp9600_init+0xf2>
    }
    memset(buf, 0, sizeof(uint8_t) * 2);                                            /* clear the buffer */
 800211e:	f107 030c 	add.w	r3, r7, #12
 8002122:	2202      	movs	r2, #2
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f00a fe5a 	bl	800cde0 <memset>
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_ID_REVISON,
 800212c:	f107 020c 	add.w	r2, r7, #12
 8002130:	2302      	movs	r3, #2
 8002132:	2120      	movs	r1, #32
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff ff2d 	bl	8001f94 <a_mcp9600_iic_read>
 800213a:	4603      	mov	r3, r0
 800213c:	73fb      	strb	r3, [r7, #15]
                            (uint8_t *)buf, 2);                                     /* read device id */
    if (res != 0)                                                                   /* check result */
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <mcp9600_init+0xd2>
    {
        handle->debug_print("mcp9600: read device id failed.\n");                   /* read device id failed */
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	4813      	ldr	r0, [pc, #76]	; (8002198 <mcp9600_init+0x114>)
 800214a:	4798      	blx	r3
        (void)handle->iic_deinit();                                                 /* iic deinit */
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	4798      	blx	r3
        
        return 1;                                                                   /* return error */
 8002152:	2301      	movs	r3, #1
 8002154:	e00f      	b.n	8002176 <mcp9600_init+0xf2>
    }
    if (buf[0] != 0x40)                                                             /* check id */
 8002156:	7b3b      	ldrb	r3, [r7, #12]
 8002158:	2b40      	cmp	r3, #64	; 0x40
 800215a:	d008      	beq.n	800216e <mcp9600_init+0xea>
    {
        handle->debug_print("mcp9600: id is invalid.\n");                           /* id is invalid */
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	480e      	ldr	r0, [pc, #56]	; (800219c <mcp9600_init+0x118>)
 8002162:	4798      	blx	r3
        (void)handle->iic_deinit();                                                 /* iic deinit */
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4798      	blx	r3
        
        return 4;                                                                   /* return error */
 800216a:	2304      	movs	r3, #4
 800216c:	e003      	b.n	8002176 <mcp9600_init+0xf2>
    }
    handle->inited = 1;                                                             /* set inited */
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	761a      	strb	r2, [r3, #24]
    
    return 0;                                                                       /* success return 0 */
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	0800d264 	.word	0x0800d264
 8002184:	0800d280 	.word	0x0800d280
 8002188:	0800d2a0 	.word	0x0800d2a0
 800218c:	0800d2c0 	.word	0x0800d2c0
 8002190:	0800d2e4 	.word	0x0800d2e4
 8002194:	0800d300 	.word	0x0800d300
 8002198:	0800d31c 	.word	0x0800d31c
 800219c:	0800d340 	.word	0x0800d340

080021a0 <mcp9600_deinit>:
 *            - 3 handle is not initialized
 *            - 4 power down failed
 * @note      none
 */
uint8_t mcp9600_deinit(mcp9600_handle_t *handle)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <mcp9600_deinit+0x12>
    {
        return 2;                                                                                 /* return error */
 80021ae:	2302      	movs	r3, #2
 80021b0:	e045      	b.n	800223e <mcp9600_deinit+0x9e>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	7e1b      	ldrb	r3, [r3, #24]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d001      	beq.n	80021be <mcp9600_deinit+0x1e>
    {
        return 3;                                                                                 /* return error */
 80021ba:	2303      	movs	r3, #3
 80021bc:	e03f      	b.n	800223e <mcp9600_deinit+0x9e>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80021be:	f107 020e 	add.w	r2, r7, #14
 80021c2:	2301      	movs	r3, #1
 80021c4:	2106      	movs	r1, #6
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7ff fee4 	bl	8001f94 <a_mcp9600_iic_read>
 80021cc:	4603      	mov	r3, r0
 80021ce:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d005      	beq.n	80021e2 <mcp9600_deinit+0x42>
    {
        handle->debug_print("mcp9600: power down failed.\n");                                     /* power down failed */
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	481b      	ldr	r0, [pc, #108]	; (8002248 <mcp9600_deinit+0xa8>)
 80021dc:	4798      	blx	r3
       
        return 4;                                                                                 /* return error */
 80021de:	2304      	movs	r3, #4
 80021e0:	e02d      	b.n	800223e <mcp9600_deinit+0x9e>
    }
    
    reg &= ~(3 << 0);                                                                             /* clear configure */
 80021e2:	7bbb      	ldrb	r3, [r7, #14]
 80021e4:	f023 0303 	bic.w	r3, r3, #3
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	73bb      	strb	r3, [r7, #14]
    reg |= 0x1 << 0;                                                                              /* set configure */
 80021ec:	7bbb      	ldrb	r3, [r7, #14]
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80021f6:	f107 020e 	add.w	r2, r7, #14
 80021fa:	2301      	movs	r3, #1
 80021fc:	2106      	movs	r1, #6
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff fef2 	bl	8001fe8 <a_mcp9600_iic_write>
 8002204:	4603      	mov	r3, r0
 8002206:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d005      	beq.n	800221a <mcp9600_deinit+0x7a>
    {
        handle->debug_print("mcp9600: power down failed.\n");                                     /* power down failed */
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	480d      	ldr	r0, [pc, #52]	; (8002248 <mcp9600_deinit+0xa8>)
 8002214:	4798      	blx	r3
       
        return 4;                                                                                 /* return error */
 8002216:	2304      	movs	r3, #4
 8002218:	e011      	b.n	800223e <mcp9600_deinit+0x9e>
    }
    res = handle->iic_deinit();                                                                   /* iic deinit */
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4798      	blx	r3
 8002220:	4603      	mov	r3, r0
 8002222:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d005      	beq.n	8002236 <mcp9600_deinit+0x96>
    {
        handle->debug_print("mcp9600: iic deinit failed.\n");                                     /* iic deinit failed */
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	4807      	ldr	r0, [pc, #28]	; (800224c <mcp9600_deinit+0xac>)
 8002230:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 8002232:	2301      	movs	r3, #1
 8002234:	e003      	b.n	800223e <mcp9600_deinit+0x9e>
    }
    handle->inited = 0;                                                                           /* clear flag */
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	761a      	strb	r2, [r3, #24]
    
    return 0;                                                                                     /* success return 0 */
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	0800d35c 	.word	0x0800d35c
 800224c:	0800d37c 	.word	0x0800d37c

08002250 <mcp9600_set_cold_junction_resolution>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_cold_junction_resolution(mcp9600_handle_t *handle, mcp9600_cold_junction_resolution_t resolution)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <mcp9600_set_cold_junction_resolution+0x16>
    {
        return 2;                                                                                 /* return error */
 8002262:	2302      	movs	r3, #2
 8002264:	e038      	b.n	80022d8 <mcp9600_set_cold_junction_resolution+0x88>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7e1b      	ldrb	r3, [r3, #24]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d001      	beq.n	8002272 <mcp9600_set_cold_junction_resolution+0x22>
    {
        return 3;                                                                                 /* return error */
 800226e:	2303      	movs	r3, #3
 8002270:	e032      	b.n	80022d8 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 8002272:	f107 020e 	add.w	r2, r7, #14
 8002276:	2301      	movs	r3, #1
 8002278:	2106      	movs	r1, #6
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff fe8a 	bl	8001f94 <a_mcp9600_iic_read>
 8002280:	4603      	mov	r3, r0
 8002282:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002284:	7bfb      	ldrb	r3, [r7, #15]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d005      	beq.n	8002296 <mcp9600_set_cold_junction_resolution+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4814      	ldr	r0, [pc, #80]	; (80022e0 <mcp9600_set_cold_junction_resolution+0x90>)
 8002290:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 8002292:	2301      	movs	r3, #1
 8002294:	e020      	b.n	80022d8 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    reg &= ~(1 << 7);                                                                             /* clear configure */
 8002296:	7bbb      	ldrb	r3, [r7, #14]
 8002298:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800229c:	b2db      	uxtb	r3, r3
 800229e:	73bb      	strb	r3, [r7, #14]
    reg |= resolution << 7;                                                                       /* set configure */
 80022a0:	78fb      	ldrb	r3, [r7, #3]
 80022a2:	01db      	lsls	r3, r3, #7
 80022a4:	b25a      	sxtb	r2, r3
 80022a6:	7bbb      	ldrb	r3, [r7, #14]
 80022a8:	b25b      	sxtb	r3, r3
 80022aa:	4313      	orrs	r3, r2
 80022ac:	b25b      	sxtb	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80022b2:	f107 020e 	add.w	r2, r7, #14
 80022b6:	2301      	movs	r3, #1
 80022b8:	2106      	movs	r1, #6
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff fe94 	bl	8001fe8 <a_mcp9600_iic_write>
 80022c0:	4603      	mov	r3, r0
 80022c2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d005      	beq.n	80022d6 <mcp9600_set_cold_junction_resolution+0x86>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	4805      	ldr	r0, [pc, #20]	; (80022e4 <mcp9600_set_cold_junction_resolution+0x94>)
 80022d0:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80022d2:	2301      	movs	r3, #1
 80022d4:	e000      	b.n	80022d8 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    return 0;                                                                                     /* success return 0 */
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	0800d39c 	.word	0x0800d39c
 80022e4:	0800d3c8 	.word	0x0800d3c8

080022e8 <mcp9600_set_adc_resolution>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_adc_resolution(mcp9600_handle_t *handle, mcp9600_adc_resolution_t resolution)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <mcp9600_set_adc_resolution+0x16>
    {
        return 2;                                                                                 /* return error */
 80022fa:	2302      	movs	r3, #2
 80022fc:	e038      	b.n	8002370 <mcp9600_set_adc_resolution+0x88>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7e1b      	ldrb	r3, [r3, #24]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d001      	beq.n	800230a <mcp9600_set_adc_resolution+0x22>
    {
        return 3;                                                                                 /* return error */
 8002306:	2303      	movs	r3, #3
 8002308:	e032      	b.n	8002370 <mcp9600_set_adc_resolution+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 800230a:	f107 020e 	add.w	r2, r7, #14
 800230e:	2301      	movs	r3, #1
 8002310:	2106      	movs	r1, #6
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff fe3e 	bl	8001f94 <a_mcp9600_iic_read>
 8002318:	4603      	mov	r3, r0
 800231a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d005      	beq.n	800232e <mcp9600_set_adc_resolution+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	4814      	ldr	r0, [pc, #80]	; (8002378 <mcp9600_set_adc_resolution+0x90>)
 8002328:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 800232a:	2301      	movs	r3, #1
 800232c:	e020      	b.n	8002370 <mcp9600_set_adc_resolution+0x88>
    }
    
    reg &= ~(3 << 5);                                                                             /* clear configure */
 800232e:	7bbb      	ldrb	r3, [r7, #14]
 8002330:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002334:	b2db      	uxtb	r3, r3
 8002336:	73bb      	strb	r3, [r7, #14]
    reg |= resolution << 5;                                                                       /* set configure */
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	015b      	lsls	r3, r3, #5
 800233c:	b25a      	sxtb	r2, r3
 800233e:	7bbb      	ldrb	r3, [r7, #14]
 8002340:	b25b      	sxtb	r3, r3
 8002342:	4313      	orrs	r3, r2
 8002344:	b25b      	sxtb	r3, r3
 8002346:	b2db      	uxtb	r3, r3
 8002348:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 800234a:	f107 020e 	add.w	r2, r7, #14
 800234e:	2301      	movs	r3, #1
 8002350:	2106      	movs	r1, #6
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f7ff fe48 	bl	8001fe8 <a_mcp9600_iic_write>
 8002358:	4603      	mov	r3, r0
 800235a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d005      	beq.n	800236e <mcp9600_set_adc_resolution+0x86>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	4805      	ldr	r0, [pc, #20]	; (800237c <mcp9600_set_adc_resolution+0x94>)
 8002368:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <mcp9600_set_adc_resolution+0x88>
    }
    
    return 0;                                                                                     /* success return 0 */
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	0800d39c 	.word	0x0800d39c
 800237c:	0800d3c8 	.word	0x0800d3c8

08002380 <mcp9600_set_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_mode(mcp9600_handle_t *handle, mcp9600_mode_t mode)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <mcp9600_set_mode+0x16>
    {
        return 2;                                                                                 /* return error */
 8002392:	2302      	movs	r3, #2
 8002394:	e034      	b.n	8002400 <mcp9600_set_mode+0x80>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	7e1b      	ldrb	r3, [r3, #24]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d001      	beq.n	80023a2 <mcp9600_set_mode+0x22>
    {
        return 3;                                                                                 /* return error */
 800239e:	2303      	movs	r3, #3
 80023a0:	e02e      	b.n	8002400 <mcp9600_set_mode+0x80>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80023a2:	f107 020e 	add.w	r2, r7, #14
 80023a6:	2301      	movs	r3, #1
 80023a8:	2106      	movs	r1, #6
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff fdf2 	bl	8001f94 <a_mcp9600_iic_read>
 80023b0:	4603      	mov	r3, r0
 80023b2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d005      	beq.n	80023c6 <mcp9600_set_mode+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	4812      	ldr	r0, [pc, #72]	; (8002408 <mcp9600_set_mode+0x88>)
 80023c0:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80023c2:	2301      	movs	r3, #1
 80023c4:	e01c      	b.n	8002400 <mcp9600_set_mode+0x80>
    }
    
    reg &= ~(3 << 0);                                                                             /* clear configure */
 80023c6:	7bbb      	ldrb	r3, [r7, #14]
 80023c8:	f023 0303 	bic.w	r3, r3, #3
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	73bb      	strb	r3, [r7, #14]
    reg |= mode << 0;                                                                             /* set configure */
 80023d0:	7bba      	ldrb	r2, [r7, #14]
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80023da:	f107 020e 	add.w	r2, r7, #14
 80023de:	2301      	movs	r3, #1
 80023e0:	2106      	movs	r1, #6
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7ff fe00 	bl	8001fe8 <a_mcp9600_iic_write>
 80023e8:	4603      	mov	r3, r0
 80023ea:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d005      	beq.n	80023fe <mcp9600_set_mode+0x7e>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	4805      	ldr	r0, [pc, #20]	; (800240c <mcp9600_set_mode+0x8c>)
 80023f8:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <mcp9600_set_mode+0x80>
    }
    
    return 0;                                                                                     /* success return 0 */
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	0800d39c 	.word	0x0800d39c
 800240c:	0800d3c8 	.word	0x0800d3c8

08002410 <mcp9600_set_thermocouple_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_thermocouple_type(mcp9600_handle_t *handle, mcp9600_thermocouple_type_t type)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                                        /* check handle */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <mcp9600_set_thermocouple_type+0x16>
    {
        return 2;                                                                                              /* return error */
 8002422:	2302      	movs	r3, #2
 8002424:	e038      	b.n	8002498 <mcp9600_set_thermocouple_type+0x88>
    }
    if (handle->inited != 1)                                                                                   /* check handle initialization */
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	7e1b      	ldrb	r3, [r3, #24]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d001      	beq.n	8002432 <mcp9600_set_thermocouple_type+0x22>
    {
        return 3;                                                                                              /* return error */
 800242e:	2303      	movs	r3, #3
 8002430:	e032      	b.n	8002498 <mcp9600_set_thermocouple_type+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 8002432:	f107 020e 	add.w	r2, r7, #14
 8002436:	2301      	movs	r3, #1
 8002438:	2105      	movs	r1, #5
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7ff fdaa 	bl	8001f94 <a_mcp9600_iic_read>
 8002440:	4603      	mov	r3, r0
 8002442:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <mcp9600_set_thermocouple_type+0x46>
    {
        handle->debug_print("mcp9600: read thermocouple sensor configuration failed.\n");                      /* read thermocouple sensor configuration failed */
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	4814      	ldr	r0, [pc, #80]	; (80024a0 <mcp9600_set_thermocouple_type+0x90>)
 8002450:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 8002452:	2301      	movs	r3, #1
 8002454:	e020      	b.n	8002498 <mcp9600_set_thermocouple_type+0x88>
    }
    
    reg &= ~(0x7 << 4);                                                                                        /* clear configure */
 8002456:	7bbb      	ldrb	r3, [r7, #14]
 8002458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800245c:	b2db      	uxtb	r3, r3
 800245e:	73bb      	strb	r3, [r7, #14]
    reg |= type << 4;                                                                                          /* set configure */
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	011b      	lsls	r3, r3, #4
 8002464:	b25a      	sxtb	r2, r3
 8002466:	7bbb      	ldrb	r3, [r7, #14]
 8002468:	b25b      	sxtb	r3, r3
 800246a:	4313      	orrs	r3, r2
 800246c:	b25b      	sxtb	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 8002472:	f107 020e 	add.w	r2, r7, #14
 8002476:	2301      	movs	r3, #1
 8002478:	2105      	movs	r1, #5
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff fdb4 	bl	8001fe8 <a_mcp9600_iic_write>
 8002480:	4603      	mov	r3, r0
 8002482:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <mcp9600_set_thermocouple_type+0x86>
    {
        handle->debug_print("mcp9600: write thermocouple sensor configuration failed.\n");                     /* write thermocouple sensor configuration failed */
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	4805      	ldr	r0, [pc, #20]	; (80024a4 <mcp9600_set_thermocouple_type+0x94>)
 8002490:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <mcp9600_set_thermocouple_type+0x88>
    }
    
    return 0;                                                                                                  /* success return 0 */
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3710      	adds	r7, #16
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	0800d50c 	.word	0x0800d50c
 80024a4:	0800d548 	.word	0x0800d548

080024a8 <mcp9600_set_filter_coefficient>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_filter_coefficient(mcp9600_handle_t *handle, mcp9600_filter_coefficient_t coefficient)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                                        /* check handle */
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <mcp9600_set_filter_coefficient+0x16>
    {
        return 2;                                                                                              /* return error */
 80024ba:	2302      	movs	r3, #2
 80024bc:	e034      	b.n	8002528 <mcp9600_set_filter_coefficient+0x80>
    }
    if (handle->inited != 1)                                                                                   /* check handle initialization */
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	7e1b      	ldrb	r3, [r3, #24]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d001      	beq.n	80024ca <mcp9600_set_filter_coefficient+0x22>
    {
        return 3;                                                                                              /* return error */
 80024c6:	2303      	movs	r3, #3
 80024c8:	e02e      	b.n	8002528 <mcp9600_set_filter_coefficient+0x80>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80024ca:	f107 020e 	add.w	r2, r7, #14
 80024ce:	2301      	movs	r3, #1
 80024d0:	2105      	movs	r1, #5
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff fd5e 	bl	8001f94 <a_mcp9600_iic_read>
 80024d8:	4603      	mov	r3, r0
 80024da:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <mcp9600_set_filter_coefficient+0x46>
    {
        handle->debug_print("mcp9600: read thermocouple sensor configuration failed.\n");                      /* read thermocouple sensor configuration failed */
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	4812      	ldr	r0, [pc, #72]	; (8002530 <mcp9600_set_filter_coefficient+0x88>)
 80024e8:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 80024ea:	2301      	movs	r3, #1
 80024ec:	e01c      	b.n	8002528 <mcp9600_set_filter_coefficient+0x80>
    }
    
    reg &= ~(0x7 << 0);                                                                                        /* clear configure */
 80024ee:	7bbb      	ldrb	r3, [r7, #14]
 80024f0:	f023 0307 	bic.w	r3, r3, #7
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	73bb      	strb	r3, [r7, #14]
    reg |= coefficient << 0;                                                                                   /* set configure */
 80024f8:	7bba      	ldrb	r2, [r7, #14]
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 8002502:	f107 020e 	add.w	r2, r7, #14
 8002506:	2301      	movs	r3, #1
 8002508:	2105      	movs	r1, #5
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff fd6c 	bl	8001fe8 <a_mcp9600_iic_write>
 8002510:	4603      	mov	r3, r0
 8002512:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d005      	beq.n	8002526 <mcp9600_set_filter_coefficient+0x7e>
    {
        handle->debug_print("mcp9600: write thermocouple sensor configuration failed.\n");                     /* write thermocouple sensor configuration failed */
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	4805      	ldr	r0, [pc, #20]	; (8002534 <mcp9600_set_filter_coefficient+0x8c>)
 8002520:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <mcp9600_set_filter_coefficient+0x80>
    }
    
    return 0;                                                                                                  /* success return 0 */
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	0800d50c 	.word	0x0800d50c
 8002534:	0800d548 	.word	0x0800d548

08002538 <mcp9600_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mcp9600_interface_iic_init(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
    return 0;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <mcp9600_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mcp9600_interface_iic_deinit(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
    return 0;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <mcp9600_interface_iic_write_cmd>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mcp9600_interface_iic_write_cmd(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
 8002564:	4613      	mov	r3, r2
 8002566:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit_DMA(&hi2c1,addr,buf,len);
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	b299      	uxth	r1, r3
 800256c:	88bb      	ldrh	r3, [r7, #4]
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	4803      	ldr	r0, [pc, #12]	; (8002580 <mcp9600_interface_iic_write_cmd+0x28>)
 8002572:	f005 f82d 	bl	80075d0 <HAL_I2C_Master_Transmit_DMA>
    return 0;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	200004b4 	.word	0x200004b4

08002584 <mcp9600_interface_iic_read_cmd>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mcp9600_interface_iic_read_cmd(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	6039      	str	r1, [r7, #0]
 800258e:	71fb      	strb	r3, [r7, #7]
 8002590:	4613      	mov	r3, r2
 8002592:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Receive_DMA(&hi2c1, addr, buf, len);
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	b299      	uxth	r1, r3
 8002598:	88bb      	ldrh	r3, [r7, #4]
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	4803      	ldr	r0, [pc, #12]	; (80025ac <mcp9600_interface_iic_read_cmd+0x28>)
 800259e:	f005 f92b 	bl	80077f8 <HAL_I2C_Master_Receive_DMA>
    return 0;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	200004b4 	.word	0x200004b4

080025b0 <mcp9600_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms
 * @note      none
 */
void mcp9600_interface_delay_ms(uint32_t ms)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f001 fe59 	bl	8004270 <HAL_Delay>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <mcp9600_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void mcp9600_interface_debug_print(const char *const fmt, ...)
{
 80025c6:	b40f      	push	{r0, r1, r2, r3}
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
	return;
 80025cc:	bf00      	nop
    
}
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	b004      	add	sp, #16
 80025d6:	4770      	bx	lr

080025d8 <Run_State>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t Run_State(PodState state) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80025e2:	2300      	movs	r3, #0
 80025e4:	73fb      	strb	r3, [r7, #15]

    switch (state) {
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d839      	bhi.n	8002660 <Run_State+0x88>
 80025ec:	a201      	add	r2, pc, #4	; (adr r2, 80025f4 <Run_State+0x1c>)
 80025ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f2:	bf00      	nop
 80025f4:	08002619 	.word	0x08002619
 80025f8:	08002641 	.word	0x08002641
 80025fc:	08002645 	.word	0x08002645
 8002600:	08002649 	.word	0x08002649
 8002604:	0800264d 	.word	0x0800264d
 8002608:	08002651 	.word	0x08002651
 800260c:	08002655 	.word	0x08002655
 8002610:	08002659 	.word	0x08002659
 8002614:	0800265d 	.word	0x0800265d
        case INIT:
        	status = tempsensor_init();
 8002618:	f001 fd0a 	bl	8004030 <tempsensor_init>
 800261c:	4603      	mov	r3, r0
 800261e:	73fb      	strb	r3, [r7, #15]
        	if(status != 0){
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <Run_State+0x52>
        		return 1;
 8002626:	2301      	movs	r3, #1
 8002628:	e01b      	b.n	8002662 <Run_State+0x8a>
        	}
        	status = acc_init();
 800262a:	f7fd ff73 	bl	8000514 <acc_init>
 800262e:	4603      	mov	r3, r0
 8002630:	73fb      	strb	r3, [r7, #15]
        	if(status != 0){
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <Run_State+0x64>
        		return 1;
 8002638:	2301      	movs	r3, #1
 800263a:	e012      	b.n	8002662 <Run_State+0x8a>
        	}
        	return status;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	e010      	b.n	8002662 <Run_State+0x8a>
            break;
        case FAULT:

        	return status;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	e00e      	b.n	8002662 <Run_State+0x8a>
            break;
        case SAFE_TO_APPROACH:

        	return status;
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	e00c      	b.n	8002662 <Run_State+0x8a>
            break;
        case READY:

        	return status;
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	e00a      	b.n	8002662 <Run_State+0x8a>
            break;
        case LAUNCH:

        	return status;
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	e008      	b.n	8002662 <Run_State+0x8a>
            break;
        case COAST:

        	return status;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	e006      	b.n	8002662 <Run_State+0x8a>
            break;
        case BRAKE:

        	return status;
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	e004      	b.n	8002662 <Run_State+0x8a>
            break;
        case CRAWL:

        	return status;
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	e002      	b.n	8002662 <Run_State+0x8a>
            break;
        case TRACK:

        	return status;
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	e000      	b.n	8002662 <Run_State+0x8a>
            break;
        default:
        	//invalid state
            return 1;
 8002660:	2301      	movs	r3, #1
            break;
    }
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop

0800266c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002672:	f001 fd8c 	bl	800418e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002676:	f000 f82d 	bl	80026d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800267a:	f000 fcc1 	bl	8003000 <MX_GPIO_Init>
  MX_DMA_Init();
 800267e:	f000 fc75 	bl	8002f6c <MX_DMA_Init>
  MX_ADC1_Init();
 8002682:	f000 f87d 	bl	8002780 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002686:	f000 f97d 	bl	8002984 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800268a:	f000 f9c3 	bl	8002a14 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 800268e:	f000 fa09 	bl	8002aa4 <MX_FDCAN3_Init>
  MX_I2C1_Init();
 8002692:	f000 fa4f 	bl	8002b34 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002696:	f000 fb77 	bl	8002d88 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800269a:	f000 fc3f 	bl	8002f1c <MX_USB_PCD_Init>
  MX_I2C2_Init();
 800269e:	f000 fa89 	bl	8002bb4 <MX_I2C2_Init>
  MX_IWDG_Init();
 80026a2:	f000 fb07 	bl	8002cb4 <MX_IWDG_Init>
  MX_ADC5_Init();
 80026a6:	f000 f907 	bl	80028b8 <MX_ADC5_Init>
  MX_I2C3_Init();
 80026aa:	f000 fac3 	bl	8002c34 <MX_I2C3_Init>
  MX_SPI3_Init();
 80026ae:	f000 fba9 	bl	8002e04 <MX_SPI3_Init>
  MX_LPUART1_UART_Init();
 80026b2:	f000 fb1d 	bl	8002cf0 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80026b6:	f000 fbe3 	bl	8002e80 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  PodState Curr_State = INIT;
 80026ba:	2300      	movs	r3, #0
 80026bc:	71fb      	strb	r3, [r7, #7]
  Fault_Flag = Run_State(Curr_State);
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff89 	bl	80025d8 <Run_State>
 80026c6:	4603      	mov	r3, r0
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b01      	ldr	r3, [pc, #4]	; (80026d0 <main+0x64>)
 80026cc:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026ce:	e7fe      	b.n	80026ce <main+0x62>
 80026d0:	20000b64 	.word	0x20000b64

080026d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b094      	sub	sp, #80	; 0x50
 80026d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026da:	f107 0318 	add.w	r3, r7, #24
 80026de:	2238      	movs	r2, #56	; 0x38
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f00a fb7c 	bl	800cde0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026e8:	1d3b      	adds	r3, r7, #4
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f007 fb2e 	bl	8009d58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 80026fc:	232b      	movs	r3, #43	; 0x2b
 80026fe:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002704:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800270c:	2340      	movs	r3, #64	; 0x40
 800270e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002710:	2301      	movs	r3, #1
 8002712:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002714:	2301      	movs	r3, #1
 8002716:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002718:	2302      	movs	r3, #2
 800271a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800271c:	2303      	movs	r3, #3
 800271e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002720:	2302      	movs	r3, #2
 8002722:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002724:	2355      	movs	r3, #85	; 0x55
 8002726:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002728:	2302      	movs	r3, #2
 800272a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800272c:	2302      	movs	r3, #2
 800272e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002730:	2302      	movs	r3, #2
 8002732:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002734:	f107 0318 	add.w	r3, r7, #24
 8002738:	4618      	mov	r0, r3
 800273a:	f007 fbc1 	bl	8009ec0 <HAL_RCC_OscConfig>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002744:	f000 fd2c 	bl	80031a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002748:	230f      	movs	r3, #15
 800274a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800274c:	2303      	movs	r3, #3
 800274e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002758:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800275a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800275e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	2104      	movs	r1, #4
 8002764:	4618      	mov	r0, r3
 8002766:	f007 febd 	bl	800a4e4 <HAL_RCC_ClockConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002770:	f000 fd16 	bl	80031a0 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002774:	f008 f88c 	bl	800a890 <HAL_RCC_EnableCSS>
}
 8002778:	bf00      	nop
 800277a:	3750      	adds	r7, #80	; 0x50
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08c      	sub	sp, #48	; 0x30
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002792:	1d3b      	adds	r3, r7, #4
 8002794:	2220      	movs	r2, #32
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f00a fb21 	bl	800cde0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800279e:	4b44      	ldr	r3, [pc, #272]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80027a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80027a6:	4b42      	ldr	r3, [pc, #264]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80027ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027ae:	4b40      	ldr	r3, [pc, #256]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027b4:	4b3e      	ldr	r3, [pc, #248]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80027ba:	4b3d      	ldr	r3, [pc, #244]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027bc:	2200      	movs	r2, #0
 80027be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027c2:	2201      	movs	r2, #1
 80027c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027c6:	4b3a      	ldr	r3, [pc, #232]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027c8:	2204      	movs	r2, #4
 80027ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80027cc:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80027d2:	4b37      	ldr	r3, [pc, #220]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80027d8:	4b35      	ldr	r3, [pc, #212]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027da:	2204      	movs	r2, #4
 80027dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027de:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027e6:	4b32      	ldr	r3, [pc, #200]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027ec:	4b30      	ldr	r3, [pc, #192]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80027fa:	4b2d      	ldr	r3, [pc, #180]	; (80028b0 <MX_ADC1_Init+0x130>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002800:	4b2b      	ldr	r3, [pc, #172]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002808:	4829      	ldr	r0, [pc, #164]	; (80028b0 <MX_ADC1_Init+0x130>)
 800280a:	f001 ff71 	bl	80046f0 <HAL_ADC_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002814:	f000 fcc4 	bl	80031a0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002818:	2300      	movs	r3, #0
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800281c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002820:	4619      	mov	r1, r3
 8002822:	4823      	ldr	r0, [pc, #140]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002824:	f002 ff98 	bl	8005758 <HAL_ADCEx_MultiModeConfigChannel>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800282e:	f000 fcb7 	bl	80031a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002832:	4b20      	ldr	r3, [pc, #128]	; (80028b4 <MX_ADC1_Init+0x134>)
 8002834:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002836:	2306      	movs	r3, #6
 8002838:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800283e:	237f      	movs	r3, #127	; 0x7f
 8002840:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002842:	2304      	movs	r3, #4
 8002844:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800284a:	1d3b      	adds	r3, r7, #4
 800284c:	4619      	mov	r1, r3
 800284e:	4818      	ldr	r0, [pc, #96]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002850:	f002 f9f2 	bl	8004c38 <HAL_ADC_ConfigChannel>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800285a:	f000 fca1 	bl	80031a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800285e:	230c      	movs	r3, #12
 8002860:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002862:	1d3b      	adds	r3, r7, #4
 8002864:	4619      	mov	r1, r3
 8002866:	4812      	ldr	r0, [pc, #72]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002868:	f002 f9e6 	bl	8004c38 <HAL_ADC_ConfigChannel>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8002872:	f000 fc95 	bl	80031a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002876:	2312      	movs	r3, #18
 8002878:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	4619      	mov	r1, r3
 800287e:	480c      	ldr	r0, [pc, #48]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002880:	f002 f9da 	bl	8004c38 <HAL_ADC_ConfigChannel>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 800288a:	f000 fc89 	bl	80031a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800288e:	2318      	movs	r3, #24
 8002890:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002892:	1d3b      	adds	r3, r7, #4
 8002894:	4619      	mov	r1, r3
 8002896:	4806      	ldr	r0, [pc, #24]	; (80028b0 <MX_ADC1_Init+0x130>)
 8002898:	f002 f9ce 	bl	8004c38 <HAL_ADC_ConfigChannel>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 80028a2:	f000 fc7d 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028a6:	bf00      	nop
 80028a8:	3730      	adds	r7, #48	; 0x30
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	200001f0 	.word	0x200001f0
 80028b4:	04300002 	.word	0x04300002

080028b8 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028be:	463b      	mov	r3, r7
 80028c0:	2220      	movs	r2, #32
 80028c2:	2100      	movs	r1, #0
 80028c4:	4618      	mov	r0, r3
 80028c6:	f00a fa8b 	bl	800cde0 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 80028ca:	4b2b      	ldr	r3, [pc, #172]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028cc:	4a2b      	ldr	r2, [pc, #172]	; (800297c <MX_ADC5_Init+0xc4>)
 80028ce:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80028d0:	4b29      	ldr	r3, [pc, #164]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80028d6:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80028d8:	4b27      	ldr	r3, [pc, #156]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028da:	2200      	movs	r2, #0
 80028dc:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028de:	4b26      	ldr	r3, [pc, #152]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 80028e4:	4b24      	ldr	r3, [pc, #144]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028ea:	4b23      	ldr	r3, [pc, #140]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028f0:	4b21      	ldr	r3, [pc, #132]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028f2:	2204      	movs	r2, #4
 80028f4:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80028f6:	4b20      	ldr	r3, [pc, #128]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = DISABLE;
 80028fc:	4b1e      	ldr	r3, [pc, #120]	; (8002978 <MX_ADC5_Init+0xc0>)
 80028fe:	2200      	movs	r2, #0
 8002900:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 8002902:	4b1d      	ldr	r3, [pc, #116]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002904:	2201      	movs	r2, #1
 8002906:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8002908:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <MX_ADC5_Init+0xc0>)
 800290a:	2200      	movs	r2, #0
 800290c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002910:	4b19      	ldr	r3, [pc, #100]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002912:	2200      	movs	r2, #0
 8002914:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002916:	4b18      	ldr	r3, [pc, #96]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002918:	2200      	movs	r2, #0
 800291a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc5.Init.DMAContinuousRequests = DISABLE;
 800291c:	4b16      	ldr	r3, [pc, #88]	; (8002978 <MX_ADC5_Init+0xc0>)
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002926:	2200      	movs	r2, #0
 8002928:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 800292a:	4b13      	ldr	r3, [pc, #76]	; (8002978 <MX_ADC5_Init+0xc0>)
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8002932:	4811      	ldr	r0, [pc, #68]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002934:	f001 fedc 	bl	80046f0 <HAL_ADC_Init>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_ADC5_Init+0x8a>
  {
    Error_Handler();
 800293e:	f000 fc2f 	bl	80031a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002942:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <MX_ADC5_Init+0xc8>)
 8002944:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002946:	2306      	movs	r3, #6
 8002948:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800294e:	237f      	movs	r3, #127	; 0x7f
 8002950:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002952:	2304      	movs	r3, #4
 8002954:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800295a:	463b      	mov	r3, r7
 800295c:	4619      	mov	r1, r3
 800295e:	4806      	ldr	r0, [pc, #24]	; (8002978 <MX_ADC5_Init+0xc0>)
 8002960:	f002 f96a 	bl	8004c38 <HAL_ADC_ConfigChannel>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_ADC5_Init+0xb6>
  {
    Error_Handler();
 800296a:	f000 fc19 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 800296e:	bf00      	nop
 8002970:	3720      	adds	r7, #32
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	2000025c 	.word	0x2000025c
 800297c:	50000600 	.word	0x50000600
 8002980:	08600004 	.word	0x08600004

08002984 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002988:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 800298a:	4a21      	ldr	r2, [pc, #132]	; (8002a10 <MX_FDCAN1_Init+0x8c>)
 800298c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800298e:	4b1f      	ldr	r3, [pc, #124]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 8002990:	2200      	movs	r2, #0
 8002992:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002994:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 8002996:	f44f 7240 	mov.w	r2, #768	; 0x300
 800299a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800299c:	4b1b      	ldr	r3, [pc, #108]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 800299e:	2200      	movs	r2, #0
 80029a0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80029a2:	4b1a      	ldr	r3, [pc, #104]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80029a8:	4b18      	ldr	r3, [pc, #96]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80029ae:	4b17      	ldr	r3, [pc, #92]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 80029b4:	4b15      	ldr	r3, [pc, #84]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029b6:	2202      	movs	r2, #2
 80029b8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80029ba:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029bc:	2202      	movs	r2, #2
 80029be:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 167;
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029c2:	22a7      	movs	r2, #167	; 0xa7
 80029c4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80029c6:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029c8:	2202      	movs	r2, #2
 80029ca:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 17;
 80029cc:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029ce:	2211      	movs	r2, #17
 80029d0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029d4:	2204      	movs	r2, #4
 80029d6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029da:	2205      	movs	r2, #5
 80029dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029e0:	2204      	movs	r2, #4
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80029f6:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_FDCAN1_Init+0x88>)
 80029f8:	f003 fbae 	bl	8006158 <HAL_FDCAN_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8002a02:	f000 fbcd 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000388 	.word	0x20000388
 8002a10:	40006400 	.word	0x40006400

08002a14 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002a18:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a1a:	4a21      	ldr	r2, [pc, #132]	; (8002aa0 <MX_FDCAN2_Init+0x8c>)
 8002a1c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002a1e:	4b1f      	ldr	r3, [pc, #124]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002a24:	4b1d      	ldr	r3, [pc, #116]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a26:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002a2a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8002a32:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a34:	2201      	movs	r2, #1
 8002a36:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002a38:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 2;
 8002a44:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a46:	2202      	movs	r2, #2
 8002a48:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8002a4a:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a4c:	2202      	movs	r2, #2
 8002a4e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 167;
 8002a50:	4b12      	ldr	r3, [pc, #72]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a52:	22a7      	movs	r2, #167	; 0xa7
 8002a54:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8002a56:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a58:	2202      	movs	r2, #2
 8002a5a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 17;
 8002a5c:	4b0f      	ldr	r3, [pc, #60]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a5e:	2211      	movs	r2, #17
 8002a60:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a64:	2204      	movs	r2, #4
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 5;
 8002a68:	4b0c      	ldr	r3, [pc, #48]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a6a:	2205      	movs	r2, #5
 8002a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 4;
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a70:	2204      	movs	r2, #4
 8002a72:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002a86:	4805      	ldr	r0, [pc, #20]	; (8002a9c <MX_FDCAN2_Init+0x88>)
 8002a88:	f003 fb66 	bl	8006158 <HAL_FDCAN_Init>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 8002a92:	f000 fb85 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200003ec 	.word	0x200003ec
 8002aa0:	40006800 	.word	0x40006800

08002aa4 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8002aa8:	4b20      	ldr	r3, [pc, #128]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002aaa:	4a21      	ldr	r2, [pc, #132]	; (8002b30 <MX_FDCAN3_Init+0x8c>)
 8002aac:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002aae:	4b1f      	ldr	r3, [pc, #124]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002ab4:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ab6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002aba:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8002abc:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = ENABLE;
 8002ac2:	4b1a      	ldr	r3, [pc, #104]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8002ac8:	4b18      	ldr	r3, [pc, #96]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8002ace:	4b17      	ldr	r3, [pc, #92]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 2;
 8002ad4:	4b15      	ldr	r3, [pc, #84]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 2;
 8002ada:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002adc:	2202      	movs	r2, #2
 8002ade:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 167;
 8002ae0:	4b12      	ldr	r3, [pc, #72]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ae2:	22a7      	movs	r2, #167	; 0xa7
 8002ae4:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8002ae6:	4b11      	ldr	r3, [pc, #68]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002ae8:	2202      	movs	r2, #2
 8002aea:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 17;
 8002aec:	4b0f      	ldr	r3, [pc, #60]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002aee:	2211      	movs	r2, #17
 8002af0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 4;
 8002af2:	4b0e      	ldr	r3, [pc, #56]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002af4:	2204      	movs	r2, #4
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 5;
 8002af8:	4b0c      	ldr	r3, [pc, #48]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002afa:	2205      	movs	r2, #5
 8002afc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 4;
 8002afe:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002b00:	2204      	movs	r2, #4
 8002b02:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.StdFiltersNbr = 0;
 8002b04:	4b09      	ldr	r3, [pc, #36]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8002b16:	4805      	ldr	r0, [pc, #20]	; (8002b2c <MX_FDCAN3_Init+0x88>)
 8002b18:	f003 fb1e 	bl	8006158 <HAL_FDCAN_Init>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 8002b22:	f000 fb3d 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000450 	.word	0x20000450
 8002b30:	40006c00 	.word	0x40006c00

08002b34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b38:	4b1b      	ldr	r3, [pc, #108]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b3a:	4a1c      	ldr	r2, [pc, #112]	; (8002bac <MX_I2C1_Init+0x78>)
 8002b3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10A0A6FB;
 8002b3e:	4b1a      	ldr	r3, [pc, #104]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b40:	4a1b      	ldr	r2, [pc, #108]	; (8002bb0 <MX_I2C1_Init+0x7c>)
 8002b42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b44:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b4a:	4b17      	ldr	r3, [pc, #92]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b50:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b56:	4b14      	ldr	r3, [pc, #80]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b5c:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b62:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b68:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b6e:	480e      	ldr	r0, [pc, #56]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b70:	f004 fa84 	bl	800707c <HAL_I2C_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b7a:	f000 fb11 	bl	80031a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b7e:	2100      	movs	r1, #0
 8002b80:	4809      	ldr	r0, [pc, #36]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b82:	f006 ff0b 	bl	800999c <HAL_I2CEx_ConfigAnalogFilter>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b8c:	f000 fb08 	bl	80031a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b90:	2100      	movs	r1, #0
 8002b92:	4805      	ldr	r0, [pc, #20]	; (8002ba8 <MX_I2C1_Init+0x74>)
 8002b94:	f006 ff4d 	bl	8009a32 <HAL_I2CEx_ConfigDigitalFilter>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b9e:	f000 faff 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	200004b4 	.word	0x200004b4
 8002bac:	40005400 	.word	0x40005400
 8002bb0:	10a0a6fb 	.word	0x10a0a6fb

08002bb4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bba:	4a1c      	ldr	r2, [pc, #112]	; (8002c2c <MX_I2C2_Init+0x78>)
 8002bbc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10A0A6FB;
 8002bbe:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bc0:	4a1b      	ldr	r2, [pc, #108]	; (8002c30 <MX_I2C2_Init+0x7c>)
 8002bc2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002bc4:	4b18      	ldr	r3, [pc, #96]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bca:	4b17      	ldr	r3, [pc, #92]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bd0:	4b15      	ldr	r3, [pc, #84]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002bee:	480e      	ldr	r0, [pc, #56]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002bf0:	f004 fa44 	bl	800707c <HAL_I2C_Init>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002bfa:	f000 fad1 	bl	80031a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4809      	ldr	r0, [pc, #36]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002c02:	f006 fecb 	bl	800999c <HAL_I2CEx_ConfigAnalogFilter>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002c0c:	f000 fac8 	bl	80031a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002c10:	2100      	movs	r1, #0
 8002c12:	4805      	ldr	r0, [pc, #20]	; (8002c28 <MX_I2C2_Init+0x74>)
 8002c14:	f006 ff0d 	bl	8009a32 <HAL_I2CEx_ConfigDigitalFilter>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002c1e:	f000 fabf 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000508 	.word	0x20000508
 8002c2c:	40005800 	.word	0x40005800
 8002c30:	10a0a6fb 	.word	0x10a0a6fb

08002c34 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002c38:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c3a:	4a1c      	ldr	r2, [pc, #112]	; (8002cac <MX_I2C3_Init+0x78>)
 8002c3c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10A0A6FB;
 8002c3e:	4b1a      	ldr	r3, [pc, #104]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c40:	4a1b      	ldr	r2, [pc, #108]	; (8002cb0 <MX_I2C3_Init+0x7c>)
 8002c42:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c4a:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c50:	4b15      	ldr	r3, [pc, #84]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002c56:	4b14      	ldr	r3, [pc, #80]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c5c:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c62:	4b11      	ldr	r3, [pc, #68]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c68:	4b0f      	ldr	r3, [pc, #60]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002c6e:	480e      	ldr	r0, [pc, #56]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c70:	f004 fa04 	bl	800707c <HAL_I2C_Init>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002c7a:	f000 fa91 	bl	80031a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4809      	ldr	r0, [pc, #36]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c82:	f006 fe8b 	bl	800999c <HAL_I2CEx_ConfigAnalogFilter>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002c8c:	f000 fa88 	bl	80031a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002c90:	2100      	movs	r1, #0
 8002c92:	4805      	ldr	r0, [pc, #20]	; (8002ca8 <MX_I2C3_Init+0x74>)
 8002c94:	f006 fecd 	bl	8009a32 <HAL_I2CEx_ConfigDigitalFilter>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002c9e:	f000 fa7f 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	2000055c 	.word	0x2000055c
 8002cac:	40007800 	.word	0x40007800
 8002cb0:	10a0a6fb 	.word	0x10a0a6fb

08002cb4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <MX_IWDG_Init+0x34>)
 8002cba:	4a0c      	ldr	r2, [pc, #48]	; (8002cec <MX_IWDG_Init+0x38>)
 8002cbc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <MX_IWDG_Init+0x34>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002cc4:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <MX_IWDG_Init+0x34>)
 8002cc6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002cca:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8002ccc:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <MX_IWDG_Init+0x34>)
 8002cce:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002cd2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002cd4:	4804      	ldr	r0, [pc, #16]	; (8002ce8 <MX_IWDG_Init+0x34>)
 8002cd6:	f006 fef8 	bl	8009aca <HAL_IWDG_Init>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002ce0:	f000 fa5e 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	200006d0 	.word	0x200006d0
 8002cec:	40003000 	.word	0x40003000

08002cf0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002cf4:	4b22      	ldr	r3, [pc, #136]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002cf6:	4a23      	ldr	r2, [pc, #140]	; (8002d84 <MX_LPUART1_UART_Init+0x94>)
 8002cf8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8002cfa:	4b21      	ldr	r3, [pc, #132]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002cfc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d02:	4b1f      	ldr	r3, [pc, #124]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002d08:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002d0e:	4b1c      	ldr	r3, [pc, #112]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002d14:	4b1a      	ldr	r3, [pc, #104]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d16:	220c      	movs	r2, #12
 8002d18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d1a:	4b19      	ldr	r3, [pc, #100]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d20:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d26:	4b16      	ldr	r3, [pc, #88]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d2c:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&hlpuart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002d32:	2300      	movs	r3, #0
 8002d34:	2200      	movs	r2, #0
 8002d36:	2100      	movs	r1, #0
 8002d38:	4811      	ldr	r0, [pc, #68]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d3a:	f009 fb78 	bl	800c42e <HAL_RS485Ex_Init>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d44:	f000 fa2c 	bl	80031a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d48:	2100      	movs	r1, #0
 8002d4a:	480d      	ldr	r0, [pc, #52]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d4c:	f009 fc11 	bl	800c572 <HAL_UARTEx_SetTxFifoThreshold>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d56:	f000 fa23 	bl	80031a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4808      	ldr	r0, [pc, #32]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d5e:	f009 fc46 	bl	800c5ee <HAL_UARTEx_SetRxFifoThreshold>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002d68:	f000 fa1a 	bl	80031a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002d6c:	4804      	ldr	r0, [pc, #16]	; (8002d80 <MX_LPUART1_UART_Init+0x90>)
 8002d6e:	f009 fbc7 	bl	800c500 <HAL_UARTEx_DisableFifoMode>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002d78:	f000 fa12 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002d7c:	bf00      	nop
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	200006e0 	.word	0x200006e0
 8002d84:	40008000 	.word	0x40008000

08002d88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002d8e:	4a1c      	ldr	r2, [pc, #112]	; (8002e00 <MX_SPI1_Init+0x78>)
 8002d90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002d94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d9a:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002da0:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002da2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002da6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002da8:	4b14      	ldr	r3, [pc, #80]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dae:	4b13      	ldr	r3, [pc, #76]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002db4:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002db6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dbc:	4b0f      	ldr	r3, [pc, #60]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002dd4:	4b09      	ldr	r3, [pc, #36]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002dd6:	2207      	movs	r2, #7
 8002dd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dda:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002de0:	4b06      	ldr	r3, [pc, #24]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002de2:	2208      	movs	r2, #8
 8002de4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002de6:	4805      	ldr	r0, [pc, #20]	; (8002dfc <MX_SPI1_Init+0x74>)
 8002de8:	f008 f812 	bl	800ae10 <HAL_SPI_Init>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002df2:	f000 f9d5 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000774 	.word	0x20000774
 8002e00:	40013000 	.word	0x40013000

08002e04 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002e08:	4b1b      	ldr	r3, [pc, #108]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e0a:	4a1c      	ldr	r2, [pc, #112]	; (8002e7c <MX_SPI3_Init+0x78>)
 8002e0c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002e0e:	4b1a      	ldr	r3, [pc, #104]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e14:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002e16:	4b18      	ldr	r3, [pc, #96]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002e1c:	4b16      	ldr	r3, [pc, #88]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e1e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002e22:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e24:	4b14      	ldr	r3, [pc, #80]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e2a:	4b13      	ldr	r3, [pc, #76]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e36:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e38:	4b0f      	ldr	r3, [pc, #60]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e52:	2207      	movs	r2, #7
 8002e54:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e56:	4b08      	ldr	r3, [pc, #32]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e5e:	2208      	movs	r2, #8
 8002e60:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002e62:	4805      	ldr	r0, [pc, #20]	; (8002e78 <MX_SPI3_Init+0x74>)
 8002e64:	f007 ffd4 	bl	800ae10 <HAL_SPI_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002e6e:	f000 f997 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200007d8 	.word	0x200007d8
 8002e7c:	40003c00 	.word	0x40003c00

08002e80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e86:	f107 0310 	add.w	r3, r7, #16
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	605a      	str	r2, [r3, #4]
 8002e90:	609a      	str	r2, [r3, #8]
 8002e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e9e:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002ea0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ea4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16999;
 8002ea6:	4b1c      	ldr	r3, [pc, #112]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002ea8:	f244 2267 	movw	r2, #16999	; 0x4267
 8002eac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002eae:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002eb4:	4b18      	ldr	r3, [pc, #96]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002eb6:	f242 7210 	movw	r2, #10000	; 0x2710
 8002eba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ebc:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ec2:	4b15      	ldr	r3, [pc, #84]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ec8:	4813      	ldr	r0, [pc, #76]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002eca:	f008 f84c 	bl	800af66 <HAL_TIM_Base_Init>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002ed4:	f000 f964 	bl	80031a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002edc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ede:	f107 0310 	add.w	r3, r7, #16
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	480c      	ldr	r0, [pc, #48]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002ee6:	f008 fa13 	bl	800b310 <HAL_TIM_ConfigClockSource>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002ef0:	f000 f956 	bl	80031a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002efc:	1d3b      	adds	r3, r7, #4
 8002efe:	4619      	mov	r1, r3
 8002f00:	4805      	ldr	r0, [pc, #20]	; (8002f18 <MX_TIM2_Init+0x98>)
 8002f02:	f008 fc9d 	bl	800b840 <HAL_TIMEx_MasterConfigSynchronization>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002f0c:	f000 f948 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f10:	bf00      	nop
 8002f12:	3720      	adds	r7, #32
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	2000083c 	.word	0x2000083c

08002f1c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f22:	4a11      	ldr	r2, [pc, #68]	; (8002f68 <MX_USB_PCD_Init+0x4c>)
 8002f24:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002f26:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f28:	2208      	movs	r2, #8
 8002f2a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002f2c:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f2e:	2202      	movs	r2, #2
 8002f30:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002f32:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f34:	2202      	movs	r2, #2
 8002f36:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002f3e:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002f44:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002f50:	4804      	ldr	r0, [pc, #16]	; (8002f64 <MX_USB_PCD_Init+0x48>)
 8002f52:	f006 fe09 	bl	8009b68 <HAL_PCD_Init>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8002f5c:	f000 f920 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8002f60:	bf00      	nop
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	20000888 	.word	0x20000888
 8002f68:	40005c00 	.word	0x40005c00

08002f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002f72:	4b22      	ldr	r3, [pc, #136]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f76:	4a21      	ldr	r2, [pc, #132]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f78:	f043 0304 	orr.w	r3, r3, #4
 8002f7c:	6493      	str	r3, [r2, #72]	; 0x48
 8002f7e:	4b1f      	ldr	r3, [pc, #124]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f82:	f003 0304 	and.w	r3, r3, #4
 8002f86:	607b      	str	r3, [r7, #4]
 8002f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f8a:	4b1c      	ldr	r3, [pc, #112]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f8e:	4a1b      	ldr	r2, [pc, #108]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6493      	str	r3, [r2, #72]	; 0x48
 8002f96:	4b19      	ldr	r3, [pc, #100]	; (8002ffc <MX_DMA_Init+0x90>)
 8002f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	200b      	movs	r0, #11
 8002fa8:	f002 fdb9 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002fac:	200b      	movs	r0, #11
 8002fae:	f002 fdd0 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	200c      	movs	r0, #12
 8002fb8:	f002 fdb1 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002fbc:	200c      	movs	r0, #12
 8002fbe:	f002 fdc8 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	200d      	movs	r0, #13
 8002fc8:	f002 fda9 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002fcc:	200d      	movs	r0, #13
 8002fce:	f002 fdc0 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	200e      	movs	r0, #14
 8002fd8:	f002 fda1 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002fdc:	200e      	movs	r0, #14
 8002fde:	f002 fdb8 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	200f      	movs	r0, #15
 8002fe8:	f002 fd99 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002fec:	200f      	movs	r0, #15
 8002fee:	f002 fdb0 	bl	8005b52 <HAL_NVIC_EnableIRQ>

}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40021000 	.word	0x40021000

08003000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08c      	sub	sp, #48	; 0x30
 8003004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003006:	f107 031c 	add.w	r3, r7, #28
 800300a:	2200      	movs	r2, #0
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	605a      	str	r2, [r3, #4]
 8003010:	609a      	str	r2, [r3, #8]
 8003012:	60da      	str	r2, [r3, #12]
 8003014:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003016:	4b5d      	ldr	r3, [pc, #372]	; (800318c <MX_GPIO_Init+0x18c>)
 8003018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301a:	4a5c      	ldr	r2, [pc, #368]	; (800318c <MX_GPIO_Init+0x18c>)
 800301c:	f043 0310 	orr.w	r3, r3, #16
 8003020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003022:	4b5a      	ldr	r3, [pc, #360]	; (800318c <MX_GPIO_Init+0x18c>)
 8003024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	61bb      	str	r3, [r7, #24]
 800302c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800302e:	4b57      	ldr	r3, [pc, #348]	; (800318c <MX_GPIO_Init+0x18c>)
 8003030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003032:	4a56      	ldr	r2, [pc, #344]	; (800318c <MX_GPIO_Init+0x18c>)
 8003034:	f043 0304 	orr.w	r3, r3, #4
 8003038:	64d3      	str	r3, [r2, #76]	; 0x4c
 800303a:	4b54      	ldr	r3, [pc, #336]	; (800318c <MX_GPIO_Init+0x18c>)
 800303c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003046:	4b51      	ldr	r3, [pc, #324]	; (800318c <MX_GPIO_Init+0x18c>)
 8003048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800304a:	4a50      	ldr	r2, [pc, #320]	; (800318c <MX_GPIO_Init+0x18c>)
 800304c:	f043 0320 	orr.w	r3, r3, #32
 8003050:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003052:	4b4e      	ldr	r3, [pc, #312]	; (800318c <MX_GPIO_Init+0x18c>)
 8003054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003056:	f003 0320 	and.w	r3, r3, #32
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800305e:	4b4b      	ldr	r3, [pc, #300]	; (800318c <MX_GPIO_Init+0x18c>)
 8003060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003062:	4a4a      	ldr	r2, [pc, #296]	; (800318c <MX_GPIO_Init+0x18c>)
 8003064:	f043 0301 	orr.w	r3, r3, #1
 8003068:	64d3      	str	r3, [r2, #76]	; 0x4c
 800306a:	4b48      	ldr	r3, [pc, #288]	; (800318c <MX_GPIO_Init+0x18c>)
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003076:	4b45      	ldr	r3, [pc, #276]	; (800318c <MX_GPIO_Init+0x18c>)
 8003078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800307a:	4a44      	ldr	r2, [pc, #272]	; (800318c <MX_GPIO_Init+0x18c>)
 800307c:	f043 0302 	orr.w	r3, r3, #2
 8003080:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003082:	4b42      	ldr	r3, [pc, #264]	; (800318c <MX_GPIO_Init+0x18c>)
 8003084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	60bb      	str	r3, [r7, #8]
 800308c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800308e:	4b3f      	ldr	r3, [pc, #252]	; (800318c <MX_GPIO_Init+0x18c>)
 8003090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003092:	4a3e      	ldr	r2, [pc, #248]	; (800318c <MX_GPIO_Init+0x18c>)
 8003094:	f043 0308 	orr.w	r3, r3, #8
 8003098:	64d3      	str	r3, [r2, #76]	; 0x4c
 800309a:	4b3c      	ldr	r3, [pc, #240]	; (800318c <MX_GPIO_Init+0x18c>)
 800309c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	607b      	str	r3, [r7, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80030a6:	2200      	movs	r2, #0
 80030a8:	f64e 71c0 	movw	r1, #61376	; 0xefc0
 80030ac:	4838      	ldr	r0, [pc, #224]	; (8003190 <MX_GPIO_Init+0x190>)
 80030ae:	f003 ffcd 	bl	800704c <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80030b2:	2200      	movs	r2, #0
 80030b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030b8:	4836      	ldr	r0, [pc, #216]	; (8003194 <MX_GPIO_Init+0x194>)
 80030ba:	f003 ffc7 	bl	800704c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80030be:	2200      	movs	r2, #0
 80030c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030c4:	4834      	ldr	r0, [pc, #208]	; (8003198 <MX_GPIO_Init+0x198>)
 80030c6:	f003 ffc1 	bl	800704c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80030ca:	2200      	movs	r2, #0
 80030cc:	f64f 711c 	movw	r1, #65308	; 0xff1c
 80030d0:	4832      	ldr	r0, [pc, #200]	; (800319c <MX_GPIO_Init+0x19c>)
 80030d2:	f003 ffbb 	bl	800704c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80030d6:	233c      	movs	r3, #60	; 0x3c
 80030d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030da:	2300      	movs	r3, #0
 80030dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030e2:	f107 031c 	add.w	r3, r7, #28
 80030e6:	4619      	mov	r1, r3
 80030e8:	4829      	ldr	r0, [pc, #164]	; (8003190 <MX_GPIO_Init+0x190>)
 80030ea:	f003 fe2d 	bl	8006d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE7 PE8 PE9
                           PE10 PE11 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80030ee:	f64e 73c0 	movw	r3, #61376	; 0xefc0
 80030f2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f4:	2301      	movs	r3, #1
 80030f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fc:	2300      	movs	r3, #0
 80030fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003100:	f107 031c 	add.w	r3, r7, #28
 8003104:	4619      	mov	r1, r3
 8003106:	4822      	ldr	r0, [pc, #136]	; (8003190 <MX_GPIO_Init+0x190>)
 8003108:	f003 fe1e 	bl	8006d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800310c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003110:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003112:	2301      	movs	r3, #1
 8003114:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003116:	2300      	movs	r3, #0
 8003118:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800311a:	2300      	movs	r3, #0
 800311c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800311e:	f107 031c 	add.w	r3, r7, #28
 8003122:	4619      	mov	r1, r3
 8003124:	481b      	ldr	r0, [pc, #108]	; (8003194 <MX_GPIO_Init+0x194>)
 8003126:	f003 fe0f 	bl	8006d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800312a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800312e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003130:	2301      	movs	r3, #1
 8003132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003138:	2300      	movs	r3, #0
 800313a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800313c:	f107 031c 	add.w	r3, r7, #28
 8003140:	4619      	mov	r1, r3
 8003142:	4815      	ldr	r0, [pc, #84]	; (8003198 <MX_GPIO_Init+0x198>)
 8003144:	f003 fe00 	bl	8006d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003148:	f64f 731c 	movw	r3, #65308	; 0xff1c
 800314c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800314e:	2301      	movs	r3, #1
 8003150:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003156:	2300      	movs	r3, #0
 8003158:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800315a:	f107 031c 	add.w	r3, r7, #28
 800315e:	4619      	mov	r1, r3
 8003160:	480e      	ldr	r0, [pc, #56]	; (800319c <MX_GPIO_Init+0x19c>)
 8003162:	f003 fdf1 	bl	8006d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800316a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800316c:	2300      	movs	r3, #0
 800316e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003170:	2300      	movs	r3, #0
 8003172:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003174:	f107 031c 	add.w	r3, r7, #28
 8003178:	4619      	mov	r1, r3
 800317a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800317e:	f003 fde3 	bl	8006d48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003182:	bf00      	nop
 8003184:	3730      	adds	r7, #48	; 0x30
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40021000 	.word	0x40021000
 8003190:	48001000 	.word	0x48001000
 8003194:	48000800 	.word	0x48000800
 8003198:	48000400 	.word	0x48000400
 800319c:	48000c00 	.word	0x48000c00

080031a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031a4:	b672      	cpsid	i
}
 80031a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031a8:	e7fe      	b.n	80031a8 <Error_Handler+0x8>
	...

080031ac <HV_on>:
	HAL_GPIO_WritePin(GPIOE, RELAY15, GPIO_PIN_SET); //RESISTOR ON
	HAL_GPIO_WritePin(GPIOE, RELAY10, GPIO_PIN_SET);
	RelayStates = RelayStates ^ 0x00C6;
	HAL_TIM_Base_Start_IT(&htim2);
}
void HV_on(void){
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, RELAY11, GPIO_PIN_SET); //HIGHSIDE ON
 80031b0:	4818      	ldr	r0, [pc, #96]	; (8003214 <HV_on+0x68>)
 80031b2:	f009 fae2 	bl	800c77a <atoi>
 80031b6:	4603      	mov	r3, r0
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2201      	movs	r2, #1
 80031bc:	4619      	mov	r1, r3
 80031be:	4816      	ldr	r0, [pc, #88]	; (8003218 <HV_on+0x6c>)
 80031c0:	f003 ff44 	bl	800704c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY16, GPIO_PIN_SET);
 80031c4:	4815      	ldr	r0, [pc, #84]	; (800321c <HV_on+0x70>)
 80031c6:	f009 fad8 	bl	800c77a <atoi>
 80031ca:	4603      	mov	r3, r0
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2201      	movs	r2, #1
 80031d0:	4619      	mov	r1, r3
 80031d2:	4811      	ldr	r0, [pc, #68]	; (8003218 <HV_on+0x6c>)
 80031d4:	f003 ff3a 	bl	800704c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY15, GPIO_PIN_RESET); //RESISTOR OFF
 80031d8:	4811      	ldr	r0, [pc, #68]	; (8003220 <HV_on+0x74>)
 80031da:	f009 face 	bl	800c77a <atoi>
 80031de:	4603      	mov	r3, r0
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	2200      	movs	r2, #0
 80031e4:	4619      	mov	r1, r3
 80031e6:	480c      	ldr	r0, [pc, #48]	; (8003218 <HV_on+0x6c>)
 80031e8:	f003 ff30 	bl	800704c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY10, GPIO_PIN_RESET);
 80031ec:	480d      	ldr	r0, [pc, #52]	; (8003224 <HV_on+0x78>)
 80031ee:	f009 fac4 	bl	800c77a <atoi>
 80031f2:	4603      	mov	r3, r0
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2200      	movs	r2, #0
 80031f8:	4619      	mov	r1, r3
 80031fa:	4807      	ldr	r0, [pc, #28]	; (8003218 <HV_on+0x6c>)
 80031fc:	f003 ff26 	bl	800704c <HAL_GPIO_WritePin>
	RelayStates = RelayStates ^ 0x0063;
 8003200:	4b09      	ldr	r3, [pc, #36]	; (8003228 <HV_on+0x7c>)
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	f083 0363 	eor.w	r3, r3, #99	; 0x63
 8003208:	b29a      	uxth	r2, r3
 800320a:	4b07      	ldr	r3, [pc, #28]	; (8003228 <HV_on+0x7c>)
 800320c:	801a      	strh	r2, [r3, #0]

}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	0800d6d4 	.word	0x0800d6d4
 8003218:	48001000 	.word	0x48001000
 800321c:	0800d6e0 	.word	0x0800d6e0
 8003220:	0800d6bc 	.word	0x0800d6bc
 8003224:	0800d6c8 	.word	0x0800d6c8
 8003228:	20000b66 	.word	0x20000b66

0800322c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003232:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <HAL_MspInit+0x44>)
 8003234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003236:	4a0e      	ldr	r2, [pc, #56]	; (8003270 <HAL_MspInit+0x44>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6613      	str	r3, [r2, #96]	; 0x60
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <HAL_MspInit+0x44>)
 8003240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	607b      	str	r3, [r7, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b09      	ldr	r3, [pc, #36]	; (8003270 <HAL_MspInit+0x44>)
 800324c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800324e:	4a08      	ldr	r2, [pc, #32]	; (8003270 <HAL_MspInit+0x44>)
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003254:	6593      	str	r3, [r2, #88]	; 0x58
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <HAL_MspInit+0x44>)
 8003258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325e:	603b      	str	r3, [r7, #0]
 8003260:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003262:	f006 fe1d 	bl	8009ea0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000

08003274 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b0a0      	sub	sp, #128	; 0x80
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
 8003286:	609a      	str	r2, [r3, #8]
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800328c:	f107 0318 	add.w	r3, r7, #24
 8003290:	2254      	movs	r2, #84	; 0x54
 8003292:	2100      	movs	r1, #0
 8003294:	4618      	mov	r0, r3
 8003296:	f009 fda3 	bl	800cde0 <memset>
  if(hadc->Instance==ADC1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032a2:	d160      	bne.n	8003366 <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80032a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80032aa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80032ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032b0:	f107 0318 	add.w	r3, r7, #24
 80032b4:	4618      	mov	r0, r3
 80032b6:	f007 fb5d 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80032c0:	f7ff ff6e 	bl	80031a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80032c4:	4b5d      	ldr	r3, [pc, #372]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c8:	4a5c      	ldr	r2, [pc, #368]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032d0:	4b5a      	ldr	r3, [pc, #360]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032dc:	4b57      	ldr	r3, [pc, #348]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e0:	4a56      	ldr	r2, [pc, #344]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032e8:	4b54      	ldr	r3, [pc, #336]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80032ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	693b      	ldr	r3, [r7, #16]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80032f4:	230f      	movs	r3, #15
 80032f6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032f8:	2303      	movs	r3, #3
 80032fa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003300:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003304:	4619      	mov	r1, r3
 8003306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800330a:	f003 fd1d 	bl	8006d48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800330e:	4b4c      	ldr	r3, [pc, #304]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003310:	4a4c      	ldr	r2, [pc, #304]	; (8003444 <HAL_ADC_MspInit+0x1d0>)
 8003312:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003314:	4b4a      	ldr	r3, [pc, #296]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003316:	2205      	movs	r2, #5
 8003318:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800331a:	4b49      	ldr	r3, [pc, #292]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003320:	4b47      	ldr	r3, [pc, #284]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003322:	2200      	movs	r2, #0
 8003324:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003326:	4b46      	ldr	r3, [pc, #280]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003328:	2280      	movs	r2, #128	; 0x80
 800332a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800332c:	4b44      	ldr	r3, [pc, #272]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 800332e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003332:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003334:	4b42      	ldr	r3, [pc, #264]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003336:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800333a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800333c:	4b40      	ldr	r3, [pc, #256]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 800333e:	2200      	movs	r2, #0
 8003340:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003342:	4b3f      	ldr	r3, [pc, #252]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003344:	2200      	movs	r2, #0
 8003346:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003348:	483d      	ldr	r0, [pc, #244]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 800334a:	f002 fc1d 	bl	8005b88 <HAL_DMA_Init>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003354:	f7ff ff24 	bl	80031a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a39      	ldr	r2, [pc, #228]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 800335c:	655a      	str	r2, [r3, #84]	; 0x54
 800335e:	4a38      	ldr	r2, [pc, #224]	; (8003440 <HAL_ADC_MspInit+0x1cc>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003364:	e065      	b.n	8003432 <HAL_ADC_MspInit+0x1be>
  else if(hadc->Instance==ADC5)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a37      	ldr	r2, [pc, #220]	; (8003448 <HAL_ADC_MspInit+0x1d4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d160      	bne.n	8003432 <HAL_ADC_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003370:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003374:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003376:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800337a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800337c:	f107 0318 	add.w	r3, r7, #24
 8003380:	4618      	mov	r0, r3
 8003382:	f007 faf7 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_ADC_MspInit+0x11c>
      Error_Handler();
 800338c:	f7ff ff08 	bl	80031a0 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003390:	4b2a      	ldr	r3, [pc, #168]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 8003392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003394:	4a29      	ldr	r2, [pc, #164]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 8003396:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800339a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800339c:	4b27      	ldr	r3, [pc, #156]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 800339e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a8:	4b24      	ldr	r3, [pc, #144]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80033aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ac:	4a23      	ldr	r2, [pc, #140]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80033ae:	f043 0301 	orr.w	r3, r3, #1
 80033b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033b4:	4b21      	ldr	r3, [pc, #132]	; (800343c <HAL_ADC_MspInit+0x1c8>)
 80033b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033c4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033c6:	2303      	movs	r3, #3
 80033c8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033d2:	4619      	mov	r1, r3
 80033d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033d8:	f003 fcb6 	bl	8006d48 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel5;
 80033dc:	4b1b      	ldr	r3, [pc, #108]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033de:	4a1c      	ldr	r2, [pc, #112]	; (8003450 <HAL_ADC_MspInit+0x1dc>)
 80033e0:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80033e2:	4b1a      	ldr	r3, [pc, #104]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033e4:	2227      	movs	r2, #39	; 0x27
 80033e6:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033e8:	4b18      	ldr	r3, [pc, #96]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 80033ee:	4b17      	ldr	r3, [pc, #92]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 80033f4:	4b15      	ldr	r3, [pc, #84]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033f6:	2280      	movs	r2, #128	; 0x80
 80033f8:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033fa:	4b14      	ldr	r3, [pc, #80]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 80033fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003400:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003402:	4b12      	ldr	r3, [pc, #72]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 8003404:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003408:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_NORMAL;
 800340a:	4b10      	ldr	r3, [pc, #64]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 800340c:	2200      	movs	r2, #0
 800340e:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8003410:	4b0e      	ldr	r3, [pc, #56]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 8003412:	2200      	movs	r2, #0
 8003414:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003416:	480d      	ldr	r0, [pc, #52]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 8003418:	f002 fbb6 	bl	8005b88 <HAL_DMA_Init>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_ADC_MspInit+0x1b2>
      Error_Handler();
 8003422:	f7ff febd 	bl	80031a0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a08      	ldr	r2, [pc, #32]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 800342a:	655a      	str	r2, [r3, #84]	; 0x54
 800342c:	4a07      	ldr	r2, [pc, #28]	; (800344c <HAL_ADC_MspInit+0x1d8>)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003432:	bf00      	nop
 8003434:	3780      	adds	r7, #128	; 0x80
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000
 8003440:	200002c8 	.word	0x200002c8
 8003444:	40020008 	.word	0x40020008
 8003448:	50000600 	.word	0x50000600
 800344c:	20000328 	.word	0x20000328
 8003450:	40020058 	.word	0x40020058

08003454 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b0a2      	sub	sp, #136	; 0x88
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	60da      	str	r2, [r3, #12]
 800346a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800346c:	f107 0320 	add.w	r3, r7, #32
 8003470:	2254      	movs	r2, #84	; 0x54
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f009 fcb3 	bl	800cde0 <memset>
  if(hfdcan->Instance==FDCAN1)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7a      	ldr	r2, [pc, #488]	; (8003668 <HAL_FDCAN_MspInit+0x214>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d14b      	bne.n	800351c <HAL_FDCAN_MspInit+0xc8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003488:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800348a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800348e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003490:	f107 0320 	add.w	r3, r7, #32
 8003494:	4618      	mov	r0, r3
 8003496:	f007 fa6d 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80034a0:	f7ff fe7e 	bl	80031a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80034a4:	4b71      	ldr	r3, [pc, #452]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	3301      	adds	r3, #1
 80034aa:	4a70      	ldr	r2, [pc, #448]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80034ac:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80034ae:	4b6f      	ldr	r3, [pc, #444]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d10b      	bne.n	80034ce <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80034b6:	4b6e      	ldr	r3, [pc, #440]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ba:	4a6d      	ldr	r2, [pc, #436]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034c0:	6593      	str	r3, [r2, #88]	; 0x58
 80034c2:	4b6b      	ldr	r3, [pc, #428]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034ce:	4b68      	ldr	r3, [pc, #416]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d2:	4a67      	ldr	r2, [pc, #412]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034d4:	f043 0308 	orr.w	r3, r3, #8
 80034d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034da:	4b65      	ldr	r3, [pc, #404]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80034dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80034e6:	2303      	movs	r3, #3
 80034e8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	2302      	movs	r3, #2
 80034ec:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80034f8:	2309      	movs	r3, #9
 80034fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034fe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003502:	4619      	mov	r1, r3
 8003504:	485b      	ldr	r0, [pc, #364]	; (8003674 <HAL_FDCAN_MspInit+0x220>)
 8003506:	f003 fc1f 	bl	8006d48 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800350a:	2200      	movs	r2, #0
 800350c:	2100      	movs	r1, #0
 800350e:	2015      	movs	r0, #21
 8003510:	f002 fb05 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8003514:	2015      	movs	r0, #21
 8003516:	f002 fb1c 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 800351a:	e0a1      	b.n	8003660 <HAL_FDCAN_MspInit+0x20c>
  else if(hfdcan->Instance==FDCAN2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a55      	ldr	r2, [pc, #340]	; (8003678 <HAL_FDCAN_MspInit+0x224>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d14c      	bne.n	80035c0 <HAL_FDCAN_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800352a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800352c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003530:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003532:	f107 0320 	add.w	r3, r7, #32
 8003536:	4618      	mov	r0, r3
 8003538:	f007 fa1c 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_FDCAN_MspInit+0xf2>
      Error_Handler();
 8003542:	f7ff fe2d 	bl	80031a0 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8003546:	4b49      	ldr	r3, [pc, #292]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	3301      	adds	r3, #1
 800354c:	4a47      	ldr	r2, [pc, #284]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 800354e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8003550:	4b46      	ldr	r3, [pc, #280]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d10b      	bne.n	8003570 <HAL_FDCAN_MspInit+0x11c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8003558:	4b45      	ldr	r3, [pc, #276]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 800355a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355c:	4a44      	ldr	r2, [pc, #272]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 800355e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003562:	6593      	str	r3, [r2, #88]	; 0x58
 8003564:	4b42      	ldr	r3, [pc, #264]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356c:	617b      	str	r3, [r7, #20]
 800356e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003570:	4b3f      	ldr	r3, [pc, #252]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003574:	4a3e      	ldr	r2, [pc, #248]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003576:	f043 0302 	orr.w	r3, r3, #2
 800357a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800357c:	4b3c      	ldr	r3, [pc, #240]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 800357e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	613b      	str	r3, [r7, #16]
 8003586:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003588:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800358c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358e:	2302      	movs	r3, #2
 8003590:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	2300      	movs	r3, #0
 8003594:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003596:	2300      	movs	r3, #0
 8003598:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800359c:	2309      	movs	r3, #9
 800359e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80035a6:	4619      	mov	r1, r3
 80035a8:	4834      	ldr	r0, [pc, #208]	; (800367c <HAL_FDCAN_MspInit+0x228>)
 80035aa:	f003 fbcd 	bl	8006d48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2100      	movs	r1, #0
 80035b2:	2056      	movs	r0, #86	; 0x56
 80035b4:	f002 fab3 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80035b8:	2056      	movs	r0, #86	; 0x56
 80035ba:	f002 faca 	bl	8005b52 <HAL_NVIC_EnableIRQ>
}
 80035be:	e04f      	b.n	8003660 <HAL_FDCAN_MspInit+0x20c>
  else if(hfdcan->Instance==FDCAN3)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a2e      	ldr	r2, [pc, #184]	; (8003680 <HAL_FDCAN_MspInit+0x22c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d14a      	bne.n	8003660 <HAL_FDCAN_MspInit+0x20c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80035ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035ce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80035d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035d4:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d6:	f107 0320 	add.w	r3, r7, #32
 80035da:	4618      	mov	r0, r3
 80035dc:	f007 f9ca 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_FDCAN_MspInit+0x196>
      Error_Handler();
 80035e6:	f7ff fddb 	bl	80031a0 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80035ea:	4b20      	ldr	r3, [pc, #128]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	3301      	adds	r3, #1
 80035f0:	4a1e      	ldr	r2, [pc, #120]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80035f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80035f4:	4b1d      	ldr	r3, [pc, #116]	; (800366c <HAL_FDCAN_MspInit+0x218>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d10b      	bne.n	8003614 <HAL_FDCAN_MspInit+0x1c0>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80035fc:	4b1c      	ldr	r3, [pc, #112]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 80035fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003600:	4a1b      	ldr	r2, [pc, #108]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003602:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003606:	6593      	str	r3, [r2, #88]	; 0x58
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 800360a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003614:	4b16      	ldr	r3, [pc, #88]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003618:	4a15      	ldr	r2, [pc, #84]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 800361a:	f043 0302 	orr.w	r3, r3, #2
 800361e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003620:	4b13      	ldr	r3, [pc, #76]	; (8003670 <HAL_FDCAN_MspInit+0x21c>)
 8003622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800362c:	2318      	movs	r3, #24
 800362e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003630:	2302      	movs	r3, #2
 8003632:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 800363e:	230b      	movs	r3, #11
 8003640:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003644:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003648:	4619      	mov	r1, r3
 800364a:	480c      	ldr	r0, [pc, #48]	; (800367c <HAL_FDCAN_MspInit+0x228>)
 800364c:	f003 fb7c 	bl	8006d48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 8003650:	2200      	movs	r2, #0
 8003652:	2100      	movs	r1, #0
 8003654:	2059      	movs	r0, #89	; 0x59
 8003656:	f002 fa62 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 800365a:	2059      	movs	r0, #89	; 0x59
 800365c:	f002 fa79 	bl	8005b52 <HAL_NVIC_EnableIRQ>
}
 8003660:	bf00      	nop
 8003662:	3788      	adds	r7, #136	; 0x88
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40006400 	.word	0x40006400
 800366c:	20000b68 	.word	0x20000b68
 8003670:	40021000 	.word	0x40021000
 8003674:	48000c00 	.word	0x48000c00
 8003678:	40006800 	.word	0x40006800
 800367c:	48000400 	.word	0x48000400
 8003680:	40006c00 	.word	0x40006c00

08003684 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b0a4      	sub	sp, #144	; 0x90
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003690:	2200      	movs	r2, #0
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	605a      	str	r2, [r3, #4]
 8003696:	609a      	str	r2, [r3, #8]
 8003698:	60da      	str	r2, [r3, #12]
 800369a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800369c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036a0:	2254      	movs	r2, #84	; 0x54
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f009 fb9b 	bl	800cde0 <memset>
  if(hi2c->Instance==I2C1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a8a      	ldr	r2, [pc, #552]	; (80038d8 <HAL_I2C_MspInit+0x254>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	f040 80af 	bne.w	8003814 <HAL_I2C_MspInit+0x190>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80036b6:	2340      	movs	r3, #64	; 0x40
 80036b8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80036ba:	2300      	movs	r3, #0
 80036bc:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036c2:	4618      	mov	r0, r3
 80036c4:	f007 f956 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80036ce:	f7ff fd67 	bl	80031a0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d2:	4b82      	ldr	r3, [pc, #520]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d6:	4a81      	ldr	r2, [pc, #516]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036de:	4b7f      	ldr	r3, [pc, #508]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
 80036e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ea:	4b7c      	ldr	r3, [pc, #496]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ee:	4a7b      	ldr	r2, [pc, #492]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036f0:	f043 0302 	orr.w	r3, r3, #2
 80036f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036f6:	4b79      	ldr	r3, [pc, #484]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80036f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	623b      	str	r3, [r7, #32]
 8003700:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003702:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003706:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003708:	2312      	movs	r3, #18
 800370a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370e:	2300      	movs	r3, #0
 8003710:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003714:	2300      	movs	r3, #0
 8003716:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800371a:	2304      	movs	r3, #4
 800371c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003720:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003724:	4619      	mov	r1, r3
 8003726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800372a:	f003 fb0d 	bl	8006d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003732:	2312      	movs	r3, #18
 8003734:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373e:	2300      	movs	r3, #0
 8003740:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003744:	2304      	movs	r3, #4
 8003746:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800374a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800374e:	4619      	mov	r1, r3
 8003750:	4863      	ldr	r0, [pc, #396]	; (80038e0 <HAL_I2C_MspInit+0x25c>)
 8003752:	f003 faf9 	bl	8006d48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003756:	4b61      	ldr	r3, [pc, #388]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375a:	4a60      	ldr	r2, [pc, #384]	; (80038dc <HAL_I2C_MspInit+0x258>)
 800375c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003760:	6593      	str	r3, [r2, #88]	; 0x58
 8003762:	4b5e      	ldr	r3, [pc, #376]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel2;
 800376e:	4b5d      	ldr	r3, [pc, #372]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 8003770:	4a5d      	ldr	r2, [pc, #372]	; (80038e8 <HAL_I2C_MspInit+0x264>)
 8003772:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8003774:	4b5b      	ldr	r3, [pc, #364]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 8003776:	2210      	movs	r2, #16
 8003778:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800377a:	4b5a      	ldr	r3, [pc, #360]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 800377c:	2200      	movs	r2, #0
 800377e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003780:	4b58      	ldr	r3, [pc, #352]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 8003782:	2200      	movs	r2, #0
 8003784:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003786:	4b57      	ldr	r3, [pc, #348]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 8003788:	2280      	movs	r2, #128	; 0x80
 800378a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800378c:	4b55      	ldr	r3, [pc, #340]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 800378e:	2200      	movs	r2, #0
 8003790:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003792:	4b54      	ldr	r3, [pc, #336]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 8003794:	2200      	movs	r2, #0
 8003796:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003798:	4b52      	ldr	r3, [pc, #328]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 800379a:	2200      	movs	r2, #0
 800379c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800379e:	4b51      	ldr	r3, [pc, #324]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80037a4:	484f      	ldr	r0, [pc, #316]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 80037a6:	f002 f9ef 	bl	8005b88 <HAL_DMA_Init>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <HAL_I2C_MspInit+0x130>
    {
      Error_Handler();
 80037b0:	f7ff fcf6 	bl	80031a0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a4b      	ldr	r2, [pc, #300]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 80037b8:	63da      	str	r2, [r3, #60]	; 0x3c
 80037ba:	4a4a      	ldr	r2, [pc, #296]	; (80038e4 <HAL_I2C_MspInit+0x260>)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel3;
 80037c0:	4b4a      	ldr	r3, [pc, #296]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037c2:	4a4b      	ldr	r2, [pc, #300]	; (80038f0 <HAL_I2C_MspInit+0x26c>)
 80037c4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80037c6:	4b49      	ldr	r3, [pc, #292]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037c8:	2211      	movs	r2, #17
 80037ca:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037cc:	4b47      	ldr	r3, [pc, #284]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037ce:	2210      	movs	r2, #16
 80037d0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037d2:	4b46      	ldr	r3, [pc, #280]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037d8:	4b44      	ldr	r3, [pc, #272]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037da:	2280      	movs	r2, #128	; 0x80
 80037dc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037de:	4b43      	ldr	r3, [pc, #268]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037e4:	4b41      	ldr	r3, [pc, #260]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80037ea:	4b40      	ldr	r3, [pc, #256]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037f0:	4b3e      	ldr	r3, [pc, #248]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80037f6:	483d      	ldr	r0, [pc, #244]	; (80038ec <HAL_I2C_MspInit+0x268>)
 80037f8:	f002 f9c6 	bl	8005b88 <HAL_DMA_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_I2C_MspInit+0x182>
    {
      Error_Handler();
 8003802:	f7ff fccd 	bl	80031a0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a38      	ldr	r2, [pc, #224]	; (80038ec <HAL_I2C_MspInit+0x268>)
 800380a:	639a      	str	r2, [r3, #56]	; 0x38
 800380c:	4a37      	ldr	r2, [pc, #220]	; (80038ec <HAL_I2C_MspInit+0x268>)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003812:	e0dd      	b.n	80039d0 <HAL_I2C_MspInit+0x34c>
  else if(hi2c->Instance==I2C2)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a36      	ldr	r2, [pc, #216]	; (80038f4 <HAL_I2C_MspInit+0x270>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d16e      	bne.n	80038fc <HAL_I2C_MspInit+0x278>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800381e:	2380      	movs	r3, #128	; 0x80
 8003820:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003822:	2300      	movs	r3, #0
 8003824:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003826:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800382a:	4618      	mov	r0, r3
 800382c:	f007 f8a2 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_I2C_MspInit+0x1b6>
      Error_Handler();
 8003836:	f7ff fcb3 	bl	80031a0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800383a:	4b28      	ldr	r3, [pc, #160]	; (80038dc <HAL_I2C_MspInit+0x258>)
 800383c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800383e:	4a27      	ldr	r2, [pc, #156]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003840:	f043 0304 	orr.w	r3, r3, #4
 8003844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003846:	4b25      	ldr	r3, [pc, #148]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	f003 0304 	and.w	r3, r3, #4
 800384e:	61bb      	str	r3, [r7, #24]
 8003850:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003852:	4b22      	ldr	r3, [pc, #136]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003856:	4a21      	ldr	r2, [pc, #132]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800385e:	4b1f      	ldr	r3, [pc, #124]	; (80038dc <HAL_I2C_MspInit+0x258>)
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800386a:	2310      	movs	r3, #16
 800386c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800386e:	2312      	movs	r3, #18
 8003870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	2300      	movs	r3, #0
 8003876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387a:	2300      	movs	r3, #0
 800387c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003880:	2304      	movs	r3, #4
 8003882:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003886:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800388a:	4619      	mov	r1, r3
 800388c:	481a      	ldr	r0, [pc, #104]	; (80038f8 <HAL_I2C_MspInit+0x274>)
 800388e:	f003 fa5b 	bl	8006d48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003892:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003896:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003898:	2312      	movs	r3, #18
 800389a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389e:	2300      	movs	r3, #0
 80038a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a4:	2300      	movs	r3, #0
 80038a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80038aa:	2304      	movs	r3, #4
 80038ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ba:	f003 fa45 	bl	8006d48 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80038be:	4b07      	ldr	r3, [pc, #28]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	4a06      	ldr	r2, [pc, #24]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80038c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038c8:	6593      	str	r3, [r2, #88]	; 0x58
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <HAL_I2C_MspInit+0x258>)
 80038cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]
}
 80038d6:	e07b      	b.n	80039d0 <HAL_I2C_MspInit+0x34c>
 80038d8:	40005400 	.word	0x40005400
 80038dc:	40021000 	.word	0x40021000
 80038e0:	48000400 	.word	0x48000400
 80038e4:	200005b0 	.word	0x200005b0
 80038e8:	4002001c 	.word	0x4002001c
 80038ec:	20000610 	.word	0x20000610
 80038f0:	40020030 	.word	0x40020030
 80038f4:	40005800 	.word	0x40005800
 80038f8:	48000800 	.word	0x48000800
  else if(hi2c->Instance==I2C3)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a35      	ldr	r2, [pc, #212]	; (80039d8 <HAL_I2C_MspInit+0x354>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d164      	bne.n	80039d0 <HAL_I2C_MspInit+0x34c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800390a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800390c:	2300      	movs	r3, #0
 800390e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003910:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003914:	4618      	mov	r0, r3
 8003916:	f007 f82d 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_I2C_MspInit+0x2a0>
      Error_Handler();
 8003920:	f7ff fc3e 	bl	80031a0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003924:	4b2d      	ldr	r3, [pc, #180]	; (80039dc <HAL_I2C_MspInit+0x358>)
 8003926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003928:	4a2c      	ldr	r2, [pc, #176]	; (80039dc <HAL_I2C_MspInit+0x358>)
 800392a:	f043 0304 	orr.w	r3, r3, #4
 800392e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003930:	4b2a      	ldr	r3, [pc, #168]	; (80039dc <HAL_I2C_MspInit+0x358>)
 8003932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800393c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003940:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003942:	2312      	movs	r3, #18
 8003944:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003948:	2300      	movs	r3, #0
 800394a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800394e:	2300      	movs	r3, #0
 8003950:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8003954:	2308      	movs	r3, #8
 8003956:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800395a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800395e:	4619      	mov	r1, r3
 8003960:	481f      	ldr	r0, [pc, #124]	; (80039e0 <HAL_I2C_MspInit+0x35c>)
 8003962:	f003 f9f1 	bl	8006d48 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003966:	4b1d      	ldr	r3, [pc, #116]	; (80039dc <HAL_I2C_MspInit+0x358>)
 8003968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396a:	4a1c      	ldr	r2, [pc, #112]	; (80039dc <HAL_I2C_MspInit+0x358>)
 800396c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003970:	6593      	str	r3, [r2, #88]	; 0x58
 8003972:	4b1a      	ldr	r3, [pc, #104]	; (80039dc <HAL_I2C_MspInit+0x358>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800397a:	60bb      	str	r3, [r7, #8]
 800397c:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Channel4;
 800397e:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 8003980:	4a19      	ldr	r2, [pc, #100]	; (80039e8 <HAL_I2C_MspInit+0x364>)
 8003982:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8003984:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 8003986:	2214      	movs	r2, #20
 8003988:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800398a:	4b16      	ldr	r3, [pc, #88]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 800398c:	2200      	movs	r2, #0
 800398e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003990:	4b14      	ldr	r3, [pc, #80]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 8003992:	2200      	movs	r2, #0
 8003994:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003996:	4b13      	ldr	r3, [pc, #76]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 8003998:	2280      	movs	r2, #128	; 0x80
 800399a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800399c:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 800399e:	2200      	movs	r2, #0
 80039a0:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039a2:	4b10      	ldr	r3, [pc, #64]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 80039a8:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039ae:	4b0d      	ldr	r3, [pc, #52]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 80039b4:	480b      	ldr	r0, [pc, #44]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039b6:	f002 f8e7 	bl	8005b88 <HAL_DMA_Init>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_I2C_MspInit+0x340>
      Error_Handler();
 80039c0:	f7ff fbee 	bl	80031a0 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a07      	ldr	r2, [pc, #28]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039c8:	63da      	str	r2, [r3, #60]	; 0x3c
 80039ca:	4a06      	ldr	r2, [pc, #24]	; (80039e4 <HAL_I2C_MspInit+0x360>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6293      	str	r3, [r2, #40]	; 0x28
}
 80039d0:	bf00      	nop
 80039d2:	3790      	adds	r7, #144	; 0x90
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40007800 	.word	0x40007800
 80039dc:	40021000 	.word	0x40021000
 80039e0:	48000800 	.word	0x48000800
 80039e4:	20000670 	.word	0x20000670
 80039e8:	40020044 	.word	0x40020044

080039ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b0a0      	sub	sp, #128	; 0x80
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	60da      	str	r2, [r3, #12]
 8003a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a04:	f107 0318 	add.w	r3, r7, #24
 8003a08:	2254      	movs	r2, #84	; 0x54
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f009 f9e7 	bl	800cde0 <memset>
  if(huart->Instance==LPUART1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a2d      	ldr	r2, [pc, #180]	; (8003acc <HAL_UART_MspInit+0xe0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d152      	bne.n	8003ac2 <HAL_UART_MspInit+0xd6>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8003a20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a24:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a26:	f107 0318 	add.w	r3, r7, #24
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f006 ffa2 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003a36:	f7ff fbb3 	bl	80031a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003a3a:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a3e:	4a24      	ldr	r2, [pc, #144]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a40:	f043 0301 	orr.w	r3, r3, #1
 8003a44:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003a46:	4b22      	ldr	r3, [pc, #136]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a52:	4b1f      	ldr	r3, [pc, #124]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a56:	4a1e      	ldr	r2, [pc, #120]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a58:	f043 0304 	orr.w	r3, r3, #4
 8003a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a5e:	4b1c      	ldr	r3, [pc, #112]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a62:	f003 0304 	and.w	r3, r3, #4
 8003a66:	613b      	str	r3, [r7, #16]
 8003a68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6a:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a6e:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a70:	f043 0302 	orr.w	r3, r3, #2
 8003a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a76:	4b16      	ldr	r3, [pc, #88]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
 8003a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    PB1     ------> LPUART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a82:	2303      	movs	r3, #3
 8003a84:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a86:	2302      	movs	r3, #2
 8003a88:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003a92:	2308      	movs	r3, #8
 8003a94:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a96:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	480d      	ldr	r0, [pc, #52]	; (8003ad4 <HAL_UART_MspInit+0xe8>)
 8003a9e:	f003 f953 	bl	8006d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003ab2:	230c      	movs	r3, #12
 8003ab4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003aba:	4619      	mov	r1, r3
 8003abc:	4806      	ldr	r0, [pc, #24]	; (8003ad8 <HAL_UART_MspInit+0xec>)
 8003abe:	f003 f943 	bl	8006d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8003ac2:	bf00      	nop
 8003ac4:	3780      	adds	r7, #128	; 0x80
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40008000 	.word	0x40008000
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	48000800 	.word	0x48000800
 8003ad8:	48000400 	.word	0x48000400

08003adc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08c      	sub	sp, #48	; 0x30
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae4:	f107 031c 	add.w	r3, r7, #28
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	605a      	str	r2, [r3, #4]
 8003aee:	609a      	str	r2, [r3, #8]
 8003af0:	60da      	str	r2, [r3, #12]
 8003af2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a2f      	ldr	r2, [pc, #188]	; (8003bb8 <HAL_SPI_MspInit+0xdc>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d129      	bne.n	8003b52 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003afe:	4b2f      	ldr	r3, [pc, #188]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b02:	4a2e      	ldr	r2, [pc, #184]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b04:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b08:	6613      	str	r3, [r2, #96]	; 0x60
 8003b0a:	4b2c      	ldr	r3, [pc, #176]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b16:	4b29      	ldr	r3, [pc, #164]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1a:	4a28      	ldr	r2, [pc, #160]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b22:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003b2e:	23e0      	movs	r3, #224	; 0xe0
 8003b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b32:	2302      	movs	r3, #2
 8003b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b3e:	2305      	movs	r3, #5
 8003b40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b42:	f107 031c 	add.w	r3, r7, #28
 8003b46:	4619      	mov	r1, r3
 8003b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b4c:	f003 f8fc 	bl	8006d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003b50:	e02d      	b.n	8003bae <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a1a      	ldr	r2, [pc, #104]	; (8003bc0 <HAL_SPI_MspInit+0xe4>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d128      	bne.n	8003bae <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003b5c:	4b17      	ldr	r3, [pc, #92]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b60:	4a16      	ldr	r2, [pc, #88]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b66:	6593      	str	r3, [r2, #88]	; 0x58
 8003b68:	4b14      	ldr	r3, [pc, #80]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b74:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b78:	4a10      	ldr	r2, [pc, #64]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b7a:	f043 0304 	orr.w	r3, r3, #4
 8003b7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b80:	4b0e      	ldr	r3, [pc, #56]	; (8003bbc <HAL_SPI_MspInit+0xe0>)
 8003b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003b8c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b92:	2302      	movs	r3, #2
 8003b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003b9e:	2306      	movs	r3, #6
 8003ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ba2:	f107 031c 	add.w	r3, r7, #28
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4806      	ldr	r0, [pc, #24]	; (8003bc4 <HAL_SPI_MspInit+0xe8>)
 8003baa:	f003 f8cd 	bl	8006d48 <HAL_GPIO_Init>
}
 8003bae:	bf00      	nop
 8003bb0:	3730      	adds	r7, #48	; 0x30
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40013000 	.word	0x40013000
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	40003c00 	.word	0x40003c00
 8003bc4:	48000800 	.word	0x48000800

08003bc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd8:	d113      	bne.n	8003c02 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <HAL_TIM_Base_MspInit+0x44>)
 8003bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bde:	4a0b      	ldr	r2, [pc, #44]	; (8003c0c <HAL_TIM_Base_MspInit+0x44>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	6593      	str	r3, [r2, #88]	; 0x58
 8003be6:	4b09      	ldr	r3, [pc, #36]	; (8003c0c <HAL_TIM_Base_MspInit+0x44>)
 8003be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	201c      	movs	r0, #28
 8003bf8:	f001 ff91 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bfc:	201c      	movs	r0, #28
 8003bfe:	f001 ffa8 	bl	8005b52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003c02:	bf00      	nop
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40021000 	.word	0x40021000

08003c10 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b098      	sub	sp, #96	; 0x60
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c18:	f107 030c 	add.w	r3, r7, #12
 8003c1c:	2254      	movs	r2, #84	; 0x54
 8003c1e:	2100      	movs	r1, #0
 8003c20:	4618      	mov	r0, r3
 8003c22:	f009 f8dd 	bl	800cde0 <memset>
  if(hpcd->Instance==USB)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a11      	ldr	r2, [pc, #68]	; (8003c70 <HAL_PCD_MspInit+0x60>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d11a      	bne.n	8003c66 <HAL_PCD_MspInit+0x56>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003c30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c34:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003c36:	2300      	movs	r3, #0
 8003c38:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c3a:	f107 030c 	add.w	r3, r7, #12
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f006 fe98 	bl	800a974 <HAL_RCCEx_PeriphCLKConfig>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8003c4a:	f7ff faa9 	bl	80031a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003c4e:	4b09      	ldr	r3, [pc, #36]	; (8003c74 <HAL_PCD_MspInit+0x64>)
 8003c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c52:	4a08      	ldr	r2, [pc, #32]	; (8003c74 <HAL_PCD_MspInit+0x64>)
 8003c54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c58:	6593      	str	r3, [r2, #88]	; 0x58
 8003c5a:	4b06      	ldr	r3, [pc, #24]	; (8003c74 <HAL_PCD_MspInit+0x64>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c62:	60bb      	str	r3, [r7, #8]
 8003c64:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8003c66:	bf00      	nop
 8003c68:	3760      	adds	r7, #96	; 0x60
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40005c00 	.word	0x40005c00
 8003c74:	40021000 	.word	0x40021000

08003c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003c7c:	f006 fe18 	bl	800a8b0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c80:	e7fe      	b.n	8003c80 <NMI_Handler+0x8>

08003c82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c82:	b480      	push	{r7}
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c86:	e7fe      	b.n	8003c86 <HardFault_Handler+0x4>

08003c88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c8c:	e7fe      	b.n	8003c8c <MemManage_Handler+0x4>

08003c8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c92:	e7fe      	b.n	8003c92 <BusFault_Handler+0x4>

08003c94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c98:	e7fe      	b.n	8003c98 <UsageFault_Handler+0x4>

08003c9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cac:	bf00      	nop
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cba:	bf00      	nop
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cc8:	f000 fab4 	bl	8004234 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003cd4:	4802      	ldr	r0, [pc, #8]	; (8003ce0 <DMA1_Channel1_IRQHandler+0x10>)
 8003cd6:	f002 f8e1 	bl	8005e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	200002c8 	.word	0x200002c8

08003ce4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003ce8:	4802      	ldr	r0, [pc, #8]	; (8003cf4 <DMA1_Channel2_IRQHandler+0x10>)
 8003cea:	f002 f8d7 	bl	8005e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	200005b0 	.word	0x200005b0

08003cf8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003cfc:	4802      	ldr	r0, [pc, #8]	; (8003d08 <DMA1_Channel3_IRQHandler+0x10>)
 8003cfe:	f002 f8cd 	bl	8005e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000610 	.word	0x20000610

08003d0c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8003d10:	4802      	ldr	r0, [pc, #8]	; (8003d1c <DMA1_Channel4_IRQHandler+0x10>)
 8003d12:	f002 f8c3 	bl	8005e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	20000670 	.word	0x20000670

08003d20 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8003d24:	4802      	ldr	r0, [pc, #8]	; (8003d30 <DMA1_Channel5_IRQHandler+0x10>)
 8003d26:	f002 f8b9 	bl	8005e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000328 	.word	0x20000328

08003d34 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8003d38:	4802      	ldr	r0, [pc, #8]	; (8003d44 <FDCAN1_IT0_IRQHandler+0x10>)
 8003d3a:	f002 fd99 	bl	8006870 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	20000388 	.word	0x20000388

08003d48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003d4c:	4804      	ldr	r0, [pc, #16]	; (8003d60 <TIM2_IRQHandler+0x18>)
 8003d4e:	f007 f990 	bl	800b072 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim2);
 8003d52:	4803      	ldr	r0, [pc, #12]	; (8003d60 <TIM2_IRQHandler+0x18>)
 8003d54:	f007 f95e 	bl	800b014 <HAL_TIM_Base_Stop_IT>
  HV_on();
 8003d58:	f7ff fa28 	bl	80031ac <HV_on>
  /* USER CODE END TIM2_IRQn 1 */
}
 8003d5c:	bf00      	nop
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	2000083c 	.word	0x2000083c

08003d64 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003d68:	4802      	ldr	r0, [pc, #8]	; (8003d74 <FDCAN2_IT0_IRQHandler+0x10>)
 8003d6a:	f002 fd81 	bl	8006870 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8003d6e:	bf00      	nop
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	200003ec 	.word	0x200003ec

08003d78 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8003d7c:	4802      	ldr	r0, [pc, #8]	; (8003d88 <FDCAN3_IT1_IRQHandler+0x10>)
 8003d7e:	f002 fd77 	bl	8006870 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8003d82:	bf00      	nop
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	20000450 	.word	0x20000450

08003d8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
 8003d9c:	e00a      	b.n	8003db4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d9e:	f3af 8000 	nop.w
 8003da2:	4601      	mov	r1, r0
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	60ba      	str	r2, [r7, #8]
 8003daa:	b2ca      	uxtb	r2, r1
 8003dac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	3301      	adds	r3, #1
 8003db2:	617b      	str	r3, [r7, #20]
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	dbf0      	blt.n	8003d9e <_read+0x12>
  }

  return len;
 8003dbc:	687b      	ldr	r3, [r7, #4]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b086      	sub	sp, #24
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	60f8      	str	r0, [r7, #12]
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	e009      	b.n	8003dec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	1c5a      	adds	r2, r3, #1
 8003ddc:	60ba      	str	r2, [r7, #8]
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	3301      	adds	r3, #1
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	dbf1      	blt.n	8003dd8 <_write+0x12>
  }
  return len;
 8003df4:	687b      	ldr	r3, [r7, #4]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <_close>:

int _close(int file)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
 8003e1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e26:	605a      	str	r2, [r3, #4]
  return 0;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <_isatty>:

int _isatty(int file)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e3e:	2301      	movs	r3, #1
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
	...

08003e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e70:	4a14      	ldr	r2, [pc, #80]	; (8003ec4 <_sbrk+0x5c>)
 8003e72:	4b15      	ldr	r3, [pc, #84]	; (8003ec8 <_sbrk+0x60>)
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e7c:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <_sbrk+0x64>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d102      	bne.n	8003e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e84:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <_sbrk+0x64>)
 8003e86:	4a12      	ldr	r2, [pc, #72]	; (8003ed0 <_sbrk+0x68>)
 8003e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e8a:	4b10      	ldr	r3, [pc, #64]	; (8003ecc <_sbrk+0x64>)
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4413      	add	r3, r2
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d207      	bcs.n	8003ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e98:	f009 f800 	bl	800ce9c <__errno>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	220c      	movs	r2, #12
 8003ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea6:	e009      	b.n	8003ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ea8:	4b08      	ldr	r3, [pc, #32]	; (8003ecc <_sbrk+0x64>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003eae:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <_sbrk+0x64>)
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	4a05      	ldr	r2, [pc, #20]	; (8003ecc <_sbrk+0x64>)
 8003eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003eba:	68fb      	ldr	r3, [r7, #12]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	20020000 	.word	0x20020000
 8003ec8:	00000400 	.word	0x00000400
 8003ecc:	20000b6c 	.word	0x20000b6c
 8003ed0:	20000d10 	.word	0x20000d10

08003ed4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003ed8:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <SystemInit+0x20>)
 8003eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ede:	4a05      	ldr	r2, [pc, #20]	; (8003ef4 <SystemInit+0x20>)
 8003ee0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ee4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ee8:	bf00      	nop
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	e000ed00 	.word	0xe000ed00

08003ef8 <i2c_temp_init>:
volatile int adc5_convert = 0;
volatile int32_t temps[8] = {0};
volatile int32_t pressure[1] = {0};


uint8_t i2c_temp_init(mcp9600_handle_t *handle, mcp9600_address_t addr_pin, mcp9600_thermocouple_type_t type){
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	70fb      	strb	r3, [r7, #3]
 8003f04:	4613      	mov	r3, r2
 8003f06:	70bb      	strb	r3, [r7, #2]
	uint8_t status;

	DRIVER_MCP9600_LINK_INIT(handle, mcp9600_handle_t);
 8003f08:	221c      	movs	r2, #28
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f008 ff67 	bl	800cde0 <memset>
	DRIVER_MCP9600_LINK_IIC_INIT(handle, mcp9600_interface_iic_init);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a40      	ldr	r2, [pc, #256]	; (8004018 <i2c_temp_init+0x120>)
 8003f16:	601a      	str	r2, [r3, #0]
	DRIVER_MCP9600_LINK_IIC_DEINIT(handle, mcp9600_interface_iic_deinit);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a40      	ldr	r2, [pc, #256]	; (800401c <i2c_temp_init+0x124>)
 8003f1c:	605a      	str	r2, [r3, #4]
	DRIVER_MCP9600_LINK_IIC_READ_COMMAND(handle, mcp9600_interface_iic_read_cmd);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a3f      	ldr	r2, [pc, #252]	; (8004020 <i2c_temp_init+0x128>)
 8003f22:	60da      	str	r2, [r3, #12]
	DRIVER_MCP9600_LINK_IIC_WRITE_COMMAND(handle, mcp9600_interface_iic_write_cmd);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a3f      	ldr	r2, [pc, #252]	; (8004024 <i2c_temp_init+0x12c>)
 8003f28:	609a      	str	r2, [r3, #8]
	DRIVER_MCP9600_LINK_IIC_DELAY_MS(handle, mcp9600_interface_delay_ms);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a3e      	ldr	r2, [pc, #248]	; (8004028 <i2c_temp_init+0x130>)
 8003f2e:	611a      	str	r2, [r3, #16]
	DRIVER_MCP9600_LINK_DEBUG_PRINT(handle, mcp9600_interface_debug_print);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a3e      	ldr	r2, [pc, #248]	; (800402c <i2c_temp_init+0x134>)
 8003f34:	615a      	str	r2, [r3, #20]

	status = mcp9600_set_addr_pin(handle, addr_pin); //set i2c address
 8003f36:	78fb      	ldrb	r3, [r7, #3]
 8003f38:	4619      	mov	r1, r3
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fe f88d 	bl	800205a <mcp9600_set_addr_pin>
 8003f40:	4603      	mov	r3, r0
 8003f42:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <i2c_temp_init+0x56>
		return 1;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e05f      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_init(handle); //chip init
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fe f898 	bl	8002084 <mcp9600_init>
 8003f54:	4603      	mov	r3, r0
 8003f56:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <i2c_temp_init+0x6a>
		return 1;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e055      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_mode(handle, MCP9600_MODE_NORMAL); //set normal
 8003f62:	2100      	movs	r1, #0
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f7fe fa0b 	bl	8002380 <mcp9600_set_mode>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d004      	beq.n	8003f7e <i2c_temp_init+0x86>
		(void)mcp9600_deinit(handle);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7fe f913 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e047      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_filter_coefficient(handle, MCP9600_FILTER_COEFFICIENT_0); //set filter
 8003f7e:	2100      	movs	r1, #0
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7fe fa91 	bl	80024a8 <mcp9600_set_filter_coefficient>
 8003f86:	4603      	mov	r3, r0
 8003f88:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d004      	beq.n	8003f9a <i2c_temp_init+0xa2>
		(void)mcp9600_deinit(handle);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7fe f905 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e039      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_thermocouple_type(handle, type); //thermocouple type
 8003f9a:	78bb      	ldrb	r3, [r7, #2]
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7fe fa36 	bl	8002410 <mcp9600_set_thermocouple_type>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d004      	beq.n	8003fb8 <i2c_temp_init+0xc0>
		(void)mcp9600_deinit(handle);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fe f8f6 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e02a      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_cold_junction_resolution(handle,MCP9600_COLD_JUNCTION_RESOLUTION_0P0625);
 8003fb8:	2100      	movs	r1, #0
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7fe f948 	bl	8002250 <mcp9600_set_cold_junction_resolution>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d004      	beq.n	8003fd4 <i2c_temp_init+0xdc>
		(void)mcp9600_deinit(handle);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7fe f8e8 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e01c      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_adc_resolution(handle,MCP9600_ADC_RESOLUTION_12_BIT);
 8003fd4:	2103      	movs	r1, #3
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7fe f986 	bl	80022e8 <mcp9600_set_adc_resolution>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d004      	beq.n	8003ff0 <i2c_temp_init+0xf8>
		(void)mcp9600_deinit(handle);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f7fe f8da 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e00e      	b.n	800400e <i2c_temp_init+0x116>
	}
	status = mcp9600_set_adc_resolution(handle, MCP9600_BURST_MODE_SAMPLE_4);
 8003ff0:	2102      	movs	r1, #2
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fe f978 	bl	80022e8 <mcp9600_set_adc_resolution>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d004      	beq.n	800400c <i2c_temp_init+0x114>
		(void)mcp9600_deinit(handle);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fe f8cc 	bl	80021a0 <mcp9600_deinit>
		return 1;
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <i2c_temp_init+0x116>
	}
	return 0;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	08002539 	.word	0x08002539
 800401c:	08002549 	.word	0x08002549
 8004020:	08002585 	.word	0x08002585
 8004024:	08002559 	.word	0x08002559
 8004028:	080025b1 	.word	0x080025b1
 800402c:	080025c7 	.word	0x080025c7

08004030 <tempsensor_init>:
		return 1;
	}
	return 0;
}

uint8_t tempsensor_init(){
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
	uint8_t status;
	status = i2c_temp_init(&MCP_0, MCP9600_ADDRESS_0, MCP9600_THERMOCOUPLE_TYPE_K);
 8004036:	2200      	movs	r2, #0
 8004038:	21c0      	movs	r1, #192	; 0xc0
 800403a:	4828      	ldr	r0, [pc, #160]	; (80040dc <tempsensor_init+0xac>)
 800403c:	f7ff ff5c 	bl	8003ef8 <i2c_temp_init>
 8004040:	4603      	mov	r3, r0
 8004042:	70fb      	strb	r3, [r7, #3]
	if(status !=0){
 8004044:	78fb      	ldrb	r3, [r7, #3]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <tempsensor_init+0x1e>
		return 1;
 800404a:	2301      	movs	r3, #1
 800404c:	e042      	b.n	80040d4 <tempsensor_init+0xa4>
	}
	status = i2c_temp_init(&MCP_1, MCP9600_ADDRESS_1, MCP9600_THERMOCOUPLE_TYPE_K);
 800404e:	2200      	movs	r2, #0
 8004050:	21cc      	movs	r1, #204	; 0xcc
 8004052:	4823      	ldr	r0, [pc, #140]	; (80040e0 <tempsensor_init+0xb0>)
 8004054:	f7ff ff50 	bl	8003ef8 <i2c_temp_init>
 8004058:	4603      	mov	r3, r0
 800405a:	70fb      	strb	r3, [r7, #3]
	if(status !=0){
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <tempsensor_init+0x36>
		return 1;
 8004062:	2301      	movs	r3, #1
 8004064:	e036      	b.n	80040d4 <tempsensor_init+0xa4>
	}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_result_dma,adc1_count);
 8004066:	2304      	movs	r3, #4
 8004068:	461a      	mov	r2, r3
 800406a:	491e      	ldr	r1, [pc, #120]	; (80040e4 <tempsensor_init+0xb4>)
 800406c:	481e      	ldr	r0, [pc, #120]	; (80040e8 <tempsensor_init+0xb8>)
 800406e:	f000 fcfb 	bl	8004a68 <HAL_ADC_Start_DMA>
	while(adc1_convert == 0){
 8004072:	bf00      	nop
 8004074:	4b1d      	ldr	r3, [pc, #116]	; (80040ec <tempsensor_init+0xbc>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0fb      	beq.n	8004074 <tempsensor_init+0x44>
		//will hold until ready used to make sure all temp sensors are connected
	}
	adc1_convert = 0;
 800407c:	4b1b      	ldr	r3, [pc, #108]	; (80040ec <tempsensor_init+0xbc>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < adc1_count; i++){
 8004082:	2300      	movs	r3, #0
 8004084:	607b      	str	r3, [r7, #4]
 8004086:	e00b      	b.n	80040a0 <tempsensor_init+0x70>
		if(adc1_result_dma[i] <= 0){
 8004088:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <tempsensor_init+0xb4>)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004090:	b29b      	uxth	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <tempsensor_init+0x6a>
			return 1;
 8004096:	2301      	movs	r3, #1
 8004098:	e01c      	b.n	80040d4 <tempsensor_init+0xa4>
	for(int i = 0; i < adc1_count; i++){
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3301      	adds	r3, #1
 800409e:	607b      	str	r3, [r7, #4]
 80040a0:	2204      	movs	r2, #4
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4293      	cmp	r3, r2
 80040a6:	dbef      	blt.n	8004088 <tempsensor_init+0x58>
		}
	}
	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_result_dma,adc5_count);
 80040a8:	2301      	movs	r3, #1
 80040aa:	461a      	mov	r2, r3
 80040ac:	4910      	ldr	r1, [pc, #64]	; (80040f0 <tempsensor_init+0xc0>)
 80040ae:	4811      	ldr	r0, [pc, #68]	; (80040f4 <tempsensor_init+0xc4>)
 80040b0:	f000 fcda 	bl	8004a68 <HAL_ADC_Start_DMA>
	while(adc5_convert == 0){
 80040b4:	bf00      	nop
 80040b6:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <tempsensor_init+0xc8>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0fb      	beq.n	80040b6 <tempsensor_init+0x86>
			//will hold until ready used to make sure all pressure sensors are connected
	}
	adc5_convert = 0;
 80040be:	4b0e      	ldr	r3, [pc, #56]	; (80040f8 <tempsensor_init+0xc8>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
	if(adc5_result_dma[0] <= 0){
 80040c4:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <tempsensor_init+0xc0>)
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <tempsensor_init+0xa2>
		return 1;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e000      	b.n	80040d4 <tempsensor_init+0xa4>
	}
	return 0;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20000b70 	.word	0x20000b70
 80040e0:	20000b8c 	.word	0x20000b8c
 80040e4:	20000ba8 	.word	0x20000ba8
 80040e8:	200001f0 	.word	0x200001f0
 80040ec:	20000bb4 	.word	0x20000bb4
 80040f0:	20000bb0 	.word	0x20000bb0
 80040f4:	2000025c 	.word	0x2000025c
 80040f8:	20000bb8 	.word	0x20000bb8

080040fc <HAL_ADC_ConvCpltCallback>:
		return 1; //temp fault
	}
	return 0;
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){ // inidcates which adc is done running conversion and raises flag
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800410c:	d102      	bne.n	8004114 <HAL_ADC_ConvCpltCallback+0x18>
		adc1_convert = 1;
 800410e:	4b08      	ldr	r3, [pc, #32]	; (8004130 <HAL_ADC_ConvCpltCallback+0x34>)
 8004110:	2201      	movs	r2, #1
 8004112:	601a      	str	r2, [r3, #0]
	}
	if(hadc->Instance == ADC5){
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a06      	ldr	r2, [pc, #24]	; (8004134 <HAL_ADC_ConvCpltCallback+0x38>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d102      	bne.n	8004124 <HAL_ADC_ConvCpltCallback+0x28>
		adc5_convert = 1;
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <HAL_ADC_ConvCpltCallback+0x3c>)
 8004120:	2201      	movs	r2, #1
 8004122:	601a      	str	r2, [r3, #0]
	}

}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	20000bb4 	.word	0x20000bb4
 8004134:	50000600 	.word	0x50000600
 8004138:	20000bb8 	.word	0x20000bb8

0800413c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800413c:	480d      	ldr	r0, [pc, #52]	; (8004174 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800413e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004140:	f7ff fec8 	bl	8003ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004144:	480c      	ldr	r0, [pc, #48]	; (8004178 <LoopForever+0x6>)
  ldr r1, =_edata
 8004146:	490d      	ldr	r1, [pc, #52]	; (800417c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004148:	4a0d      	ldr	r2, [pc, #52]	; (8004180 <LoopForever+0xe>)
  movs r3, #0
 800414a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800414c:	e002      	b.n	8004154 <LoopCopyDataInit>

0800414e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800414e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004150:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004152:	3304      	adds	r3, #4

08004154 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004154:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004156:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004158:	d3f9      	bcc.n	800414e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800415a:	4a0a      	ldr	r2, [pc, #40]	; (8004184 <LoopForever+0x12>)
  ldr r4, =_ebss
 800415c:	4c0a      	ldr	r4, [pc, #40]	; (8004188 <LoopForever+0x16>)
  movs r3, #0
 800415e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004160:	e001      	b.n	8004166 <LoopFillZerobss>

08004162 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004162:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004164:	3204      	adds	r2, #4

08004166 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004166:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004168:	d3fb      	bcc.n	8004162 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800416a:	f008 fe9d 	bl	800cea8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800416e:	f7fe fa7d 	bl	800266c <main>

08004172 <LoopForever>:

LoopForever:
    b LoopForever
 8004172:	e7fe      	b.n	8004172 <LoopForever>
  ldr   r0, =_estack
 8004174:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004178:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800417c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8004180:	0800d874 	.word	0x0800d874
  ldr r2, =_sbss
 8004184:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004188:	20000d0c 	.word	0x20000d0c

0800418c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800418c:	e7fe      	b.n	800418c <ADC1_2_IRQHandler>

0800418e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004198:	2003      	movs	r0, #3
 800419a:	f001 fcb5 	bl	8005b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800419e:	200f      	movs	r0, #15
 80041a0:	f000 f80e 	bl	80041c0 <HAL_InitTick>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	71fb      	strb	r3, [r7, #7]
 80041ae:	e001      	b.n	80041b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80041b0:	f7ff f83c 	bl	800322c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80041b4:	79fb      	ldrb	r3, [r7, #7]

}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
	...

080041c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80041c8:	2300      	movs	r3, #0
 80041ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80041cc:	4b16      	ldr	r3, [pc, #88]	; (8004228 <HAL_InitTick+0x68>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d022      	beq.n	800421a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80041d4:	4b15      	ldr	r3, [pc, #84]	; (800422c <HAL_InitTick+0x6c>)
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	4b13      	ldr	r3, [pc, #76]	; (8004228 <HAL_InitTick+0x68>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80041e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	4618      	mov	r0, r3
 80041ea:	f001 fcc0 	bl	8005b6e <HAL_SYSTICK_Config>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10f      	bne.n	8004214 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b0f      	cmp	r3, #15
 80041f8:	d809      	bhi.n	800420e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041fa:	2200      	movs	r2, #0
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	f001 fc8c 	bl	8005b1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004206:	4a0a      	ldr	r2, [pc, #40]	; (8004230 <HAL_InitTick+0x70>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	e007      	b.n	800421e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	73fb      	strb	r3, [r7, #15]
 8004212:	e004      	b.n	800421e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	73fb      	strb	r3, [r7, #15]
 8004218:	e001      	b.n	800421e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800421e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	20000008 	.word	0x20000008
 800422c:	20000000 	.word	0x20000000
 8004230:	20000004 	.word	0x20000004

08004234 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004238:	4b05      	ldr	r3, [pc, #20]	; (8004250 <HAL_IncTick+0x1c>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4b05      	ldr	r3, [pc, #20]	; (8004254 <HAL_IncTick+0x20>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4413      	add	r3, r2
 8004242:	4a03      	ldr	r2, [pc, #12]	; (8004250 <HAL_IncTick+0x1c>)
 8004244:	6013      	str	r3, [r2, #0]
}
 8004246:	bf00      	nop
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	20000bbc 	.word	0x20000bbc
 8004254:	20000008 	.word	0x20000008

08004258 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return uwTick;
 800425c:	4b03      	ldr	r3, [pc, #12]	; (800426c <HAL_GetTick+0x14>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	20000bbc 	.word	0x20000bbc

08004270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004278:	f7ff ffee 	bl	8004258 <HAL_GetTick>
 800427c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d004      	beq.n	8004294 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800428a:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <HAL_Delay+0x40>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	4413      	add	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004294:	bf00      	nop
 8004296:	f7ff ffdf 	bl	8004258 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d8f7      	bhi.n	8004296 <HAL_Delay+0x26>
  {
  }
}
 80042a6:	bf00      	nop
 80042a8:	bf00      	nop
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20000008 	.word	0x20000008

080042b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	609a      	str	r2, [r3, #8]
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr

080042da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
 80042e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	609a      	str	r2, [r3, #8]
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004310:	4618      	mov	r0, r3
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800431c:	b480      	push	{r7}
 800431e:	b087      	sub	sp, #28
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	3360      	adds	r3, #96	; 0x60
 800432e:	461a      	mov	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	4413      	add	r3, r2
 8004336:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	4b08      	ldr	r3, [pc, #32]	; (8004360 <LL_ADC_SetOffset+0x44>)
 800433e:	4013      	ands	r3, r2
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	4313      	orrs	r3, r2
 800434c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004354:	bf00      	nop
 8004356:	371c      	adds	r7, #28
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	03fff000 	.word	0x03fff000

08004364 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3360      	adds	r3, #96	; 0x60
 8004372:	461a      	mov	r2, r3
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004384:	4618      	mov	r0, r3
 8004386:	3714      	adds	r7, #20
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	3360      	adds	r3, #96	; 0x60
 80043a0:	461a      	mov	r2, r3
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	431a      	orrs	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b087      	sub	sp, #28
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3360      	adds	r3, #96	; 0x60
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	431a      	orrs	r2, r3
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80043f0:	bf00      	nop
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	3360      	adds	r3, #96	; 0x60
 800440c:	461a      	mov	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	431a      	orrs	r2, r3
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004426:	bf00      	nop
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	615a      	str	r2, [r3, #20]
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800446c:	2301      	movs	r3, #1
 800446e:	e000      	b.n	8004472 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800447e:	b480      	push	{r7}
 8004480:	b087      	sub	sp, #28
 8004482:	af00      	add	r7, sp, #0
 8004484:	60f8      	str	r0, [r7, #12]
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	3330      	adds	r3, #48	; 0x30
 800448e:	461a      	mov	r2, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	0a1b      	lsrs	r3, r3, #8
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	f003 030c 	and.w	r3, r3, #12
 800449a:	4413      	add	r3, r2
 800449c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f003 031f 	and.w	r3, r3, #31
 80044a8:	211f      	movs	r1, #31
 80044aa:	fa01 f303 	lsl.w	r3, r1, r3
 80044ae:	43db      	mvns	r3, r3
 80044b0:	401a      	ands	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	0e9b      	lsrs	r3, r3, #26
 80044b6:	f003 011f 	and.w	r1, r3, #31
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	fa01 f303 	lsl.w	r3, r1, r3
 80044c4:	431a      	orrs	r2, r3
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80044ca:	bf00      	nop
 80044cc:	371c      	adds	r7, #28
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b087      	sub	sp, #28
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	3314      	adds	r3, #20
 80044e6:	461a      	mov	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	0e5b      	lsrs	r3, r3, #25
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	4413      	add	r3, r2
 80044f4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	0d1b      	lsrs	r3, r3, #20
 80044fe:	f003 031f 	and.w	r3, r3, #31
 8004502:	2107      	movs	r1, #7
 8004504:	fa01 f303 	lsl.w	r3, r1, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	401a      	ands	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	0d1b      	lsrs	r3, r3, #20
 8004510:	f003 031f 	and.w	r3, r3, #31
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	fa01 f303 	lsl.w	r3, r1, r3
 800451a:	431a      	orrs	r2, r3
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004520:	bf00      	nop
 8004522:	371c      	adds	r7, #28
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004544:	43db      	mvns	r3, r3
 8004546:	401a      	ands	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f003 0318 	and.w	r3, r3, #24
 800454e:	4908      	ldr	r1, [pc, #32]	; (8004570 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004550:	40d9      	lsrs	r1, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	400b      	ands	r3, r1
 8004556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800455a:	431a      	orrs	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004562:	bf00      	nop
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	0007ffff 	.word	0x0007ffff

08004574 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 031f 	and.w	r3, r3, #31
}
 8004584:	4618      	mov	r0, r3
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80045a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6093      	str	r3, [r2, #8]
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045c8:	d101      	bne.n	80045ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80045ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004614:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004618:	d101      	bne.n	800461e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800463c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004640:	f043 0201 	orr.w	r2, r3, #1
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <LL_ADC_IsEnabled+0x18>
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <LL_ADC_IsEnabled+0x1a>
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800468a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800468e:	f043 0204 	orr.w	r2, r3, #4
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d101      	bne.n	80046ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b08      	cmp	r3, #8
 80046da:	d101      	bne.n	80046e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80046f0:	b590      	push	{r4, r7, lr}
 80046f2:	b089      	sub	sp, #36	; 0x24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046f8:	2300      	movs	r3, #0
 80046fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e1a9      	b.n	8004a5e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004714:	2b00      	cmp	r3, #0
 8004716:	d109      	bne.n	800472c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7fe fdab 	bl	8003274 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff ff3f 	bl	80045b4 <LL_ADC_IsDeepPowerDownEnabled>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d004      	beq.n	8004746 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff25 	bl	8004590 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff ff5a 	bl	8004604 <LL_ADC_IsInternalRegulatorEnabled>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d115      	bne.n	8004782 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff ff3e 	bl	80045dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004760:	4b9c      	ldr	r3, [pc, #624]	; (80049d4 <HAL_ADC_Init+0x2e4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	099b      	lsrs	r3, r3, #6
 8004766:	4a9c      	ldr	r2, [pc, #624]	; (80049d8 <HAL_ADC_Init+0x2e8>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	099b      	lsrs	r3, r3, #6
 800476e:	3301      	adds	r3, #1
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004774:	e002      	b.n	800477c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	3b01      	subs	r3, #1
 800477a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1f9      	bne.n	8004776 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f7ff ff3c 	bl	8004604 <LL_ADC_IsInternalRegulatorEnabled>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10d      	bne.n	80047ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004796:	f043 0210 	orr.w	r2, r3, #16
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047a2:	f043 0201 	orr.w	r2, r3, #1
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff ff75 	bl	80046a2 <LL_ADC_REG_IsConversionOngoing>
 80047b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047be:	f003 0310 	and.w	r3, r3, #16
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f040 8142 	bne.w	8004a4c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f040 813e 	bne.w	8004a4c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80047d8:	f043 0202 	orr.w	r2, r3, #2
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff35 	bl	8004654 <LL_ADC_IsEnabled>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d141      	bne.n	8004874 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047f8:	d004      	beq.n	8004804 <HAL_ADC_Init+0x114>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a77      	ldr	r2, [pc, #476]	; (80049dc <HAL_ADC_Init+0x2ec>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d10f      	bne.n	8004824 <HAL_ADC_Init+0x134>
 8004804:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004808:	f7ff ff24 	bl	8004654 <LL_ADC_IsEnabled>
 800480c:	4604      	mov	r4, r0
 800480e:	4873      	ldr	r0, [pc, #460]	; (80049dc <HAL_ADC_Init+0x2ec>)
 8004810:	f7ff ff20 	bl	8004654 <LL_ADC_IsEnabled>
 8004814:	4603      	mov	r3, r0
 8004816:	4323      	orrs	r3, r4
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf0c      	ite	eq
 800481c:	2301      	moveq	r3, #1
 800481e:	2300      	movne	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	e012      	b.n	800484a <HAL_ADC_Init+0x15a>
 8004824:	486e      	ldr	r0, [pc, #440]	; (80049e0 <HAL_ADC_Init+0x2f0>)
 8004826:	f7ff ff15 	bl	8004654 <LL_ADC_IsEnabled>
 800482a:	4604      	mov	r4, r0
 800482c:	486d      	ldr	r0, [pc, #436]	; (80049e4 <HAL_ADC_Init+0x2f4>)
 800482e:	f7ff ff11 	bl	8004654 <LL_ADC_IsEnabled>
 8004832:	4603      	mov	r3, r0
 8004834:	431c      	orrs	r4, r3
 8004836:	486c      	ldr	r0, [pc, #432]	; (80049e8 <HAL_ADC_Init+0x2f8>)
 8004838:	f7ff ff0c 	bl	8004654 <LL_ADC_IsEnabled>
 800483c:	4603      	mov	r3, r0
 800483e:	4323      	orrs	r3, r4
 8004840:	2b00      	cmp	r3, #0
 8004842:	bf0c      	ite	eq
 8004844:	2301      	moveq	r3, #1
 8004846:	2300      	movne	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d012      	beq.n	8004874 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004856:	d004      	beq.n	8004862 <HAL_ADC_Init+0x172>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a5f      	ldr	r2, [pc, #380]	; (80049dc <HAL_ADC_Init+0x2ec>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d101      	bne.n	8004866 <HAL_ADC_Init+0x176>
 8004862:	4a62      	ldr	r2, [pc, #392]	; (80049ec <HAL_ADC_Init+0x2fc>)
 8004864:	e000      	b.n	8004868 <HAL_ADC_Init+0x178>
 8004866:	4a62      	ldr	r2, [pc, #392]	; (80049f0 <HAL_ADC_Init+0x300>)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	4619      	mov	r1, r3
 800486e:	4610      	mov	r0, r2
 8004870:	f7ff fd20 	bl	80042b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	7f5b      	ldrb	r3, [r3, #29]
 8004878:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800487e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004884:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800488a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004892:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d106      	bne.n	80048b0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a6:	3b01      	subs	r3, #1
 80048a8:	045b      	lsls	r3, r3, #17
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d009      	beq.n	80048cc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048bc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	4b48      	ldr	r3, [pc, #288]	; (80049f4 <HAL_ADC_Init+0x304>)
 80048d4:	4013      	ands	r3, r2
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6812      	ldr	r2, [r2, #0]
 80048da:	69b9      	ldr	r1, [r7, #24]
 80048dc:	430b      	orrs	r3, r1
 80048de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff fee4 	bl	80046c8 <LL_ADC_INJ_IsConversionOngoing>
 8004900:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d17f      	bne.n	8004a08 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d17c      	bne.n	8004a08 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004912:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800491a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800491c:	4313      	orrs	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800492a:	f023 0302 	bic.w	r3, r3, #2
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6812      	ldr	r2, [r2, #0]
 8004932:	69b9      	ldr	r1, [r7, #24]
 8004934:	430b      	orrs	r3, r1
 8004936:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d017      	beq.n	8004970 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	691a      	ldr	r2, [r3, #16]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800494e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004958:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800495c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6911      	ldr	r1, [r2, #16]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6812      	ldr	r2, [r2, #0]
 8004968:	430b      	orrs	r3, r1
 800496a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800496e:	e013      	b.n	8004998 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	691a      	ldr	r2, [r3, #16]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800497e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	6812      	ldr	r2, [r2, #0]
 800498c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004990:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004994:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d12a      	bne.n	80049f8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80049ac:	f023 0304 	bic.w	r3, r3, #4
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80049b8:	4311      	orrs	r1, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80049be:	4311      	orrs	r1, r2
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80049c4:	430a      	orrs	r2, r1
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0201 	orr.w	r2, r2, #1
 80049d0:	611a      	str	r2, [r3, #16]
 80049d2:	e019      	b.n	8004a08 <HAL_ADC_Init+0x318>
 80049d4:	20000000 	.word	0x20000000
 80049d8:	053e2d63 	.word	0x053e2d63
 80049dc:	50000100 	.word	0x50000100
 80049e0:	50000400 	.word	0x50000400
 80049e4:	50000500 	.word	0x50000500
 80049e8:	50000600 	.word	0x50000600
 80049ec:	50000300 	.word	0x50000300
 80049f0:	50000700 	.word	0x50000700
 80049f4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691a      	ldr	r2, [r3, #16]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 0201 	bic.w	r2, r2, #1
 8004a06:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d10c      	bne.n	8004a2a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a16:	f023 010f 	bic.w	r1, r3, #15
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	1e5a      	subs	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	631a      	str	r2, [r3, #48]	; 0x30
 8004a28:	e007      	b.n	8004a3a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 020f 	bic.w	r2, r2, #15
 8004a38:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	f043 0201 	orr.w	r2, r3, #1
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a4a:	e007      	b.n	8004a5c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a50:	f043 0210 	orr.w	r2, r3, #16
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3724      	adds	r7, #36	; 0x24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd90      	pop	{r4, r7, pc}
 8004a66:	bf00      	nop

08004a68 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a7c:	d004      	beq.n	8004a88 <HAL_ADC_Start_DMA+0x20>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a5a      	ldr	r2, [pc, #360]	; (8004bec <HAL_ADC_Start_DMA+0x184>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d101      	bne.n	8004a8c <HAL_ADC_Start_DMA+0x24>
 8004a88:	4b59      	ldr	r3, [pc, #356]	; (8004bf0 <HAL_ADC_Start_DMA+0x188>)
 8004a8a:	e000      	b.n	8004a8e <HAL_ADC_Start_DMA+0x26>
 8004a8c:	4b59      	ldr	r3, [pc, #356]	; (8004bf4 <HAL_ADC_Start_DMA+0x18c>)
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7ff fd70 	bl	8004574 <LL_ADC_GetMultimode>
 8004a94:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7ff fe01 	bl	80046a2 <LL_ADC_REG_IsConversionOngoing>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f040 809b 	bne.w	8004bde <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_ADC_Start_DMA+0x4e>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e096      	b.n	8004be4 <HAL_ADC_Start_DMA+0x17c>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a4d      	ldr	r2, [pc, #308]	; (8004bf8 <HAL_ADC_Start_DMA+0x190>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d008      	beq.n	8004ada <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d005      	beq.n	8004ada <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	2b05      	cmp	r3, #5
 8004ad2:	d002      	beq.n	8004ada <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	2b09      	cmp	r3, #9
 8004ad8:	d17a      	bne.n	8004bd0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 fcec 	bl	80054b8 <ADC_Enable>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d16d      	bne.n	8004bc6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004af2:	f023 0301 	bic.w	r3, r3, #1
 8004af6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a3a      	ldr	r2, [pc, #232]	; (8004bec <HAL_ADC_Start_DMA+0x184>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d009      	beq.n	8004b1c <HAL_ADC_Start_DMA+0xb4>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a3b      	ldr	r2, [pc, #236]	; (8004bfc <HAL_ADC_Start_DMA+0x194>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d002      	beq.n	8004b18 <HAL_ADC_Start_DMA+0xb0>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	e003      	b.n	8004b20 <HAL_ADC_Start_DMA+0xb8>
 8004b18:	4b39      	ldr	r3, [pc, #228]	; (8004c00 <HAL_ADC_Start_DMA+0x198>)
 8004b1a:	e001      	b.n	8004b20 <HAL_ADC_Start_DMA+0xb8>
 8004b1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	6812      	ldr	r2, [r2, #0]
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d002      	beq.n	8004b2e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d105      	bne.n	8004b3a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d006      	beq.n	8004b54 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b4a:	f023 0206 	bic.w	r2, r3, #6
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	661a      	str	r2, [r3, #96]	; 0x60
 8004b52:	e002      	b.n	8004b5a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5e:	4a29      	ldr	r2, [pc, #164]	; (8004c04 <HAL_ADC_Start_DMA+0x19c>)
 8004b60:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b66:	4a28      	ldr	r2, [pc, #160]	; (8004c08 <HAL_ADC_Start_DMA+0x1a0>)
 8004b68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6e:	4a27      	ldr	r2, [pc, #156]	; (8004c0c <HAL_ADC_Start_DMA+0x1a4>)
 8004b70:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	221c      	movs	r2, #28
 8004b78:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f042 0210 	orr.w	r2, r2, #16
 8004b90:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3340      	adds	r3, #64	; 0x40
 8004bac:	4619      	mov	r1, r3
 8004bae:	68ba      	ldr	r2, [r7, #8]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f001 f891 	bl	8005cd8 <HAL_DMA_Start_IT>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fd5b 	bl	800467a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004bc4:	e00d      	b.n	8004be2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004bce:	e008      	b.n	8004be2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004bdc:	e001      	b.n	8004be2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004bde:	2302      	movs	r3, #2
 8004be0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3718      	adds	r7, #24
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	50000100 	.word	0x50000100
 8004bf0:	50000300 	.word	0x50000300
 8004bf4:	50000700 	.word	0x50000700
 8004bf8:	50000600 	.word	0x50000600
 8004bfc:	50000500 	.word	0x50000500
 8004c00:	50000400 	.word	0x50000400
 8004c04:	080055e5 	.word	0x080055e5
 8004c08:	080056bd 	.word	0x080056bd
 8004c0c:	080056d9 	.word	0x080056d9

08004c10 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b0b6      	sub	sp, #216	; 0xd8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c42:	2300      	movs	r3, #0
 8004c44:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d102      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x24>
 8004c56:	2302      	movs	r3, #2
 8004c58:	f000 bc13 	b.w	8005482 <HAL_ADC_ConfigChannel+0x84a>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fd1a 	bl	80046a2 <LL_ADC_REG_IsConversionOngoing>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f040 83f3 	bne.w	800545c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	6859      	ldr	r1, [r3, #4]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	f7ff fbfb 	bl	800447e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff fd08 	bl	80046a2 <LL_ADC_REG_IsConversionOngoing>
 8004c92:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fd14 	bl	80046c8 <LL_ADC_INJ_IsConversionOngoing>
 8004ca0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ca4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f040 81d9 	bne.w	8005060 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004cae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f040 81d4 	bne.w	8005060 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004cc0:	d10f      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6818      	ldr	r0, [r3, #0]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	4619      	mov	r1, r3
 8004cce:	f7ff fc02 	bl	80044d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7ff fba9 	bl	8004432 <LL_ADC_SetSamplingTimeCommonConfig>
 8004ce0:	e00e      	b.n	8004d00 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6819      	ldr	r1, [r3, #0]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f7ff fbf1 	bl	80044d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff fb99 	bl	8004432 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	695a      	ldr	r2, [r3, #20]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	08db      	lsrs	r3, r3, #3
 8004d0c:	f003 0303 	and.w	r3, r3, #3
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	fa02 f303 	lsl.w	r3, r2, r3
 8004d16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d022      	beq.n	8004d68 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	6919      	ldr	r1, [r3, #16]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d32:	f7ff faf3 	bl	800431c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6919      	ldr	r1, [r3, #16]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f7ff fb3f 	bl	80043c6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6818      	ldr	r0, [r3, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d102      	bne.n	8004d5e <HAL_ADC_ConfigChannel+0x126>
 8004d58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d5c:	e000      	b.n	8004d60 <HAL_ADC_ConfigChannel+0x128>
 8004d5e:	2300      	movs	r3, #0
 8004d60:	461a      	mov	r2, r3
 8004d62:	f7ff fb4b 	bl	80043fc <LL_ADC_SetOffsetSaturation>
 8004d66:	e17b      	b.n	8005060 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2100      	movs	r1, #0
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff faf8 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10a      	bne.n	8004d94 <HAL_ADC_ConfigChannel+0x15c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2100      	movs	r1, #0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff faed 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	0e9b      	lsrs	r3, r3, #26
 8004d8e:	f003 021f 	and.w	r2, r3, #31
 8004d92:	e01e      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0x19a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff fae2 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004db2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004db6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004dba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e004      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004dc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004dca:	fab3 f383 	clz	r3, r3
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d105      	bne.n	8004dea <HAL_ADC_ConfigChannel+0x1b2>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	0e9b      	lsrs	r3, r3, #26
 8004de4:	f003 031f 	and.w	r3, r3, #31
 8004de8:	e018      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x1e4>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004e06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004e0e:	2320      	movs	r3, #32
 8004e10:	e004      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004e12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e16:	fab3 f383 	clz	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d106      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2200      	movs	r2, #0
 8004e26:	2100      	movs	r1, #0
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff fab1 	bl	8004390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2101      	movs	r1, #1
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff fa95 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <HAL_ADC_ConfigChannel+0x222>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2101      	movs	r1, #1
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff fa8a 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004e50:	4603      	mov	r3, r0
 8004e52:	0e9b      	lsrs	r3, r3, #26
 8004e54:	f003 021f 	and.w	r2, r3, #31
 8004e58:	e01e      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x260>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2101      	movs	r1, #1
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fa7f 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004e70:	fa93 f3a3 	rbit	r3, r3
 8004e74:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004e78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004e80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	e004      	b.n	8004e96 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004e8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004e90:	fab3 f383 	clz	r3, r3
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d105      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x278>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	0e9b      	lsrs	r3, r3, #26
 8004eaa:	f003 031f 	and.w	r3, r3, #31
 8004eae:	e018      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x2aa>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ebc:	fa93 f3a3 	rbit	r3, r3
 8004ec0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004ec4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004ec8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004ecc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004ed4:	2320      	movs	r3, #32
 8004ed6:	e004      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004edc:	fab3 f383 	clz	r3, r3
 8004ee0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d106      	bne.n	8004ef4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2200      	movs	r2, #0
 8004eec:	2101      	movs	r1, #1
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff fa4e 	bl	8004390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2102      	movs	r1, #2
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff fa32 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10a      	bne.n	8004f20 <HAL_ADC_ConfigChannel+0x2e8>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2102      	movs	r1, #2
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7ff fa27 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004f16:	4603      	mov	r3, r0
 8004f18:	0e9b      	lsrs	r3, r3, #26
 8004f1a:	f003 021f 	and.w	r2, r3, #31
 8004f1e:	e01e      	b.n	8004f5e <HAL_ADC_ConfigChannel+0x326>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2102      	movs	r1, #2
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff fa1c 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004f3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004f46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004f4e:	2320      	movs	r3, #32
 8004f50:	e004      	b.n	8004f5c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004f52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004f56:	fab3 f383 	clz	r3, r3
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d105      	bne.n	8004f76 <HAL_ADC_ConfigChannel+0x33e>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	0e9b      	lsrs	r3, r3, #26
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	e016      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x36c>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f82:	fa93 f3a3 	rbit	r3, r3
 8004f86:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004f88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004f8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004f8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004f96:	2320      	movs	r3, #32
 8004f98:	e004      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004f9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d106      	bne.n	8004fb6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2200      	movs	r2, #0
 8004fae:	2102      	movs	r1, #2
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff f9ed 	bl	8004390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2103      	movs	r1, #3
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff f9d1 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <HAL_ADC_ConfigChannel+0x3aa>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2103      	movs	r1, #3
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff f9c6 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	0e9b      	lsrs	r3, r3, #26
 8004fdc:	f003 021f 	and.w	r2, r3, #31
 8004fe0:	e017      	b.n	8005012 <HAL_ADC_ConfigChannel+0x3da>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2103      	movs	r1, #3
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff f9bb 	bl	8004364 <LL_ADC_GetOffsetChannel>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ff4:	fa93 f3a3 	rbit	r3, r3
 8004ff8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004ffa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ffc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004ffe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005004:	2320      	movs	r3, #32
 8005006:	e003      	b.n	8005010 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005008:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800500a:	fab3 f383 	clz	r3, r3
 800500e:	b2db      	uxtb	r3, r3
 8005010:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800501a:	2b00      	cmp	r3, #0
 800501c:	d105      	bne.n	800502a <HAL_ADC_ConfigChannel+0x3f2>
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	0e9b      	lsrs	r3, r3, #26
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	e011      	b.n	800504e <HAL_ADC_ConfigChannel+0x416>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005030:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005032:	fa93 f3a3 	rbit	r3, r3
 8005036:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005038:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800503a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800503c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005042:	2320      	movs	r3, #32
 8005044:	e003      	b.n	800504e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005048:	fab3 f383 	clz	r3, r3
 800504c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800504e:	429a      	cmp	r2, r3
 8005050:	d106      	bne.n	8005060 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2200      	movs	r2, #0
 8005058:	2103      	movs	r1, #3
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff f998 	bl	8004390 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff faf5 	bl	8004654 <LL_ADC_IsEnabled>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	f040 813d 	bne.w	80052ec <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6818      	ldr	r0, [r3, #0]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	6819      	ldr	r1, [r3, #0]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	461a      	mov	r2, r3
 8005080:	f7ff fa54 	bl	800452c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	4aa2      	ldr	r2, [pc, #648]	; (8005314 <HAL_ADC_ConfigChannel+0x6dc>)
 800508a:	4293      	cmp	r3, r2
 800508c:	f040 812e 	bne.w	80052ec <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10b      	bne.n	80050b8 <HAL_ADC_ConfigChannel+0x480>
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	0e9b      	lsrs	r3, r3, #26
 80050a6:	3301      	adds	r3, #1
 80050a8:	f003 031f 	and.w	r3, r3, #31
 80050ac:	2b09      	cmp	r3, #9
 80050ae:	bf94      	ite	ls
 80050b0:	2301      	movls	r3, #1
 80050b2:	2300      	movhi	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	e019      	b.n	80050ec <HAL_ADC_ConfigChannel+0x4b4>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050c0:	fa93 f3a3 	rbit	r3, r3
 80050c4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80050c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80050ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80050d0:	2320      	movs	r3, #32
 80050d2:	e003      	b.n	80050dc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80050d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050d6:	fab3 f383 	clz	r3, r3
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	3301      	adds	r3, #1
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	2b09      	cmp	r3, #9
 80050e4:	bf94      	ite	ls
 80050e6:	2301      	movls	r3, #1
 80050e8:	2300      	movhi	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d079      	beq.n	80051e4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d107      	bne.n	800510c <HAL_ADC_ConfigChannel+0x4d4>
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	0e9b      	lsrs	r3, r3, #26
 8005102:	3301      	adds	r3, #1
 8005104:	069b      	lsls	r3, r3, #26
 8005106:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800510a:	e015      	b.n	8005138 <HAL_ADC_ConfigChannel+0x500>
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005114:	fa93 f3a3 	rbit	r3, r3
 8005118:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800511a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800511c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800511e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005124:	2320      	movs	r3, #32
 8005126:	e003      	b.n	8005130 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800512a:	fab3 f383 	clz	r3, r3
 800512e:	b2db      	uxtb	r3, r3
 8005130:	3301      	adds	r3, #1
 8005132:	069b      	lsls	r3, r3, #26
 8005134:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005140:	2b00      	cmp	r3, #0
 8005142:	d109      	bne.n	8005158 <HAL_ADC_ConfigChannel+0x520>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	0e9b      	lsrs	r3, r3, #26
 800514a:	3301      	adds	r3, #1
 800514c:	f003 031f 	and.w	r3, r3, #31
 8005150:	2101      	movs	r1, #1
 8005152:	fa01 f303 	lsl.w	r3, r1, r3
 8005156:	e017      	b.n	8005188 <HAL_ADC_ConfigChannel+0x550>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005160:	fa93 f3a3 	rbit	r3, r3
 8005164:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005166:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005168:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800516a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005170:	2320      	movs	r3, #32
 8005172:	e003      	b.n	800517c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005174:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005176:	fab3 f383 	clz	r3, r3
 800517a:	b2db      	uxtb	r3, r3
 800517c:	3301      	adds	r3, #1
 800517e:	f003 031f 	and.w	r3, r3, #31
 8005182:	2101      	movs	r1, #1
 8005184:	fa01 f303 	lsl.w	r3, r1, r3
 8005188:	ea42 0103 	orr.w	r1, r2, r3
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10a      	bne.n	80051ae <HAL_ADC_ConfigChannel+0x576>
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	0e9b      	lsrs	r3, r3, #26
 800519e:	3301      	adds	r3, #1
 80051a0:	f003 021f 	and.w	r2, r3, #31
 80051a4:	4613      	mov	r3, r2
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	4413      	add	r3, r2
 80051aa:	051b      	lsls	r3, r3, #20
 80051ac:	e018      	b.n	80051e0 <HAL_ADC_ConfigChannel+0x5a8>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b6:	fa93 f3a3 	rbit	r3, r3
 80051ba:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80051bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80051c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80051c6:	2320      	movs	r3, #32
 80051c8:	e003      	b.n	80051d2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80051ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051cc:	fab3 f383 	clz	r3, r3
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	3301      	adds	r3, #1
 80051d4:	f003 021f 	and.w	r2, r3, #31
 80051d8:	4613      	mov	r3, r2
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4413      	add	r3, r2
 80051de:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051e0:	430b      	orrs	r3, r1
 80051e2:	e07e      	b.n	80052e2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d107      	bne.n	8005200 <HAL_ADC_ConfigChannel+0x5c8>
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	0e9b      	lsrs	r3, r3, #26
 80051f6:	3301      	adds	r3, #1
 80051f8:	069b      	lsls	r3, r3, #26
 80051fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80051fe:	e015      	b.n	800522c <HAL_ADC_ConfigChannel+0x5f4>
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	fa93 f3a3 	rbit	r3, r3
 800520c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800520e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005210:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005218:	2320      	movs	r3, #32
 800521a:	e003      	b.n	8005224 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800521c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521e:	fab3 f383 	clz	r3, r3
 8005222:	b2db      	uxtb	r3, r3
 8005224:	3301      	adds	r3, #1
 8005226:	069b      	lsls	r3, r3, #26
 8005228:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005234:	2b00      	cmp	r3, #0
 8005236:	d109      	bne.n	800524c <HAL_ADC_ConfigChannel+0x614>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	0e9b      	lsrs	r3, r3, #26
 800523e:	3301      	adds	r3, #1
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	2101      	movs	r1, #1
 8005246:	fa01 f303 	lsl.w	r3, r1, r3
 800524a:	e017      	b.n	800527c <HAL_ADC_ConfigChannel+0x644>
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	fa93 f3a3 	rbit	r3, r3
 8005258:	61fb      	str	r3, [r7, #28]
  return result;
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	2b00      	cmp	r3, #0
 8005262:	d101      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005264:	2320      	movs	r3, #32
 8005266:	e003      	b.n	8005270 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	fab3 f383 	clz	r3, r3
 800526e:	b2db      	uxtb	r3, r3
 8005270:	3301      	adds	r3, #1
 8005272:	f003 031f 	and.w	r3, r3, #31
 8005276:	2101      	movs	r1, #1
 8005278:	fa01 f303 	lsl.w	r3, r1, r3
 800527c:	ea42 0103 	orr.w	r1, r2, r3
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10d      	bne.n	80052a8 <HAL_ADC_ConfigChannel+0x670>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	0e9b      	lsrs	r3, r3, #26
 8005292:	3301      	adds	r3, #1
 8005294:	f003 021f 	and.w	r2, r3, #31
 8005298:	4613      	mov	r3, r2
 800529a:	005b      	lsls	r3, r3, #1
 800529c:	4413      	add	r3, r2
 800529e:	3b1e      	subs	r3, #30
 80052a0:	051b      	lsls	r3, r3, #20
 80052a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052a6:	e01b      	b.n	80052e0 <HAL_ADC_ConfigChannel+0x6a8>
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	fa93 f3a3 	rbit	r3, r3
 80052b4:	613b      	str	r3, [r7, #16]
  return result;
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80052c0:	2320      	movs	r3, #32
 80052c2:	e003      	b.n	80052cc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	3301      	adds	r3, #1
 80052ce:	f003 021f 	and.w	r2, r3, #31
 80052d2:	4613      	mov	r3, r2
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	4413      	add	r3, r2
 80052d8:	3b1e      	subs	r3, #30
 80052da:	051b      	lsls	r3, r3, #20
 80052dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e6:	4619      	mov	r1, r3
 80052e8:	f7ff f8f5 	bl	80044d6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	4b09      	ldr	r3, [pc, #36]	; (8005318 <HAL_ADC_ConfigChannel+0x6e0>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 80be 	beq.w	8005476 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005302:	d004      	beq.n	800530e <HAL_ADC_ConfigChannel+0x6d6>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a04      	ldr	r2, [pc, #16]	; (800531c <HAL_ADC_ConfigChannel+0x6e4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d10a      	bne.n	8005324 <HAL_ADC_ConfigChannel+0x6ec>
 800530e:	4b04      	ldr	r3, [pc, #16]	; (8005320 <HAL_ADC_ConfigChannel+0x6e8>)
 8005310:	e009      	b.n	8005326 <HAL_ADC_ConfigChannel+0x6ee>
 8005312:	bf00      	nop
 8005314:	407f0000 	.word	0x407f0000
 8005318:	80080000 	.word	0x80080000
 800531c:	50000100 	.word	0x50000100
 8005320:	50000300 	.word	0x50000300
 8005324:	4b59      	ldr	r3, [pc, #356]	; (800548c <HAL_ADC_ConfigChannel+0x854>)
 8005326:	4618      	mov	r0, r3
 8005328:	f7fe ffea 	bl	8004300 <LL_ADC_GetCommonPathInternalCh>
 800532c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a56      	ldr	r2, [pc, #344]	; (8005490 <HAL_ADC_ConfigChannel+0x858>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d004      	beq.n	8005344 <HAL_ADC_ConfigChannel+0x70c>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a55      	ldr	r2, [pc, #340]	; (8005494 <HAL_ADC_ConfigChannel+0x85c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d13a      	bne.n	80053ba <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005344:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005348:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d134      	bne.n	80053ba <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005358:	d005      	beq.n	8005366 <HAL_ADC_ConfigChannel+0x72e>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a4e      	ldr	r2, [pc, #312]	; (8005498 <HAL_ADC_ConfigChannel+0x860>)
 8005360:	4293      	cmp	r3, r2
 8005362:	f040 8085 	bne.w	8005470 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800536e:	d004      	beq.n	800537a <HAL_ADC_ConfigChannel+0x742>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a49      	ldr	r2, [pc, #292]	; (800549c <HAL_ADC_ConfigChannel+0x864>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d101      	bne.n	800537e <HAL_ADC_ConfigChannel+0x746>
 800537a:	4a49      	ldr	r2, [pc, #292]	; (80054a0 <HAL_ADC_ConfigChannel+0x868>)
 800537c:	e000      	b.n	8005380 <HAL_ADC_ConfigChannel+0x748>
 800537e:	4a43      	ldr	r2, [pc, #268]	; (800548c <HAL_ADC_ConfigChannel+0x854>)
 8005380:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005384:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005388:	4619      	mov	r1, r3
 800538a:	4610      	mov	r0, r2
 800538c:	f7fe ffa5 	bl	80042da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005390:	4b44      	ldr	r3, [pc, #272]	; (80054a4 <HAL_ADC_ConfigChannel+0x86c>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	099b      	lsrs	r3, r3, #6
 8005396:	4a44      	ldr	r2, [pc, #272]	; (80054a8 <HAL_ADC_ConfigChannel+0x870>)
 8005398:	fba2 2303 	umull	r2, r3, r2, r3
 800539c:	099b      	lsrs	r3, r3, #6
 800539e:	1c5a      	adds	r2, r3, #1
 80053a0:	4613      	mov	r3, r2
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80053aa:	e002      	b.n	80053b2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f9      	bne.n	80053ac <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053b8:	e05a      	b.n	8005470 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a3b      	ldr	r2, [pc, #236]	; (80054ac <HAL_ADC_ConfigChannel+0x874>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d125      	bne.n	8005410 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80053c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d11f      	bne.n	8005410 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a31      	ldr	r2, [pc, #196]	; (800549c <HAL_ADC_ConfigChannel+0x864>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d104      	bne.n	80053e4 <HAL_ADC_ConfigChannel+0x7ac>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a34      	ldr	r2, [pc, #208]	; (80054b0 <HAL_ADC_ConfigChannel+0x878>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d047      	beq.n	8005474 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80053ec:	d004      	beq.n	80053f8 <HAL_ADC_ConfigChannel+0x7c0>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a2a      	ldr	r2, [pc, #168]	; (800549c <HAL_ADC_ConfigChannel+0x864>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d101      	bne.n	80053fc <HAL_ADC_ConfigChannel+0x7c4>
 80053f8:	4a29      	ldr	r2, [pc, #164]	; (80054a0 <HAL_ADC_ConfigChannel+0x868>)
 80053fa:	e000      	b.n	80053fe <HAL_ADC_ConfigChannel+0x7c6>
 80053fc:	4a23      	ldr	r2, [pc, #140]	; (800548c <HAL_ADC_ConfigChannel+0x854>)
 80053fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005406:	4619      	mov	r1, r3
 8005408:	4610      	mov	r0, r2
 800540a:	f7fe ff66 	bl	80042da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800540e:	e031      	b.n	8005474 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a27      	ldr	r2, [pc, #156]	; (80054b4 <HAL_ADC_ConfigChannel+0x87c>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d12d      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800541a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800541e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d127      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a1c      	ldr	r2, [pc, #112]	; (800549c <HAL_ADC_ConfigChannel+0x864>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d022      	beq.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005438:	d004      	beq.n	8005444 <HAL_ADC_ConfigChannel+0x80c>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a17      	ldr	r2, [pc, #92]	; (800549c <HAL_ADC_ConfigChannel+0x864>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d101      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x810>
 8005444:	4a16      	ldr	r2, [pc, #88]	; (80054a0 <HAL_ADC_ConfigChannel+0x868>)
 8005446:	e000      	b.n	800544a <HAL_ADC_ConfigChannel+0x812>
 8005448:	4a10      	ldr	r2, [pc, #64]	; (800548c <HAL_ADC_ConfigChannel+0x854>)
 800544a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800544e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f7fe ff40 	bl	80042da <LL_ADC_SetCommonPathInternalCh>
 800545a:	e00c      	b.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005460:	f043 0220 	orr.w	r2, r3, #32
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800546e:	e002      	b.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005470:	bf00      	nop
 8005472:	e000      	b.n	8005476 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005474:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800547e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005482:	4618      	mov	r0, r3
 8005484:	37d8      	adds	r7, #216	; 0xd8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	50000700 	.word	0x50000700
 8005490:	c3210000 	.word	0xc3210000
 8005494:	90c00010 	.word	0x90c00010
 8005498:	50000600 	.word	0x50000600
 800549c:	50000100 	.word	0x50000100
 80054a0:	50000300 	.word	0x50000300
 80054a4:	20000000 	.word	0x20000000
 80054a8:	053e2d63 	.word	0x053e2d63
 80054ac:	c7520000 	.word	0xc7520000
 80054b0:	50000500 	.word	0x50000500
 80054b4:	cb840000 	.word	0xcb840000

080054b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80054c0:	2300      	movs	r3, #0
 80054c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff f8c3 	bl	8004654 <LL_ADC_IsEnabled>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d176      	bne.n	80055c2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689a      	ldr	r2, [r3, #8]
 80054da:	4b3c      	ldr	r3, [pc, #240]	; (80055cc <ADC_Enable+0x114>)
 80054dc:	4013      	ands	r3, r2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00d      	beq.n	80054fe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e6:	f043 0210 	orr.w	r2, r3, #16
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f2:	f043 0201 	orr.w	r2, r3, #1
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e062      	b.n	80055c4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4618      	mov	r0, r3
 8005504:	f7ff f892 	bl	800462c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005510:	d004      	beq.n	800551c <ADC_Enable+0x64>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a2e      	ldr	r2, [pc, #184]	; (80055d0 <ADC_Enable+0x118>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d101      	bne.n	8005520 <ADC_Enable+0x68>
 800551c:	4b2d      	ldr	r3, [pc, #180]	; (80055d4 <ADC_Enable+0x11c>)
 800551e:	e000      	b.n	8005522 <ADC_Enable+0x6a>
 8005520:	4b2d      	ldr	r3, [pc, #180]	; (80055d8 <ADC_Enable+0x120>)
 8005522:	4618      	mov	r0, r3
 8005524:	f7fe feec 	bl	8004300 <LL_ADC_GetCommonPathInternalCh>
 8005528:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800552a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800552e:	2b00      	cmp	r3, #0
 8005530:	d013      	beq.n	800555a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005532:	4b2a      	ldr	r3, [pc, #168]	; (80055dc <ADC_Enable+0x124>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	099b      	lsrs	r3, r3, #6
 8005538:	4a29      	ldr	r2, [pc, #164]	; (80055e0 <ADC_Enable+0x128>)
 800553a:	fba2 2303 	umull	r2, r3, r2, r3
 800553e:	099b      	lsrs	r3, r3, #6
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	4613      	mov	r3, r2
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800554c:	e002      	b.n	8005554 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	3b01      	subs	r3, #1
 8005552:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f9      	bne.n	800554e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800555a:	f7fe fe7d 	bl	8004258 <HAL_GetTick>
 800555e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005560:	e028      	b.n	80055b4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4618      	mov	r0, r3
 8005568:	f7ff f874 	bl	8004654 <LL_ADC_IsEnabled>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d104      	bne.n	800557c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f7ff f858 	bl	800462c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800557c:	f7fe fe6c 	bl	8004258 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d914      	bls.n	80055b4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b01      	cmp	r3, #1
 8005596:	d00d      	beq.n	80055b4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559c:	f043 0210 	orr.w	r2, r3, #16
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055a8:	f043 0201 	orr.w	r2, r3, #1
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e007      	b.n	80055c4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d1cf      	bne.n	8005562 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3710      	adds	r7, #16
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	8000003f 	.word	0x8000003f
 80055d0:	50000100 	.word	0x50000100
 80055d4:	50000300 	.word	0x50000300
 80055d8:	50000700 	.word	0x50000700
 80055dc:	20000000 	.word	0x20000000
 80055e0:	053e2d63 	.word	0x053e2d63

080055e4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055f6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d14b      	bne.n	8005696 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005602:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0308 	and.w	r3, r3, #8
 8005614:	2b00      	cmp	r3, #0
 8005616:	d021      	beq.n	800565c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4618      	mov	r0, r3
 800561e:	f7fe ff1b 	bl	8004458 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d032      	beq.n	800568e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d12b      	bne.n	800568e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800563a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005646:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d11f      	bne.n	800568e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005652:	f043 0201 	orr.w	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	65da      	str	r2, [r3, #92]	; 0x5c
 800565a:	e018      	b.n	800568e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d111      	bne.n	800568e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800566e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800567a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d105      	bne.n	800568e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005686:	f043 0201 	orr.w	r2, r3, #1
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f7fe fd34 	bl	80040fc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005694:	e00e      	b.n	80056b4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569a:	f003 0310 	and.w	r3, r3, #16
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f7ff fabe 	bl	8004c24 <HAL_ADC_ErrorCallback>
}
 80056a8:	e004      	b.n	80056b4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	4798      	blx	r3
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f7ff faa0 	bl	8004c10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80056d0:	bf00      	nop
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056f6:	f043 0204 	orr.w	r2, r3, #4
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f7ff fa90 	bl	8004c24 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005704:	bf00      	nop
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <LL_ADC_IsEnabled>:
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b01      	cmp	r3, #1
 800571e:	d101      	bne.n	8005724 <LL_ADC_IsEnabled+0x18>
 8005720:	2301      	movs	r3, #1
 8005722:	e000      	b.n	8005726 <LL_ADC_IsEnabled+0x1a>
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	370c      	adds	r7, #12
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr

08005732 <LL_ADC_REG_IsConversionOngoing>:
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b04      	cmp	r3, #4
 8005744:	d101      	bne.n	800574a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005758:	b590      	push	{r4, r7, lr}
 800575a:	b0a1      	sub	sp, #132	; 0x84
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005762:	2300      	movs	r3, #0
 8005764:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005772:	2302      	movs	r3, #2
 8005774:	e0e7      	b.n	8005946 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800577e:	2300      	movs	r3, #0
 8005780:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005782:	2300      	movs	r3, #0
 8005784:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800578e:	d102      	bne.n	8005796 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005790:	4b6f      	ldr	r3, [pc, #444]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005792:	60bb      	str	r3, [r7, #8]
 8005794:	e009      	b.n	80057aa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a6e      	ldr	r2, [pc, #440]	; (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d102      	bne.n	80057a6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80057a0:	4b6d      	ldr	r3, [pc, #436]	; (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80057a2:	60bb      	str	r3, [r7, #8]
 80057a4:	e001      	b.n	80057aa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10b      	bne.n	80057c8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b4:	f043 0220 	orr.w	r2, r3, #32
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e0be      	b.n	8005946 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff ffb1 	bl	8005732 <LL_ADC_REG_IsConversionOngoing>
 80057d0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff ffab 	bl	8005732 <LL_ADC_REG_IsConversionOngoing>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f040 80a0 	bne.w	8005924 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80057e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f040 809c 	bne.w	8005924 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80057f4:	d004      	beq.n	8005800 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a55      	ldr	r2, [pc, #340]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d101      	bne.n	8005804 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005800:	4b56      	ldr	r3, [pc, #344]	; (800595c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005802:	e000      	b.n	8005806 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005804:	4b56      	ldr	r3, [pc, #344]	; (8005960 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005806:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d04b      	beq.n	80058a8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005810:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6859      	ldr	r1, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005822:	035b      	lsls	r3, r3, #13
 8005824:	430b      	orrs	r3, r1
 8005826:	431a      	orrs	r2, r3
 8005828:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800582a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005834:	d004      	beq.n	8005840 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a45      	ldr	r2, [pc, #276]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d10f      	bne.n	8005860 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005840:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005844:	f7ff ff62 	bl	800570c <LL_ADC_IsEnabled>
 8005848:	4604      	mov	r4, r0
 800584a:	4841      	ldr	r0, [pc, #260]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800584c:	f7ff ff5e 	bl	800570c <LL_ADC_IsEnabled>
 8005850:	4603      	mov	r3, r0
 8005852:	4323      	orrs	r3, r4
 8005854:	2b00      	cmp	r3, #0
 8005856:	bf0c      	ite	eq
 8005858:	2301      	moveq	r3, #1
 800585a:	2300      	movne	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	e012      	b.n	8005886 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005860:	483c      	ldr	r0, [pc, #240]	; (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005862:	f7ff ff53 	bl	800570c <LL_ADC_IsEnabled>
 8005866:	4604      	mov	r4, r0
 8005868:	483b      	ldr	r0, [pc, #236]	; (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800586a:	f7ff ff4f 	bl	800570c <LL_ADC_IsEnabled>
 800586e:	4603      	mov	r3, r0
 8005870:	431c      	orrs	r4, r3
 8005872:	483c      	ldr	r0, [pc, #240]	; (8005964 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005874:	f7ff ff4a 	bl	800570c <LL_ADC_IsEnabled>
 8005878:	4603      	mov	r3, r0
 800587a:	4323      	orrs	r3, r4
 800587c:	2b00      	cmp	r3, #0
 800587e:	bf0c      	ite	eq
 8005880:	2301      	moveq	r3, #1
 8005882:	2300      	movne	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d056      	beq.n	8005938 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800588a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005892:	f023 030f 	bic.w	r3, r3, #15
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	6811      	ldr	r1, [r2, #0]
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	6892      	ldr	r2, [r2, #8]
 800589e:	430a      	orrs	r2, r1
 80058a0:	431a      	orrs	r2, r3
 80058a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058a4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058a6:	e047      	b.n	8005938 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80058a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058b2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058bc:	d004      	beq.n	80058c8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a23      	ldr	r2, [pc, #140]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d10f      	bne.n	80058e8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80058c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80058cc:	f7ff ff1e 	bl	800570c <LL_ADC_IsEnabled>
 80058d0:	4604      	mov	r4, r0
 80058d2:	481f      	ldr	r0, [pc, #124]	; (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058d4:	f7ff ff1a 	bl	800570c <LL_ADC_IsEnabled>
 80058d8:	4603      	mov	r3, r0
 80058da:	4323      	orrs	r3, r4
 80058dc:	2b00      	cmp	r3, #0
 80058de:	bf0c      	ite	eq
 80058e0:	2301      	moveq	r3, #1
 80058e2:	2300      	movne	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e012      	b.n	800590e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80058e8:	481a      	ldr	r0, [pc, #104]	; (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80058ea:	f7ff ff0f 	bl	800570c <LL_ADC_IsEnabled>
 80058ee:	4604      	mov	r4, r0
 80058f0:	4819      	ldr	r0, [pc, #100]	; (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80058f2:	f7ff ff0b 	bl	800570c <LL_ADC_IsEnabled>
 80058f6:	4603      	mov	r3, r0
 80058f8:	431c      	orrs	r4, r3
 80058fa:	481a      	ldr	r0, [pc, #104]	; (8005964 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80058fc:	f7ff ff06 	bl	800570c <LL_ADC_IsEnabled>
 8005900:	4603      	mov	r3, r0
 8005902:	4323      	orrs	r3, r4
 8005904:	2b00      	cmp	r3, #0
 8005906:	bf0c      	ite	eq
 8005908:	2301      	moveq	r3, #1
 800590a:	2300      	movne	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d012      	beq.n	8005938 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800591a:	f023 030f 	bic.w	r3, r3, #15
 800591e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005920:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005922:	e009      	b.n	8005938 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005928:	f043 0220 	orr.w	r2, r3, #32
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005936:	e000      	b.n	800593a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005938:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005942:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005946:	4618      	mov	r0, r3
 8005948:	3784      	adds	r7, #132	; 0x84
 800594a:	46bd      	mov	sp, r7
 800594c:	bd90      	pop	{r4, r7, pc}
 800594e:	bf00      	nop
 8005950:	50000100 	.word	0x50000100
 8005954:	50000400 	.word	0x50000400
 8005958:	50000500 	.word	0x50000500
 800595c:	50000300 	.word	0x50000300
 8005960:	50000700 	.word	0x50000700
 8005964:	50000600 	.word	0x50000600

08005968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005978:	4b0c      	ldr	r3, [pc, #48]	; (80059ac <__NVIC_SetPriorityGrouping+0x44>)
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005984:	4013      	ands	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800599a:	4a04      	ldr	r2, [pc, #16]	; (80059ac <__NVIC_SetPriorityGrouping+0x44>)
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	60d3      	str	r3, [r2, #12]
}
 80059a0:	bf00      	nop
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	e000ed00 	.word	0xe000ed00

080059b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059b4:	4b04      	ldr	r3, [pc, #16]	; (80059c8 <__NVIC_GetPriorityGrouping+0x18>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	0a1b      	lsrs	r3, r3, #8
 80059ba:	f003 0307 	and.w	r3, r3, #7
}
 80059be:	4618      	mov	r0, r3
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	e000ed00 	.word	0xe000ed00

080059cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	4603      	mov	r3, r0
 80059d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	db0b      	blt.n	80059f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059de:	79fb      	ldrb	r3, [r7, #7]
 80059e0:	f003 021f 	and.w	r2, r3, #31
 80059e4:	4907      	ldr	r1, [pc, #28]	; (8005a04 <__NVIC_EnableIRQ+0x38>)
 80059e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	2001      	movs	r0, #1
 80059ee:	fa00 f202 	lsl.w	r2, r0, r2
 80059f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	e000e100 	.word	0xe000e100

08005a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	6039      	str	r1, [r7, #0]
 8005a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	db0a      	blt.n	8005a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	490c      	ldr	r1, [pc, #48]	; (8005a54 <__NVIC_SetPriority+0x4c>)
 8005a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a26:	0112      	lsls	r2, r2, #4
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a30:	e00a      	b.n	8005a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	b2da      	uxtb	r2, r3
 8005a36:	4908      	ldr	r1, [pc, #32]	; (8005a58 <__NVIC_SetPriority+0x50>)
 8005a38:	79fb      	ldrb	r3, [r7, #7]
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	3b04      	subs	r3, #4
 8005a40:	0112      	lsls	r2, r2, #4
 8005a42:	b2d2      	uxtb	r2, r2
 8005a44:	440b      	add	r3, r1
 8005a46:	761a      	strb	r2, [r3, #24]
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	e000e100 	.word	0xe000e100
 8005a58:	e000ed00 	.word	0xe000ed00

08005a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b089      	sub	sp, #36	; 0x24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f003 0307 	and.w	r3, r3, #7
 8005a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	f1c3 0307 	rsb	r3, r3, #7
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	bf28      	it	cs
 8005a7a:	2304      	movcs	r3, #4
 8005a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	3304      	adds	r3, #4
 8005a82:	2b06      	cmp	r3, #6
 8005a84:	d902      	bls.n	8005a8c <NVIC_EncodePriority+0x30>
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	3b03      	subs	r3, #3
 8005a8a:	e000      	b.n	8005a8e <NVIC_EncodePriority+0x32>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a90:	f04f 32ff 	mov.w	r2, #4294967295
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	43da      	mvns	r2, r3
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	401a      	ands	r2, r3
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8005aae:	43d9      	mvns	r1, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ab4:	4313      	orrs	r3, r2
         );
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3724      	adds	r7, #36	; 0x24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
	...

08005ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ad4:	d301      	bcc.n	8005ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e00f      	b.n	8005afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ada:	4a0a      	ldr	r2, [pc, #40]	; (8005b04 <SysTick_Config+0x40>)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ae2:	210f      	movs	r1, #15
 8005ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae8:	f7ff ff8e 	bl	8005a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005aec:	4b05      	ldr	r3, [pc, #20]	; (8005b04 <SysTick_Config+0x40>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005af2:	4b04      	ldr	r3, [pc, #16]	; (8005b04 <SysTick_Config+0x40>)
 8005af4:	2207      	movs	r2, #7
 8005af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	e000e010 	.word	0xe000e010

08005b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff ff29 	bl	8005968 <__NVIC_SetPriorityGrouping>
}
 8005b16:	bf00      	nop
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}

08005b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b086      	sub	sp, #24
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	4603      	mov	r3, r0
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
 8005b2a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b2c:	f7ff ff40 	bl	80059b0 <__NVIC_GetPriorityGrouping>
 8005b30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	68b9      	ldr	r1, [r7, #8]
 8005b36:	6978      	ldr	r0, [r7, #20]
 8005b38:	f7ff ff90 	bl	8005a5c <NVIC_EncodePriority>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b42:	4611      	mov	r1, r2
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff ff5f 	bl	8005a08 <__NVIC_SetPriority>
}
 8005b4a:	bf00      	nop
 8005b4c:	3718      	adds	r7, #24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b082      	sub	sp, #8
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	4603      	mov	r3, r0
 8005b5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7ff ff33 	bl	80059cc <__NVIC_EnableIRQ>
}
 8005b66:	bf00      	nop
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b082      	sub	sp, #8
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7ff ffa4 	bl	8005ac4 <SysTick_Config>
 8005b7c:	4603      	mov	r3, r0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
	...

08005b88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e08d      	b.n	8005cb6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	4b47      	ldr	r3, [pc, #284]	; (8005cc0 <HAL_DMA_Init+0x138>)
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d80f      	bhi.n	8005bc6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	461a      	mov	r2, r3
 8005bac:	4b45      	ldr	r3, [pc, #276]	; (8005cc4 <HAL_DMA_Init+0x13c>)
 8005bae:	4413      	add	r3, r2
 8005bb0:	4a45      	ldr	r2, [pc, #276]	; (8005cc8 <HAL_DMA_Init+0x140>)
 8005bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb6:	091b      	lsrs	r3, r3, #4
 8005bb8:	009a      	lsls	r2, r3, #2
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a42      	ldr	r2, [pc, #264]	; (8005ccc <HAL_DMA_Init+0x144>)
 8005bc2:	641a      	str	r2, [r3, #64]	; 0x40
 8005bc4:	e00e      	b.n	8005be4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	4b40      	ldr	r3, [pc, #256]	; (8005cd0 <HAL_DMA_Init+0x148>)
 8005bce:	4413      	add	r3, r2
 8005bd0:	4a3d      	ldr	r2, [pc, #244]	; (8005cc8 <HAL_DMA_Init+0x140>)
 8005bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd6:	091b      	lsrs	r3, r3, #4
 8005bd8:	009a      	lsls	r2, r3, #2
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a3c      	ldr	r2, [pc, #240]	; (8005cd4 <HAL_DMA_Init+0x14c>)
 8005be2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bfe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 fa2c 	bl	8006094 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c44:	d102      	bne.n	8005c4c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c54:	b2d2      	uxtb	r2, r2
 8005c56:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005c60:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d010      	beq.n	8005c8c <HAL_DMA_Init+0x104>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d80c      	bhi.n	8005c8c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 fa4c 	bl	8006110 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005c88:	605a      	str	r2, [r3, #4]
 8005c8a:	e008      	b.n	8005c9e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	40020407 	.word	0x40020407
 8005cc4:	bffdfff8 	.word	0xbffdfff8
 8005cc8:	cccccccd 	.word	0xcccccccd
 8005ccc:	40020000 	.word	0x40020000
 8005cd0:	bffdfbf8 	.word	0xbffdfbf8
 8005cd4:	40020400 	.word	0x40020400

08005cd8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
 8005ce4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d101      	bne.n	8005cf8 <HAL_DMA_Start_IT+0x20>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	e066      	b.n	8005dc6 <HAL_DMA_Start_IT+0xee>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d155      	bne.n	8005db8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f022 0201 	bic.w	r2, r2, #1
 8005d28:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 f970 	bl	8006016 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d008      	beq.n	8005d50 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 020e 	orr.w	r2, r2, #14
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e00f      	b.n	8005d70 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0204 	bic.w	r2, r2, #4
 8005d5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 020a 	orr.w	r2, r2, #10
 8005d6e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d007      	beq.n	8005d8e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d8c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d007      	beq.n	8005da6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005da4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0201 	orr.w	r2, r2, #1
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	e005      	b.n	8005dc4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005dc0:	2302      	movs	r3, #2
 8005dc2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3718      	adds	r7, #24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d00d      	beq.n	8005e02 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2204      	movs	r2, #4
 8005dea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	73fb      	strb	r3, [r7, #15]
 8005e00:	e047      	b.n	8005e92 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 020e 	bic.w	r2, r2, #14
 8005e10:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f022 0201 	bic.w	r2, r2, #1
 8005e20:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e36:	f003 021f 	and.w	r2, r3, #31
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	2101      	movs	r1, #1
 8005e40:	fa01 f202 	lsl.w	r2, r1, r2
 8005e44:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005e4e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00c      	beq.n	8005e72 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e66:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005e70:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	4798      	blx	r3
    }
  }
  return status;
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb8:	f003 031f 	and.w	r3, r3, #31
 8005ebc:	2204      	movs	r2, #4
 8005ebe:	409a      	lsls	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d026      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x7a>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d021      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0320 	and.w	r3, r3, #32
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d107      	bne.n	8005ef0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0204 	bic.w	r2, r2, #4
 8005eee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ef4:	f003 021f 	and.w	r2, r3, #31
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efc:	2104      	movs	r1, #4
 8005efe:	fa01 f202 	lsl.w	r2, r1, r2
 8005f02:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d071      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005f14:	e06c      	b.n	8005ff0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f1a:	f003 031f 	and.w	r3, r3, #31
 8005f1e:	2202      	movs	r2, #2
 8005f20:	409a      	lsls	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	4013      	ands	r3, r2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d02e      	beq.n	8005f88 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d029      	beq.n	8005f88 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0320 	and.w	r3, r3, #32
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10b      	bne.n	8005f5a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 020a 	bic.w	r2, r2, #10
 8005f50:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f5e:	f003 021f 	and.w	r2, r3, #31
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f66:	2102      	movs	r1, #2
 8005f68:	fa01 f202 	lsl.w	r2, r1, r2
 8005f6c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d038      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005f86:	e033      	b.n	8005ff0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f8c:	f003 031f 	and.w	r3, r3, #31
 8005f90:	2208      	movs	r2, #8
 8005f92:	409a      	lsls	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4013      	ands	r3, r2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d02a      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	f003 0308 	and.w	r3, r3, #8
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d025      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 020e 	bic.w	r2, r2, #14
 8005fb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fba:	f003 021f 	and.w	r2, r3, #31
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005fc8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d004      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ff0:	bf00      	nop
 8005ff2:	bf00      	nop
}
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b083      	sub	sp, #12
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006008:	b2db      	uxtb	r3, r3
}
 800600a:	4618      	mov	r0, r3
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006016:	b480      	push	{r7}
 8006018:	b085      	sub	sp, #20
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	607a      	str	r2, [r7, #4]
 8006022:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800602c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006032:	2b00      	cmp	r3, #0
 8006034:	d004      	beq.n	8006040 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800603e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006044:	f003 021f 	and.w	r2, r3, #31
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	2101      	movs	r1, #1
 800604e:	fa01 f202 	lsl.w	r2, r1, r2
 8006052:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	2b10      	cmp	r3, #16
 8006062:	d108      	bne.n	8006076 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006074:	e007      	b.n	8006086 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	60da      	str	r2, [r3, #12]
}
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
	...

08006094 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	461a      	mov	r2, r3
 80060a2:	4b16      	ldr	r3, [pc, #88]	; (80060fc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d802      	bhi.n	80060ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80060a8:	4b15      	ldr	r3, [pc, #84]	; (8006100 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e001      	b.n	80060b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80060ae:	4b15      	ldr	r3, [pc, #84]	; (8006104 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80060b0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	3b08      	subs	r3, #8
 80060be:	4a12      	ldr	r2, [pc, #72]	; (8006108 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80060c0:	fba2 2303 	umull	r2, r3, r2, r3
 80060c4:	091b      	lsrs	r3, r3, #4
 80060c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060cc:	089b      	lsrs	r3, r3, #2
 80060ce:	009a      	lsls	r2, r3, #2
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	4413      	add	r3, r2
 80060d4:	461a      	mov	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a0b      	ldr	r2, [pc, #44]	; (800610c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80060de:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f003 031f 	and.w	r3, r3, #31
 80060e6:	2201      	movs	r2, #1
 80060e8:	409a      	lsls	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	651a      	str	r2, [r3, #80]	; 0x50
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40020407 	.word	0x40020407
 8006100:	40020800 	.word	0x40020800
 8006104:	40020820 	.word	0x40020820
 8006108:	cccccccd 	.word	0xcccccccd
 800610c:	40020880 	.word	0x40020880

08006110 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	b2db      	uxtb	r3, r3
 800611e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006124:	4413      	add	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	461a      	mov	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a08      	ldr	r2, [pc, #32]	; (8006154 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006132:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3b01      	subs	r3, #1
 8006138:	f003 031f 	and.w	r3, r3, #31
 800613c:	2201      	movs	r2, #1
 800613e:	409a      	lsls	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006144:	bf00      	nop
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr
 8006150:	1000823f 	.word	0x1000823f
 8006154:	40020940 	.word	0x40020940

08006158 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e147      	b.n	80063fa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d106      	bne.n	8006184 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7fd f968 	bl	8003454 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 0210 	bic.w	r2, r2, #16
 8006192:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006194:	f7fe f860 	bl	8004258 <HAL_GetTick>
 8006198:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800619a:	e012      	b.n	80061c2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800619c:	f7fe f85c 	bl	8004258 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	2b0a      	cmp	r3, #10
 80061a8:	d90b      	bls.n	80061c2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ae:	f043 0201 	orr.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2203      	movs	r2, #3
 80061ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e11b      	b.n	80063fa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	f003 0308 	and.w	r3, r3, #8
 80061cc:	2b08      	cmp	r3, #8
 80061ce:	d0e5      	beq.n	800619c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	699a      	ldr	r2, [r3, #24]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0201 	orr.w	r2, r2, #1
 80061de:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80061e0:	f7fe f83a 	bl	8004258 <HAL_GetTick>
 80061e4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80061e6:	e012      	b.n	800620e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80061e8:	f7fe f836 	bl	8004258 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b0a      	cmp	r3, #10
 80061f4:	d90b      	bls.n	800620e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061fa:	f043 0201 	orr.w	r2, r3, #1
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2203      	movs	r2, #3
 8006206:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e0f5      	b.n	80063fa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	d0e5      	beq.n	80061e8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699a      	ldr	r2, [r3, #24]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0202 	orr.w	r2, r2, #2
 800622a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a74      	ldr	r2, [pc, #464]	; (8006404 <HAL_FDCAN_Init+0x2ac>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d103      	bne.n	800623e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006236:	4a74      	ldr	r2, [pc, #464]	; (8006408 <HAL_FDCAN_Init+0x2b0>)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	7c1b      	ldrb	r3, [r3, #16]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d108      	bne.n	8006258 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	699a      	ldr	r2, [r3, #24]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006254:	619a      	str	r2, [r3, #24]
 8006256:	e007      	b.n	8006268 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	699a      	ldr	r2, [r3, #24]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006266:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	7c5b      	ldrb	r3, [r3, #17]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d108      	bne.n	8006282 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	699a      	ldr	r2, [r3, #24]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800627e:	619a      	str	r2, [r3, #24]
 8006280:	e007      	b.n	8006292 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	699a      	ldr	r2, [r3, #24]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006290:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	7c9b      	ldrb	r3, [r3, #18]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d108      	bne.n	80062ac <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	699a      	ldr	r2, [r3, #24]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062a8:	619a      	str	r2, [r3, #24]
 80062aa:	e007      	b.n	80062bc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699a      	ldr	r2, [r3, #24]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80062ba:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	699a      	ldr	r2, [r3, #24]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80062e0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	691a      	ldr	r2, [r3, #16]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f022 0210 	bic.w	r2, r2, #16
 80062f0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d108      	bne.n	800630c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699a      	ldr	r2, [r3, #24]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f042 0204 	orr.w	r2, r2, #4
 8006308:	619a      	str	r2, [r3, #24]
 800630a:	e02c      	b.n	8006366 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d028      	beq.n	8006366 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	2b02      	cmp	r3, #2
 800631a:	d01c      	beq.n	8006356 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800632a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691a      	ldr	r2, [r3, #16]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0210 	orr.w	r2, r2, #16
 800633a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	2b03      	cmp	r3, #3
 8006342:	d110      	bne.n	8006366 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699a      	ldr	r2, [r3, #24]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0220 	orr.w	r2, r2, #32
 8006352:	619a      	str	r2, [r3, #24]
 8006354:	e007      	b.n	8006366 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	699a      	ldr	r2, [r3, #24]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f042 0220 	orr.w	r2, r2, #32
 8006364:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	3b01      	subs	r3, #1
 800636c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	3b01      	subs	r3, #1
 8006374:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006376:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800637e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	3b01      	subs	r3, #1
 8006388:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800638e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006390:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800639a:	d115      	bne.n	80063c8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a6:	3b01      	subs	r3, #1
 80063a8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80063aa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b0:	3b01      	subs	r3, #1
 80063b2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80063b4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	3b01      	subs	r3, #1
 80063be:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80063c4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80063c6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	430a      	orrs	r2, r1
 80063da:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fbca 	bl	8006b78 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40006400 	.word	0x40006400
 8006408:	40006500 	.word	0x40006500

0800640c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800641e:	b2db      	uxtb	r3, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d12c      	bne.n	800647e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800642c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d007      	beq.n	8006444 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006438:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e023      	b.n	800648c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800644c:	0c1b      	lsrs	r3, r3, #16
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	68b9      	ldr	r1, [r7, #8]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 fbf8 	bl	8006c50 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2101      	movs	r1, #1
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	fa01 f202 	lsl.w	r2, r1, r2
 800646c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006470:	2201      	movs	r2, #1
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	409a      	lsls	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800647a:	2300      	movs	r3, #0
 800647c:	e006      	b.n	800648c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006482:	f043 0208 	orr.w	r2, r3, #8
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
  }
}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006494:	b480      	push	{r7}
 8006496:	b08b      	sub	sp, #44	; 0x2c
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
 80064a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80064ac:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80064ae:	7efb      	ldrb	r3, [r7, #27]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	f040 80e8 	bne.w	8006686 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2b40      	cmp	r3, #64	; 0x40
 80064ba:	d137      	bne.n	800652c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c4:	f003 030f 	and.w	r3, r3, #15
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d107      	bne.n	80064dc <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e0db      	b.n	8006694 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064e4:	0e1b      	lsrs	r3, r3, #24
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d10a      	bne.n	8006504 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064f6:	0a5b      	lsrs	r3, r3, #9
 80064f8:	f003 0301 	and.w	r3, r3, #1
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d101      	bne.n	8006504 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006500:	2301      	movs	r3, #1
 8006502:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800650c:	0a1b      	lsrs	r3, r3, #8
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	69fa      	ldr	r2, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800651c:	69fa      	ldr	r2, [r7, #28]
 800651e:	4613      	mov	r3, r2
 8006520:	00db      	lsls	r3, r3, #3
 8006522:	4413      	add	r3, r2
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	440b      	add	r3, r1
 8006528:	627b      	str	r3, [r7, #36]	; 0x24
 800652a:	e036      	b.n	800659a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006534:	f003 030f 	and.w	r3, r3, #15
 8006538:	2b00      	cmp	r3, #0
 800653a:	d107      	bne.n	800654c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006540:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e0a3      	b.n	8006694 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006554:	0e1b      	lsrs	r3, r3, #24
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b01      	cmp	r3, #1
 800655c:	d10a      	bne.n	8006574 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006566:	0a1b      	lsrs	r3, r3, #8
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b01      	cmp	r3, #1
 800656e:	d101      	bne.n	8006574 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006570:	2301      	movs	r3, #1
 8006572:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800657c:	0a1b      	lsrs	r3, r3, #8
 800657e:	f003 0303 	and.w	r3, r3, #3
 8006582:	69fa      	ldr	r2, [r7, #28]
 8006584:	4413      	add	r3, r2
 8006586:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800658c:	69fa      	ldr	r2, [r7, #28]
 800658e:	4613      	mov	r3, r2
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	4413      	add	r3, r2
 8006594:	00db      	lsls	r3, r3, #3
 8006596:	440b      	add	r3, r1
 8006598:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800659a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d107      	bne.n	80065be <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	0c9b      	lsrs	r3, r3, #18
 80065b4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	e005      	b.n	80065ca <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80065be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80065d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80065e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e4:	3304      	adds	r3, #4
 80065e6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80065f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	0c1b      	lsrs	r3, r3, #16
 80065f8:	f003 020f 	and.w	r2, r3, #15
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800660c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	0e1b      	lsrs	r3, r3, #24
 800661e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	0fda      	lsrs	r2, r3, #31
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006632:	3304      	adds	r3, #4
 8006634:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006638:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800663a:	2300      	movs	r3, #0
 800663c:	623b      	str	r3, [r7, #32]
 800663e:	e00a      	b.n	8006656 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	6a3b      	ldr	r3, [r7, #32]
 8006644:	441a      	add	r2, r3
 8006646:	6839      	ldr	r1, [r7, #0]
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	440b      	add	r3, r1
 800664c:	7812      	ldrb	r2, [r2, #0]
 800664e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	3301      	adds	r3, #1
 8006654:	623b      	str	r3, [r7, #32]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	4a11      	ldr	r2, [pc, #68]	; (80066a0 <HAL_FDCAN_GetRxMessage+0x20c>)
 800665c:	5cd3      	ldrb	r3, [r2, r3]
 800665e:	461a      	mov	r2, r3
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	4293      	cmp	r3, r2
 8006664:	d3ec      	bcc.n	8006640 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2b40      	cmp	r3, #64	; 0x40
 800666a:	d105      	bne.n	8006678 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69fa      	ldr	r2, [r7, #28]
 8006672:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8006676:	e004      	b.n	8006682 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	69fa      	ldr	r2, [r7, #28]
 800667e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	e006      	b.n	8006694 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800668a:	f043 0208 	orr.w	r2, r3, #8
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
  }
}
 8006694:	4618      	mov	r0, r3
 8006696:	372c      	adds	r7, #44	; 0x2c
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	0800d728 	.word	0x0800d728

080066a4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80066b6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80066b8:	7dfb      	ldrb	r3, [r7, #23]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d003      	beq.n	80066c6 <HAL_FDCAN_ActivateNotification+0x22>
 80066be:	7dfb      	ldrb	r3, [r7, #23]
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	f040 80c8 	bne.w	8006856 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066cc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d03b      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d004      	beq.n	80066f6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d031      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d004      	beq.n	800670a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f003 0304 	and.w	r3, r3, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	d027      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006710:	2b00      	cmp	r3, #0
 8006712:	d004      	beq.n	800671e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	f003 0308 	and.w	r3, r3, #8
 800671a:	2b00      	cmp	r3, #0
 800671c:	d01d      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006724:	2b00      	cmp	r3, #0
 8006726:	d004      	beq.n	8006732 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f003 0310 	and.w	r3, r3, #16
 800672e:	2b00      	cmp	r3, #0
 8006730:	d013      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006738:	2b00      	cmp	r3, #0
 800673a:	d004      	beq.n	8006746 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	f003 0320 	and.w	r3, r3, #32
 8006742:	2b00      	cmp	r3, #0
 8006744:	d009      	beq.n	800675a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00c      	beq.n	800676a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006756:	2b00      	cmp	r3, #0
 8006758:	d107      	bne.n	800676a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f042 0201 	orr.w	r2, r2, #1
 8006768:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	f003 0307 	and.w	r3, r3, #7
 8006770:	2b00      	cmp	r3, #0
 8006772:	d004      	beq.n	800677e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	d13b      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006784:	2b00      	cmp	r3, #0
 8006786:	d004      	beq.n	8006792 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d131      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006798:	2b00      	cmp	r3, #0
 800679a:	d004      	beq.n	80067a6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f003 0304 	and.w	r3, r3, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d127      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d004      	beq.n	80067ba <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	f003 0308 	and.w	r3, r3, #8
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d11d      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d004      	beq.n	80067ce <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	f003 0310 	and.w	r3, r3, #16
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d113      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d004      	beq.n	80067e2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f003 0320 	and.w	r3, r3, #32
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d109      	bne.n	80067f6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00c      	beq.n	8006806 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d007      	beq.n	8006806 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f042 0202 	orr.w	r2, r2, #2
 8006804:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680c:	2b00      	cmp	r3, #0
 800680e:	d009      	beq.n	8006824 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	430a      	orrs	r2, r1
 8006820:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682a:	2b00      	cmp	r3, #0
 800682c:	d009      	beq.n	8006842 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	430a      	orrs	r2, r1
 800683e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	430a      	orrs	r2, r1
 8006850:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8006852:	2300      	movs	r3, #0
 8006854:	e006      	b.n	8006864 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800685a:	f043 0202 	orr.w	r2, r3, #2
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
  }
}
 8006864:	4618      	mov	r0, r3
 8006866:	371c      	adds	r7, #28
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08c      	sub	sp, #48	; 0x30
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800687e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006882:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800688a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800688c:	4013      	ands	r3, r2
 800688e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006896:	f003 0307 	and.w	r3, r3, #7
 800689a:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068a4:	4013      	ands	r3, r2
 80068a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068b2:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068bc:	4013      	ands	r3, r2
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068c6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80068ca:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d2:	6a3a      	ldr	r2, [r7, #32]
 80068d4:	4013      	ands	r3, r2
 80068d6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80068e2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ea:	69fa      	ldr	r2, [r7, #28]
 80068ec:	4013      	ands	r3, r2
 80068ee:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068fe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00b      	beq.n	8006922 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d006      	beq.n	8006922 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2240      	movs	r2, #64	; 0x40
 800691a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f90b 	bl	8006b38 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006928:	2b00      	cmp	r3, #0
 800692a:	d019      	beq.n	8006960 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006932:	2b00      	cmp	r3, #0
 8006934:	d014      	beq.n	8006960 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800693e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	4013      	ands	r3, r2
 800694c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006956:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006958:	6939      	ldr	r1, [r7, #16]
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f8cd 	bl	8006afa <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006962:	2b00      	cmp	r3, #0
 8006964:	d007      	beq.n	8006976 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800696c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800696e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f8a2 	bl	8006aba <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006978:	2b00      	cmp	r3, #0
 800697a:	d007      	beq.n	800698c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006982:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006984:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7fb fa9c 	bl	8001ec4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	2b00      	cmp	r3, #0
 8006990:	d007      	beq.n	80069a2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006998:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800699a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7fb fab3 	bl	8001f08 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00c      	beq.n	80069c6 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d007      	beq.n	80069c6 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069be:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f885 	bl	8006ad0 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d018      	beq.n	8006a02 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d013      	beq.n	8006a02 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80069e2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4013      	ands	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2280      	movs	r2, #128	; 0x80
 80069f8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80069fa:	68f9      	ldr	r1, [r7, #12]
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f871 	bl	8006ae4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00c      	beq.n	8006a26 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006a1e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f875 	bl	8006b10 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00c      	beq.n	8006a4a <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d007      	beq.n	8006a4a <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006a42:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 f86d 	bl	8006b24 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00f      	beq.n	8006a74 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006a66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a6c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d007      	beq.n	8006a8a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69fa      	ldr	r2, [r7, #28]
 8006a80:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006a82:	69f9      	ldr	r1, [r7, #28]
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 f86b 	bl	8006b60 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d009      	beq.n	8006aa4 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6a3a      	ldr	r2, [r7, #32]
 8006a96:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d002      	beq.n	8006ab2 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f84d 	bl	8006b4c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006ab2:	bf00      	nop
 8006ab4:	3730      	adds	r7, #48	; 0x30
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006aee:	bf00      	nop
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b083      	sub	sp, #12
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006b40:	bf00      	nop
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006b6a:	bf00      	nop
 8006b6c:	370c      	adds	r7, #12
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
	...

08006b78 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006b80:	4b30      	ldr	r3, [pc, #192]	; (8006c44 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006b82:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a2f      	ldr	r2, [pc, #188]	; (8006c48 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d103      	bne.n	8006b96 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006b94:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a2c      	ldr	r2, [pc, #176]	; (8006c4c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d103      	bne.n	8006ba8 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8006ba6:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bb6:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bbe:	041a      	lsls	r2, r3, #16
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bdc:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be4:	061a      	lsls	r2, r3, #24
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	e005      	b.n	8006c2a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	3304      	adds	r3, #4
 8006c28:	60fb      	str	r3, [r7, #12]
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d3f3      	bcc.n	8006c1e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8006c36:	bf00      	nop
 8006c38:	bf00      	nop
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	4000a400 	.word	0x4000a400
 8006c48:	40006800 	.word	0x40006800
 8006c4c:	40006c00 	.word	0x40006c00

08006c50 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b089      	sub	sp, #36	; 0x24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10a      	bne.n	8006c7c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006c6e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c76:	4313      	orrs	r3, r2
 8006c78:	61fb      	str	r3, [r7, #28]
 8006c7a:	e00a      	b.n	8006c92 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006c84:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006c8a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006c90:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006c9c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006ca2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006ca8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	00db      	lsls	r3, r3, #3
 8006cbe:	4413      	add	r3, r2
 8006cc0:	00db      	lsls	r3, r3, #3
 8006cc2:	440b      	add	r3, r1
 8006cc4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	69fa      	ldr	r2, [r7, #28]
 8006cca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	3304      	adds	r3, #4
 8006cd0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006cde:	2300      	movs	r3, #0
 8006ce0:	617b      	str	r3, [r7, #20]
 8006ce2:	e020      	b.n	8006d26 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	3303      	adds	r3, #3
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	4413      	add	r3, r2
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	3302      	adds	r3, #2
 8006cf4:	6879      	ldr	r1, [r7, #4]
 8006cf6:	440b      	add	r3, r1
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006cfc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	3301      	adds	r3, #1
 8006d02:	6879      	ldr	r1, [r7, #4]
 8006d04:	440b      	add	r3, r1
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006d0a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	440a      	add	r2, r1
 8006d12:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006d14:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	3304      	adds	r3, #4
 8006d24:	617b      	str	r3, [r7, #20]
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	4a06      	ldr	r2, [pc, #24]	; (8006d44 <FDCAN_CopyMessageToRAM+0xf4>)
 8006d2c:	5cd3      	ldrb	r3, [r2, r3]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d3d6      	bcc.n	8006ce4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8006d36:	bf00      	nop
 8006d38:	bf00      	nop
 8006d3a:	3724      	adds	r7, #36	; 0x24
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr
 8006d44:	0800d728 	.word	0x0800d728

08006d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006d56:	e15a      	b.n	800700e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	fa01 f303 	lsl.w	r3, r1, r3
 8006d64:	4013      	ands	r3, r2
 8006d66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 814c 	beq.w	8007008 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f003 0303 	and.w	r3, r3, #3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d005      	beq.n	8006d88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d130      	bne.n	8006dea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	005b      	lsls	r3, r3, #1
 8006d92:	2203      	movs	r2, #3
 8006d94:	fa02 f303 	lsl.w	r3, r2, r3
 8006d98:	43db      	mvns	r3, r3
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	68da      	ldr	r2, [r3, #12]
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	005b      	lsls	r3, r3, #1
 8006da8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dac:	693a      	ldr	r2, [r7, #16]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc6:	43db      	mvns	r3, r3
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	091b      	lsrs	r3, r3, #4
 8006dd4:	f003 0201 	and.w	r2, r3, #1
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	fa02 f303 	lsl.w	r3, r2, r3
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	2b03      	cmp	r3, #3
 8006df4:	d017      	beq.n	8006e26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	2203      	movs	r2, #3
 8006e02:	fa02 f303 	lsl.w	r3, r2, r3
 8006e06:	43db      	mvns	r3, r3
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	689a      	ldr	r2, [r3, #8]
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	693a      	ldr	r2, [r7, #16]
 8006e24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f003 0303 	and.w	r3, r3, #3
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d123      	bne.n	8006e7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	08da      	lsrs	r2, r3, #3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	3208      	adds	r2, #8
 8006e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	220f      	movs	r2, #15
 8006e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4e:	43db      	mvns	r3, r3
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	4013      	ands	r3, r2
 8006e54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	691a      	ldr	r2, [r3, #16]
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f003 0307 	and.w	r3, r3, #7
 8006e60:	009b      	lsls	r3, r3, #2
 8006e62:	fa02 f303 	lsl.w	r3, r2, r3
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	08da      	lsrs	r2, r3, #3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	3208      	adds	r2, #8
 8006e74:	6939      	ldr	r1, [r7, #16]
 8006e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	2203      	movs	r2, #3
 8006e86:	fa02 f303 	lsl.w	r3, r2, r3
 8006e8a:	43db      	mvns	r3, r3
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	f003 0203 	and.w	r2, r3, #3
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	005b      	lsls	r3, r3, #1
 8006e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 80a6 	beq.w	8007008 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ebc:	4b5b      	ldr	r3, [pc, #364]	; (800702c <HAL_GPIO_Init+0x2e4>)
 8006ebe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ec0:	4a5a      	ldr	r2, [pc, #360]	; (800702c <HAL_GPIO_Init+0x2e4>)
 8006ec2:	f043 0301 	orr.w	r3, r3, #1
 8006ec6:	6613      	str	r3, [r2, #96]	; 0x60
 8006ec8:	4b58      	ldr	r3, [pc, #352]	; (800702c <HAL_GPIO_Init+0x2e4>)
 8006eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	60bb      	str	r3, [r7, #8]
 8006ed2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ed4:	4a56      	ldr	r2, [pc, #344]	; (8007030 <HAL_GPIO_Init+0x2e8>)
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	089b      	lsrs	r3, r3, #2
 8006eda:	3302      	adds	r3, #2
 8006edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	f003 0303 	and.w	r3, r3, #3
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	220f      	movs	r2, #15
 8006eec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef0:	43db      	mvns	r3, r3
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006efe:	d01f      	beq.n	8006f40 <HAL_GPIO_Init+0x1f8>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a4c      	ldr	r2, [pc, #304]	; (8007034 <HAL_GPIO_Init+0x2ec>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d019      	beq.n	8006f3c <HAL_GPIO_Init+0x1f4>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a4b      	ldr	r2, [pc, #300]	; (8007038 <HAL_GPIO_Init+0x2f0>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d013      	beq.n	8006f38 <HAL_GPIO_Init+0x1f0>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a4a      	ldr	r2, [pc, #296]	; (800703c <HAL_GPIO_Init+0x2f4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00d      	beq.n	8006f34 <HAL_GPIO_Init+0x1ec>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a49      	ldr	r2, [pc, #292]	; (8007040 <HAL_GPIO_Init+0x2f8>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d007      	beq.n	8006f30 <HAL_GPIO_Init+0x1e8>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a48      	ldr	r2, [pc, #288]	; (8007044 <HAL_GPIO_Init+0x2fc>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d101      	bne.n	8006f2c <HAL_GPIO_Init+0x1e4>
 8006f28:	2305      	movs	r3, #5
 8006f2a:	e00a      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f2c:	2306      	movs	r3, #6
 8006f2e:	e008      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f30:	2304      	movs	r3, #4
 8006f32:	e006      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f34:	2303      	movs	r3, #3
 8006f36:	e004      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f38:	2302      	movs	r3, #2
 8006f3a:	e002      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e000      	b.n	8006f42 <HAL_GPIO_Init+0x1fa>
 8006f40:	2300      	movs	r3, #0
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	f002 0203 	and.w	r2, r2, #3
 8006f48:	0092      	lsls	r2, r2, #2
 8006f4a:	4093      	lsls	r3, r2
 8006f4c:	693a      	ldr	r2, [r7, #16]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f52:	4937      	ldr	r1, [pc, #220]	; (8007030 <HAL_GPIO_Init+0x2e8>)
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	089b      	lsrs	r3, r3, #2
 8006f58:	3302      	adds	r3, #2
 8006f5a:	693a      	ldr	r2, [r7, #16]
 8006f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006f60:	4b39      	ldr	r3, [pc, #228]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	43db      	mvns	r3, r3
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d003      	beq.n	8006f84 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006f84:	4a30      	ldr	r2, [pc, #192]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006f8a:	4b2f      	ldr	r3, [pc, #188]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	43db      	mvns	r3, r3
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	4013      	ands	r3, r2
 8006f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006fae:	4a26      	ldr	r2, [pc, #152]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006fb4:	4b24      	ldr	r3, [pc, #144]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	43db      	mvns	r3, r3
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d003      	beq.n	8006fd8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006fd0:	693a      	ldr	r2, [r7, #16]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006fd8:	4a1b      	ldr	r2, [pc, #108]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006fde:	4b1a      	ldr	r3, [pc, #104]	; (8007048 <HAL_GPIO_Init+0x300>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4013      	ands	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007002:	4a11      	ldr	r2, [pc, #68]	; (8007048 <HAL_GPIO_Init+0x300>)
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	3301      	adds	r3, #1
 800700c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	fa22 f303 	lsr.w	r3, r2, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	f47f ae9d 	bne.w	8006d58 <HAL_GPIO_Init+0x10>
  }
}
 800701e:	bf00      	nop
 8007020:	bf00      	nop
 8007022:	371c      	adds	r7, #28
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	40021000 	.word	0x40021000
 8007030:	40010000 	.word	0x40010000
 8007034:	48000400 	.word	0x48000400
 8007038:	48000800 	.word	0x48000800
 800703c:	48000c00 	.word	0x48000c00
 8007040:	48001000 	.word	0x48001000
 8007044:	48001400 	.word	0x48001400
 8007048:	40010400 	.word	0x40010400

0800704c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	460b      	mov	r3, r1
 8007056:	807b      	strh	r3, [r7, #2]
 8007058:	4613      	mov	r3, r2
 800705a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800705c:	787b      	ldrb	r3, [r7, #1]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007062:	887a      	ldrh	r2, [r7, #2]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007068:	e002      	b.n	8007070 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800706a:	887a      	ldrh	r2, [r7, #2]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e08d      	b.n	80071aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fc faee 	bl	8003684 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2224      	movs	r2, #36	; 0x24
 80070ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0201 	bic.w	r2, r2, #1
 80070be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80070cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d107      	bne.n	80070f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070f2:	609a      	str	r2, [r3, #8]
 80070f4:	e006      	b.n	8007104 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007102:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	2b02      	cmp	r3, #2
 800710a:	d108      	bne.n	800711e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800711a:	605a      	str	r2, [r3, #4]
 800711c:	e007      	b.n	800712e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800712c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	6812      	ldr	r2, [r2, #0]
 8007138:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800713c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007140:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68da      	ldr	r2, [r3, #12]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007150:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	691a      	ldr	r2, [r3, #16]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	430a      	orrs	r2, r1
 800716a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	69d9      	ldr	r1, [r3, #28]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a1a      	ldr	r2, [r3, #32]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f042 0201 	orr.w	r2, r2, #1
 800718a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2220      	movs	r2, #32
 8007196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3708      	adds	r7, #8
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b088      	sub	sp, #32
 80071b8:	af02      	add	r7, sp, #8
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	607a      	str	r2, [r7, #4]
 80071be:	461a      	mov	r2, r3
 80071c0:	460b      	mov	r3, r1
 80071c2:	817b      	strh	r3, [r7, #10]
 80071c4:	4613      	mov	r3, r2
 80071c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b20      	cmp	r3, #32
 80071d2:	f040 80fd 	bne.w	80073d0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d101      	bne.n	80071e4 <HAL_I2C_Master_Transmit+0x30>
 80071e0:	2302      	movs	r3, #2
 80071e2:	e0f6      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80071ec:	f7fd f834 	bl	8004258 <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	2319      	movs	r3, #25
 80071f8:	2201      	movs	r2, #1
 80071fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f002 f868 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e0e1      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2221      	movs	r2, #33	; 0x21
 8007212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2210      	movs	r2, #16
 800721a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	893a      	ldrh	r2, [r7, #8]
 800722e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800723a:	b29b      	uxth	r3, r3
 800723c:	2bff      	cmp	r3, #255	; 0xff
 800723e:	d906      	bls.n	800724e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	22ff      	movs	r2, #255	; 0xff
 8007244:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007246:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800724a:	617b      	str	r3, [r7, #20]
 800724c:	e007      	b.n	800725e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007258:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800725c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007262:	2b00      	cmp	r3, #0
 8007264:	d024      	beq.n	80072b0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	781a      	ldrb	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007276:	1c5a      	adds	r2, r3, #1
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007280:	b29b      	uxth	r3, r3
 8007282:	3b01      	subs	r3, #1
 8007284:	b29a      	uxth	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800728e:	3b01      	subs	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800729a:	b2db      	uxtb	r3, r3
 800729c:	3301      	adds	r3, #1
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	8979      	ldrh	r1, [r7, #10]
 80072a2:	4b4e      	ldr	r3, [pc, #312]	; (80073dc <HAL_I2C_Master_Transmit+0x228>)
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f002 fa63 	bl	8009774 <I2C_TransferConfig>
 80072ae:	e066      	b.n	800737e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	8979      	ldrh	r1, [r7, #10]
 80072b8:	4b48      	ldr	r3, [pc, #288]	; (80073dc <HAL_I2C_Master_Transmit+0x228>)
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f002 fa58 	bl	8009774 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80072c4:	e05b      	b.n	800737e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	6a39      	ldr	r1, [r7, #32]
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f002 f85b 	bl	8009386 <I2C_WaitOnTXISFlagUntilTimeout>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d001      	beq.n	80072da <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e07b      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	781a      	ldrb	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007302:	3b01      	subs	r3, #1
 8007304:	b29a      	uxth	r2, r3
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800730e:	b29b      	uxth	r3, r3
 8007310:	2b00      	cmp	r3, #0
 8007312:	d034      	beq.n	800737e <HAL_I2C_Master_Transmit+0x1ca>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007318:	2b00      	cmp	r3, #0
 800731a:	d130      	bne.n	800737e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	2200      	movs	r2, #0
 8007324:	2180      	movs	r1, #128	; 0x80
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f001 ffd4 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e04d      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800733a:	b29b      	uxth	r3, r3
 800733c:	2bff      	cmp	r3, #255	; 0xff
 800733e:	d90e      	bls.n	800735e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	22ff      	movs	r2, #255	; 0xff
 8007344:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800734a:	b2da      	uxtb	r2, r3
 800734c:	8979      	ldrh	r1, [r7, #10]
 800734e:	2300      	movs	r3, #0
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f002 fa0c 	bl	8009774 <I2C_TransferConfig>
 800735c:	e00f      	b.n	800737e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007362:	b29a      	uxth	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736c:	b2da      	uxtb	r2, r3
 800736e:	8979      	ldrh	r1, [r7, #10]
 8007370:	2300      	movs	r3, #0
 8007372:	9300      	str	r3, [sp, #0]
 8007374:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f002 f9fb 	bl	8009774 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d19e      	bne.n	80072c6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	6a39      	ldr	r1, [r7, #32]
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f002 f841 	bl	8009414 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e01a      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2220      	movs	r2, #32
 80073a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6859      	ldr	r1, [r3, #4]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	4b0c      	ldr	r3, [pc, #48]	; (80073e0 <HAL_I2C_Master_Transmit+0x22c>)
 80073b0:	400b      	ands	r3, r1
 80073b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2220      	movs	r2, #32
 80073b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	e000      	b.n	80073d2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80073d0:	2302      	movs	r3, #2
  }
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	80002000 	.word	0x80002000
 80073e0:	fe00e800 	.word	0xfe00e800

080073e4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b088      	sub	sp, #32
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	607a      	str	r2, [r7, #4]
 80073ee:	461a      	mov	r2, r3
 80073f0:	460b      	mov	r3, r1
 80073f2:	817b      	strh	r3, [r7, #10]
 80073f4:	4613      	mov	r3, r2
 80073f6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b20      	cmp	r3, #32
 8007402:	f040 80db 	bne.w	80075bc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800740c:	2b01      	cmp	r3, #1
 800740e:	d101      	bne.n	8007414 <HAL_I2C_Master_Receive+0x30>
 8007410:	2302      	movs	r3, #2
 8007412:	e0d4      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800741c:	f7fc ff1c 	bl	8004258 <HAL_GetTick>
 8007420:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	2319      	movs	r3, #25
 8007428:	2201      	movs	r2, #1
 800742a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f001 ff50 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e0bf      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2222      	movs	r2, #34	; 0x22
 8007442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2210      	movs	r2, #16
 800744a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	893a      	ldrh	r2, [r7, #8]
 800745e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800746a:	b29b      	uxth	r3, r3
 800746c:	2bff      	cmp	r3, #255	; 0xff
 800746e:	d90e      	bls.n	800748e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	22ff      	movs	r2, #255	; 0xff
 8007474:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800747a:	b2da      	uxtb	r2, r3
 800747c:	8979      	ldrh	r1, [r7, #10]
 800747e:	4b52      	ldr	r3, [pc, #328]	; (80075c8 <HAL_I2C_Master_Receive+0x1e4>)
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f002 f974 	bl	8009774 <I2C_TransferConfig>
 800748c:	e06d      	b.n	800756a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007492:	b29a      	uxth	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800749c:	b2da      	uxtb	r2, r3
 800749e:	8979      	ldrh	r1, [r7, #10]
 80074a0:	4b49      	ldr	r3, [pc, #292]	; (80075c8 <HAL_I2C_Master_Receive+0x1e4>)
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80074a8:	68f8      	ldr	r0, [r7, #12]
 80074aa:	f002 f963 	bl	8009774 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80074ae:	e05c      	b.n	800756a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	6a39      	ldr	r1, [r7, #32]
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f001 fff1 	bl	800949c <I2C_WaitOnRXNEFlagUntilTimeout>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d001      	beq.n	80074c4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e07c      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ce:	b2d2      	uxtb	r2, r2
 80074d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e0:	3b01      	subs	r3, #1
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	3b01      	subs	r3, #1
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d034      	beq.n	800756a <HAL_I2C_Master_Receive+0x186>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007504:	2b00      	cmp	r3, #0
 8007506:	d130      	bne.n	800756a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	2200      	movs	r2, #0
 8007510:	2180      	movs	r1, #128	; 0x80
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f001 fede 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d001      	beq.n	8007522 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e04d      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007526:	b29b      	uxth	r3, r3
 8007528:	2bff      	cmp	r3, #255	; 0xff
 800752a:	d90e      	bls.n	800754a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	22ff      	movs	r2, #255	; 0xff
 8007530:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007536:	b2da      	uxtb	r2, r3
 8007538:	8979      	ldrh	r1, [r7, #10]
 800753a:	2300      	movs	r3, #0
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f002 f916 	bl	8009774 <I2C_TransferConfig>
 8007548:	e00f      	b.n	800756a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754e:	b29a      	uxth	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007558:	b2da      	uxtb	r2, r3
 800755a:	8979      	ldrh	r1, [r7, #10]
 800755c:	2300      	movs	r3, #0
 800755e:	9300      	str	r3, [sp, #0]
 8007560:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f002 f905 	bl	8009774 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756e:	b29b      	uxth	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	d19d      	bne.n	80074b0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	6a39      	ldr	r1, [r7, #32]
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f001 ff4b 	bl	8009414 <I2C_WaitOnSTOPFlagUntilTimeout>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e01a      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2220      	movs	r2, #32
 800758e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	6859      	ldr	r1, [r3, #4]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	4b0c      	ldr	r3, [pc, #48]	; (80075cc <HAL_I2C_Master_Receive+0x1e8>)
 800759c:	400b      	ands	r3, r1
 800759e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2220      	movs	r2, #32
 80075a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80075b8:	2300      	movs	r3, #0
 80075ba:	e000      	b.n	80075be <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80075bc:	2302      	movs	r3, #2
  }
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3718      	adds	r7, #24
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	80002400 	.word	0x80002400
 80075cc:	fe00e800 	.word	0xfe00e800

080075d0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08a      	sub	sp, #40	; 0x28
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	461a      	mov	r2, r3
 80075dc:	460b      	mov	r3, r1
 80075de:	817b      	strh	r3, [r7, #10]
 80075e0:	4613      	mov	r3, r2
 80075e2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b20      	cmp	r3, #32
 80075f2:	f040 80ef 	bne.w	80077d4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007600:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007604:	d101      	bne.n	800760a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8007606:	2302      	movs	r3, #2
 8007608:	e0e5      	b.n	80077d6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <HAL_I2C_Master_Transmit_DMA+0x48>
 8007614:	2302      	movs	r3, #2
 8007616:	e0de      	b.n	80077d6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2221      	movs	r2, #33	; 0x21
 8007624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2210      	movs	r2, #16
 800762c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	893a      	ldrh	r2, [r7, #8]
 8007640:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4a66      	ldr	r2, [pc, #408]	; (80077e0 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8007646:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	4a66      	ldr	r2, [pc, #408]	; (80077e4 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800764c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007652:	b29b      	uxth	r3, r3
 8007654:	2bff      	cmp	r3, #255	; 0xff
 8007656:	d906      	bls.n	8007666 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	22ff      	movs	r2, #255	; 0xff
 800765c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800765e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007662:	61fb      	str	r3, [r7, #28]
 8007664:	e007      	b.n	8007676 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007670:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007674:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800767a:	2b00      	cmp	r3, #0
 800767c:	d01a      	beq.n	80076b4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007682:	781a      	ldrb	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768e:	1c5a      	adds	r2, r3, #1
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	625a      	str	r2, [r3, #36]	; 0x24

      sizetoxfer = hi2c->XferSize;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007698:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800769e:	b29b      	uxth	r3, r3
 80076a0:	3b01      	subs	r3, #1
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076ac:	3b01      	subs	r3, #1
 80076ae:	b29a      	uxth	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    if (hi2c->XferSize > 0U)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d074      	beq.n	80077a6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d022      	beq.n	800770a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c8:	4a47      	ldr	r2, [pc, #284]	; (80077e8 <HAL_I2C_Master_Transmit_DMA+0x218>)
 80076ca:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d0:	4a46      	ldr	r2, [pc, #280]	; (80077ec <HAL_I2C_Master_Transmit_DMA+0x21c>)
 80076d2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d8:	2200      	movs	r2, #0
 80076da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e0:	2200      	movs	r2, #0
 80076e2:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3328      	adds	r3, #40	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80076f4:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80076fa:	f7fe faed 	bl	8005cd8 <HAL_DMA_Start_IT>
 80076fe:	4603      	mov	r3, r0
 8007700:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007702:	7dfb      	ldrb	r3, [r7, #23]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d13a      	bne.n	800777e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8007708:	e013      	b.n	8007732 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2220      	movs	r2, #32
 800770e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800771e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e051      	b.n	80077d6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007736:	b2db      	uxtb	r3, r3
 8007738:	3301      	adds	r3, #1
 800773a:	b2da      	uxtb	r2, r3
 800773c:	8979      	ldrh	r1, [r7, #10]
 800773e:	4b2c      	ldr	r3, [pc, #176]	; (80077f0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f002 f815 	bl	8009774 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	b29a      	uxth	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007764:	2110      	movs	r1, #16
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f002 f836 	bl	80097d8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	e028      	b.n	80077d0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2220      	movs	r2, #32
 8007782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007792:	f043 0210 	orr.w	r2, r3, #16
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e017      	b.n	80077d6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4a12      	ldr	r2, [pc, #72]	; (80077f4 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80077aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	8979      	ldrh	r1, [r7, #10]
 80077b2:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f001 ffda 	bl	8009774 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80077c8:	2101      	movs	r1, #1
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f002 f804 	bl	80097d8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	e000      	b.n	80077d6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 80077d4:	2302      	movs	r3, #2
  }
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3720      	adds	r7, #32
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	ffff0000 	.word	0xffff0000
 80077e4:	08008111 	.word	0x08008111
 80077e8:	0800913f 	.word	0x0800913f
 80077ec:	0800926b 	.word	0x0800926b
 80077f0:	80002000 	.word	0x80002000
 80077f4:	08007cd1 	.word	0x08007cd1

080077f8 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b088      	sub	sp, #32
 80077fc:	af02      	add	r7, sp, #8
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	607a      	str	r2, [r7, #4]
 8007802:	461a      	mov	r2, r3
 8007804:	460b      	mov	r3, r1
 8007806:	817b      	strh	r3, [r7, #10]
 8007808:	4613      	mov	r3, r2
 800780a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b20      	cmp	r3, #32
 8007816:	f040 80cd 	bne.w	80079b4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	699b      	ldr	r3, [r3, #24]
 8007820:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007824:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007828:	d101      	bne.n	800782e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800782a:	2302      	movs	r3, #2
 800782c:	e0c3      	b.n	80079b6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007834:	2b01      	cmp	r3, #1
 8007836:	d101      	bne.n	800783c <HAL_I2C_Master_Receive_DMA+0x44>
 8007838:	2302      	movs	r3, #2
 800783a:	e0bc      	b.n	80079b6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2222      	movs	r2, #34	; 0x22
 8007848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2210      	movs	r2, #16
 8007850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	893a      	ldrh	r2, [r7, #8]
 8007864:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4a55      	ldr	r2, [pc, #340]	; (80079c0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800786a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	4a55      	ldr	r2, [pc, #340]	; (80079c4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8007870:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007876:	b29b      	uxth	r3, r3
 8007878:	2bff      	cmp	r3, #255	; 0xff
 800787a:	d906      	bls.n	800788a <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	22ff      	movs	r2, #255	; 0xff
 8007880:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007882:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007886:	617b      	str	r3, [r7, #20]
 8007888:	e007      	b.n	800789a <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800788e:	b29a      	uxth	r2, r3
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007894:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007898:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d070      	beq.n	8007984 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d020      	beq.n	80078ec <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ae:	4a46      	ldr	r2, [pc, #280]	; (80079c8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80078b0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078b6:	4a45      	ldr	r2, [pc, #276]	; (80079cc <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80078b8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078be:	2200      	movs	r2, #0
 80078c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078c6:	2200      	movs	r2, #0
 80078c8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3324      	adds	r3, #36	; 0x24
 80078d4:	4619      	mov	r1, r3
 80078d6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80078dc:	f7fe f9fc 	bl	8005cd8 <HAL_DMA_Start_IT>
 80078e0:	4603      	mov	r3, r0
 80078e2:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80078e4:	7cfb      	ldrb	r3, [r7, #19]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d138      	bne.n	800795c <HAL_I2C_Master_Receive_DMA+0x164>
 80078ea:	e013      	b.n	8007914 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007900:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e050      	b.n	80079b6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007918:	b2da      	uxtb	r2, r3
 800791a:	8979      	ldrh	r1, [r7, #10]
 800791c:	4b2c      	ldr	r3, [pc, #176]	; (80079d0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800791e:	9300      	str	r3, [sp, #0]
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f001 ff26 	bl	8009774 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800792c:	b29a      	uxth	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	b29a      	uxth	r2, r3
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007942:	2110      	movs	r1, #16
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f001 ff47 	bl	80097d8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	e029      	b.n	80079b0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2220      	movs	r2, #32
 8007960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007970:	f043 0210 	orr.w	r2, r3, #16
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e018      	b.n	80079b6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	4a13      	ldr	r2, [pc, #76]	; (80079d4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8007988:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800798e:	b2da      	uxtb	r2, r3
 8007990:	8979      	ldrh	r1, [r7, #10]
 8007992:	4b0f      	ldr	r3, [pc, #60]	; (80079d0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f001 feea 	bl	8009774 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80079a8:	2102      	movs	r1, #2
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f001 ff14 	bl	80097d8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80079b0:	2300      	movs	r3, #0
 80079b2:	e000      	b.n	80079b6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80079b4:	2302      	movs	r3, #2
  }
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3718      	adds	r7, #24
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	ffff0000 	.word	0xffff0000
 80079c4:	08008111 	.word	0x08008111
 80079c8:	080091d5 	.word	0x080091d5
 80079cc:	0800926b 	.word	0x0800926b
 80079d0:	80002400 	.word	0x80002400
 80079d4:	08007cd1 	.word	0x08007cd1

080079d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b088      	sub	sp, #32
 80079dc:	af02      	add	r7, sp, #8
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	4608      	mov	r0, r1
 80079e2:	4611      	mov	r1, r2
 80079e4:	461a      	mov	r2, r3
 80079e6:	4603      	mov	r3, r0
 80079e8:	817b      	strh	r3, [r7, #10]
 80079ea:	460b      	mov	r3, r1
 80079ec:	813b      	strh	r3, [r7, #8]
 80079ee:	4613      	mov	r3, r2
 80079f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	2b20      	cmp	r3, #32
 80079fc:	f040 80f9 	bne.w	8007bf2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a00:	6a3b      	ldr	r3, [r7, #32]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d002      	beq.n	8007a0c <HAL_I2C_Mem_Write+0x34>
 8007a06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d105      	bne.n	8007a18 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a12:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e0ed      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d101      	bne.n	8007a26 <HAL_I2C_Mem_Write+0x4e>
 8007a22:	2302      	movs	r3, #2
 8007a24:	e0e6      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a2e:	f7fc fc13 	bl	8004258 <HAL_GetTick>
 8007a32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	2319      	movs	r3, #25
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f001 fc47 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d001      	beq.n	8007a50 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e0d1      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2221      	movs	r2, #33	; 0x21
 8007a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2240      	movs	r2, #64	; 0x40
 8007a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a3a      	ldr	r2, [r7, #32]
 8007a6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a78:	88f8      	ldrh	r0, [r7, #6]
 8007a7a:	893a      	ldrh	r2, [r7, #8]
 8007a7c:	8979      	ldrh	r1, [r7, #10]
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	9301      	str	r3, [sp, #4]
 8007a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	4603      	mov	r3, r0
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 fe2b 	bl	80086e4 <I2C_RequestMemoryWrite>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d005      	beq.n	8007aa0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e0a9      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	2bff      	cmp	r3, #255	; 0xff
 8007aa8:	d90e      	bls.n	8007ac8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	22ff      	movs	r2, #255	; 0xff
 8007aae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	8979      	ldrh	r1, [r7, #10]
 8007ab8:	2300      	movs	r3, #0
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f001 fe57 	bl	8009774 <I2C_TransferConfig>
 8007ac6:	e00f      	b.n	8007ae8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	8979      	ldrh	r1, [r7, #10]
 8007ada:	2300      	movs	r3, #0
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	f001 fe46 	bl	8009774 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f001 fc4a 	bl	8009386 <I2C_WaitOnTXISFlagUntilTimeout>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e07b      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	781a      	ldrb	r2, [r3, #0]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0c:	1c5a      	adds	r2, r3, #1
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b24:	3b01      	subs	r3, #1
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d034      	beq.n	8007ba0 <HAL_I2C_Mem_Write+0x1c8>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d130      	bne.n	8007ba0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b44:	2200      	movs	r2, #0
 8007b46:	2180      	movs	r1, #128	; 0x80
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f001 fbc3 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d001      	beq.n	8007b58 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e04d      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	2bff      	cmp	r3, #255	; 0xff
 8007b60:	d90e      	bls.n	8007b80 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	22ff      	movs	r2, #255	; 0xff
 8007b66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b6c:	b2da      	uxtb	r2, r3
 8007b6e:	8979      	ldrh	r1, [r7, #10]
 8007b70:	2300      	movs	r3, #0
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f001 fdfb 	bl	8009774 <I2C_TransferConfig>
 8007b7e:	e00f      	b.n	8007ba0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b8e:	b2da      	uxtb	r2, r3
 8007b90:	8979      	ldrh	r1, [r7, #10]
 8007b92:	2300      	movs	r3, #0
 8007b94:	9300      	str	r3, [sp, #0]
 8007b96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f001 fdea 	bl	8009774 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d19e      	bne.n	8007ae8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f001 fc30 	bl	8009414 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d001      	beq.n	8007bbe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e01a      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2220      	movs	r2, #32
 8007bc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6859      	ldr	r1, [r3, #4]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <HAL_I2C_Mem_Write+0x224>)
 8007bd2:	400b      	ands	r3, r1
 8007bd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2200      	movs	r2, #0
 8007bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	e000      	b.n	8007bf4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007bf2:	2302      	movs	r3, #2
  }
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3718      	adds	r7, #24
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	fe00e800 	.word	0xfe00e800

08007c00 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007c1c:	bf00      	nop
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	460b      	mov	r3, r1
 8007c5a:	70fb      	strb	r3, [r7, #3]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007c9c:	bf00      	nop
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007cc4:	bf00      	nop
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b088      	sub	sp, #32
 8007cd4:	af02      	add	r7, sp, #8
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d101      	bne.n	8007cee <I2C_Master_ISR_IT+0x1e>
 8007cea:	2302      	movs	r3, #2
 8007cec:	e113      	b.n	8007f16 <I2C_Master_ISR_IT+0x246>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f003 0310 	and.w	r3, r3, #16
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d012      	beq.n	8007d26 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00d      	beq.n	8007d26 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2210      	movs	r2, #16
 8007d10:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d16:	f043 0204 	orr.w	r2, r3, #4
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f001 f9e9 	bl	80090f6 <I2C_Flush_TXDR>
 8007d24:	e0e4      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d022      	beq.n	8007d76 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d01d      	beq.n	8007d76 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	f023 0304 	bic.w	r3, r3, #4
 8007d40:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d4c:	b2d2      	uxtb	r2, r2
 8007d4e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	b29a      	uxth	r2, r3
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d74:	e0bc      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d128      	bne.n	8007dd2 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d023      	beq.n	8007dd2 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d01e      	beq.n	8007dd2 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 80a8 	beq.w	8007ef0 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	781a      	ldrb	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db0:	1c5a      	adds	r2, r3, #1
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8007dd0:	e08e      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d05c      	beq.n	8007e96 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d057      	beq.n	8007e96 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d040      	beq.n	8007e72 <I2C_Master_ISR_IT+0x1a2>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d13c      	bne.n	8007e72 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e04:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2bff      	cmp	r3, #255	; 0xff
 8007e0e:	d90e      	bls.n	8007e2e <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	22ff      	movs	r2, #255	; 0xff
 8007e14:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e1a:	b2da      	uxtb	r2, r3
 8007e1c:	8a79      	ldrh	r1, [r7, #18]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	9300      	str	r3, [sp, #0]
 8007e22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f001 fca4 	bl	8009774 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e2c:	e032      	b.n	8007e94 <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e40:	d00b      	beq.n	8007e5a <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e46:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007e4c:	8a79      	ldrh	r1, [r7, #18]
 8007e4e:	2000      	movs	r0, #0
 8007e50:	9000      	str	r0, [sp, #0]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f001 fc8e 	bl	8009774 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e58:	e01c      	b.n	8007e94 <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	8a79      	ldrh	r1, [r7, #18]
 8007e62:	2300      	movs	r3, #0
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f001 fc82 	bl	8009774 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e70:	e010      	b.n	8007e94 <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e80:	d003      	beq.n	8007e8a <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 fd06 	bl	8008894 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007e88:	e032      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007e8a:	2140      	movs	r1, #64	; 0x40
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f001 f81b 	bl	8008ec8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007e92:	e02d      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
 8007e94:	e02c      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d027      	beq.n	8007ef0 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d022      	beq.n	8007ef0 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d119      	bne.n	8007ee8 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ebe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007ec2:	d015      	beq.n	8007ef0 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ecc:	d108      	bne.n	8007ee0 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	685a      	ldr	r2, [r3, #4]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007edc:	605a      	str	r2, [r3, #4]
 8007ede:	e007      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f000 fcd7 	bl	8008894 <I2C_ITMasterSeqCplt>
 8007ee6:	e003      	b.n	8007ef0 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007ee8:	2140      	movs	r1, #64	; 0x40
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f000 ffec 	bl	8008ec8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f003 0320 	and.w	r3, r3, #32
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d008      	beq.n	8007f0c <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d003      	beq.n	8007f0c <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8007f04:	6979      	ldr	r1, [r7, #20]
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f000 fd5e 	bl	80089c8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b086      	sub	sp, #24
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	60f8      	str	r0, [r7, #12]
 8007f26:	60b9      	str	r1, [r7, #8]
 8007f28:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d101      	bne.n	8007f42 <I2C_Slave_ISR_IT+0x24>
 8007f3e:	2302      	movs	r3, #2
 8007f40:	e0e2      	b.n	8008108 <I2C_Slave_ISR_IT+0x1ea>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2201      	movs	r2, #1
 8007f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	f003 0320 	and.w	r3, r3, #32
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d009      	beq.n	8007f68 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d004      	beq.n	8007f68 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007f5e:	6939      	ldr	r1, [r7, #16]
 8007f60:	68f8      	ldr	r0, [r7, #12]
 8007f62:	f000 fdf9 	bl	8008b58 <I2C_ITSlaveCplt>
 8007f66:	e0ca      	b.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f003 0310 	and.w	r3, r3, #16
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d04b      	beq.n	800800a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d046      	beq.n	800800a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d128      	bne.n	8007fd8 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b28      	cmp	r3, #40	; 0x28
 8007f90:	d108      	bne.n	8007fa4 <I2C_Slave_ISR_IT+0x86>
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f98:	d104      	bne.n	8007fa4 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007f9a:	6939      	ldr	r1, [r7, #16]
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 ff3f 	bl	8008e20 <I2C_ITListenCplt>
 8007fa2:	e031      	b.n	8008008 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	2b29      	cmp	r3, #41	; 0x29
 8007fae:	d10e      	bne.n	8007fce <I2C_Slave_ISR_IT+0xb0>
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007fb6:	d00a      	beq.n	8007fce <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2210      	movs	r2, #16
 8007fbe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f001 f898 	bl	80090f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007fc6:	68f8      	ldr	r0, [r7, #12]
 8007fc8:	f000 fca1 	bl	800890e <I2C_ITSlaveSeqCplt>
 8007fcc:	e01c      	b.n	8008008 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2210      	movs	r2, #16
 8007fd4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007fd6:	e08f      	b.n	80080f8 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2210      	movs	r2, #16
 8007fde:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe4:	f043 0204 	orr.w	r2, r3, #4
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <I2C_Slave_ISR_IT+0xdc>
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ff8:	d17e      	bne.n	80080f8 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ffe:	4619      	mov	r1, r3
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 ff61 	bl	8008ec8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008006:	e077      	b.n	80080f8 <I2C_Slave_ISR_IT+0x1da>
 8008008:	e076      	b.n	80080f8 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	f003 0304 	and.w	r3, r3, #4
 8008010:	2b00      	cmp	r3, #0
 8008012:	d02f      	beq.n	8008074 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800801a:	2b00      	cmp	r3, #0
 800801c:	d02a      	beq.n	8008074 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008022:	b29b      	uxth	r3, r3
 8008024:	2b00      	cmp	r3, #0
 8008026:	d018      	beq.n	800805a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008032:	b2d2      	uxtb	r2, r2
 8008034:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008044:	3b01      	subs	r3, #1
 8008046:	b29a      	uxth	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008050:	b29b      	uxth	r3, r3
 8008052:	3b01      	subs	r3, #1
 8008054:	b29a      	uxth	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800805e:	b29b      	uxth	r3, r3
 8008060:	2b00      	cmp	r3, #0
 8008062:	d14b      	bne.n	80080fc <I2C_Slave_ISR_IT+0x1de>
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800806a:	d047      	beq.n	80080fc <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f000 fc4e 	bl	800890e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008072:	e043      	b.n	80080fc <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d009      	beq.n	8008092 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008084:	2b00      	cmp	r3, #0
 8008086:	d004      	beq.n	8008092 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008088:	6939      	ldr	r1, [r7, #16]
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f000 fb7e 	bl	800878c <I2C_ITAddrCplt>
 8008090:	e035      	b.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	f003 0302 	and.w	r3, r3, #2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d030      	beq.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d02b      	beq.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d018      	beq.n	80080e2 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b4:	781a      	ldrb	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c0:	1c5a      	adds	r2, r3, #1
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	3b01      	subs	r3, #1
 80080ce:	b29a      	uxth	r2, r3
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080d8:	3b01      	subs	r3, #1
 80080da:	b29a      	uxth	r2, r3
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	851a      	strh	r2, [r3, #40]	; 0x28
 80080e0:	e00d      	b.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80080e8:	d002      	beq.n	80080f0 <I2C_Slave_ISR_IT+0x1d2>
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d106      	bne.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f000 fc0c 	bl	800890e <I2C_ITSlaveSeqCplt>
 80080f6:	e002      	b.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80080f8:	bf00      	nop
 80080fa:	e000      	b.n	80080fe <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80080fc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3718      	adds	r7, #24
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b088      	sub	sp, #32
 8008114:	af02      	add	r7, sp, #8
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008122:	2b01      	cmp	r3, #1
 8008124:	d101      	bne.n	800812a <I2C_Master_ISR_DMA+0x1a>
 8008126:	2302      	movs	r3, #2
 8008128:	e0d9      	b.n	80082de <I2C_Master_ISR_DMA+0x1ce>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f003 0310 	and.w	r3, r3, #16
 8008138:	2b00      	cmp	r3, #0
 800813a:	d016      	beq.n	800816a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008142:	2b00      	cmp	r3, #0
 8008144:	d011      	beq.n	800816a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2210      	movs	r2, #16
 800814c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008152:	f043 0204 	orr.w	r2, r3, #4
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800815a:	2120      	movs	r1, #32
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f001 fb3b 	bl	80097d8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008162:	68f8      	ldr	r0, [r7, #12]
 8008164:	f000 ffc7 	bl	80090f6 <I2C_Flush_TXDR>
 8008168:	e0b4      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008170:	2b00      	cmp	r3, #0
 8008172:	d071      	beq.n	8008258 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800817a:	2b00      	cmp	r3, #0
 800817c:	d06c      	beq.n	8008258 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800818c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008192:	b29b      	uxth	r3, r3
 8008194:	2b00      	cmp	r3, #0
 8008196:	d04e      	beq.n	8008236 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	b29b      	uxth	r3, r3
 80081a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081a4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	2bff      	cmp	r3, #255	; 0xff
 80081ae:	d906      	bls.n	80081be <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	22ff      	movs	r2, #255	; 0xff
 80081b4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80081b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80081ba:	617b      	str	r3, [r7, #20]
 80081bc:	e010      	b.n	80081e0 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80081d0:	d003      	beq.n	80081da <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e002      	b.n	80081e0 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80081da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081de:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081e4:	b2da      	uxtb	r2, r3
 80081e6:	8a79      	ldrh	r1, [r7, #18]
 80081e8:	2300      	movs	r3, #0
 80081ea:	9300      	str	r3, [sp, #0]
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f001 fac0 	bl	8009774 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081f8:	b29a      	uxth	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	b29a      	uxth	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b22      	cmp	r3, #34	; 0x22
 8008210:	d108      	bne.n	8008224 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008220:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008222:	e057      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008232:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008234:	e04e      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008240:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008244:	d003      	beq.n	800824e <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f000 fb24 	bl	8008894 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800824c:	e042      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800824e:	2140      	movs	r1, #64	; 0x40
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 fe39 	bl	8008ec8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008256:	e03d      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825e:	2b00      	cmp	r3, #0
 8008260:	d028      	beq.n	80082b4 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008268:	2b00      	cmp	r3, #0
 800826a:	d023      	beq.n	80082b4 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d119      	bne.n	80082aa <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008280:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008284:	d025      	beq.n	80082d2 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800828e:	d108      	bne.n	80082a2 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800829e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80082a0:	e017      	b.n	80082d2 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f000 faf6 	bl	8008894 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80082a8:	e013      	b.n	80082d2 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80082aa:	2140      	movs	r1, #64	; 0x40
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f000 fe0b 	bl	8008ec8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80082b2:	e00e      	b.n	80082d2 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 0320 	and.w	r3, r3, #32
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00a      	beq.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d005      	beq.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80082c8:	68b9      	ldr	r1, [r7, #8]
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 fb7c 	bl	80089c8 <I2C_ITMasterCplt>
 80082d0:	e000      	b.n	80082d4 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80082d2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3718      	adds	r7, #24
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
	...

080082e8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af02      	add	r7, sp, #8
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80082f4:	4b8d      	ldr	r3, [pc, #564]	; (800852c <I2C_Mem_ISR_DMA+0x244>)
 80082f6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <I2C_Mem_ISR_DMA+0x1e>
 8008302:	2302      	movs	r3, #2
 8008304:	e10e      	b.n	8008524 <I2C_Mem_ISR_DMA+0x23c>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	f003 0310 	and.w	r3, r3, #16
 8008314:	2b00      	cmp	r3, #0
 8008316:	d016      	beq.n	8008346 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800831e:	2b00      	cmp	r3, #0
 8008320:	d011      	beq.n	8008346 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2210      	movs	r2, #16
 8008328:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800832e:	f043 0204 	orr.w	r2, r3, #4
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008336:	2120      	movs	r1, #32
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f001 fa4d 	bl	80097d8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 fed9 	bl	80090f6 <I2C_Flush_TXDR>
 8008344:	e0e9      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	f003 0302 	and.w	r3, r3, #2
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00e      	beq.n	800836e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008356:	2b00      	cmp	r3, #0
 8008358:	d009      	beq.n	800836e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68fa      	ldr	r2, [r7, #12]
 8008360:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008362:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f04f 32ff 	mov.w	r2, #4294967295
 800836a:	651a      	str	r2, [r3, #80]	; 0x50
 800836c:	e0d5      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008374:	2b00      	cmp	r3, #0
 8008376:	d05f      	beq.n	8008438 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800837e:	2b00      	cmp	r3, #0
 8008380:	d05a      	beq.n	8008438 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008382:	2101      	movs	r1, #1
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f001 faab 	bl	80098e0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800838a:	2110      	movs	r1, #16
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f001 fa23 	bl	80097d8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008396:	b29b      	uxth	r3, r3
 8008398:	2b00      	cmp	r3, #0
 800839a:	d048      	beq.n	800842e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	2bff      	cmp	r3, #255	; 0xff
 80083a4:	d910      	bls.n	80083c8 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	22ff      	movs	r2, #255	; 0xff
 80083aa:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083b0:	b299      	uxth	r1, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083b6:	b2da      	uxtb	r2, r3
 80083b8:	2300      	movs	r3, #0
 80083ba:	9300      	str	r3, [sp, #0]
 80083bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f001 f9d7 	bl	8009774 <I2C_TransferConfig>
 80083c6:	e011      	b.n	80083ec <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083cc:	b29a      	uxth	r2, r3
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083d6:	b299      	uxth	r1, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	2300      	movs	r3, #0
 80083e0:	9300      	str	r3, [sp, #0]
 80083e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f001 f9c4 	bl	8009774 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083f0:	b29a      	uxth	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	b29a      	uxth	r2, r3
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008404:	b2db      	uxtb	r3, r3
 8008406:	2b22      	cmp	r3, #34	; 0x22
 8008408:	d108      	bne.n	800841c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008418:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800841a:	e07e      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	681a      	ldr	r2, [r3, #0]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800842a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800842c:	e075      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800842e:	2140      	movs	r1, #64	; 0x40
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f000 fd49 	bl	8008ec8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008436:	e070      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800843e:	2b00      	cmp	r3, #0
 8008440:	d05d      	beq.n	80084fe <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008448:	2b00      	cmp	r3, #0
 800844a:	d058      	beq.n	80084fe <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800844c:	2101      	movs	r1, #1
 800844e:	68f8      	ldr	r0, [r7, #12]
 8008450:	f001 fa46 	bl	80098e0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008454:	2110      	movs	r1, #16
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f001 f9be 	bl	80097d8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b22      	cmp	r3, #34	; 0x22
 8008466:	d101      	bne.n	800846c <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8008468:	4b31      	ldr	r3, [pc, #196]	; (8008530 <I2C_Mem_ISR_DMA+0x248>)
 800846a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008470:	b29b      	uxth	r3, r3
 8008472:	2bff      	cmp	r3, #255	; 0xff
 8008474:	d910      	bls.n	8008498 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	22ff      	movs	r2, #255	; 0xff
 800847a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008480:	b299      	uxth	r1, r3
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008486:	b2da      	uxtb	r2, r3
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	9300      	str	r3, [sp, #0]
 800848c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	f001 f96f 	bl	8009774 <I2C_TransferConfig>
 8008496:	e011      	b.n	80084bc <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800849c:	b29a      	uxth	r2, r3
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084a6:	b299      	uxth	r1, r3
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084ac:	b2da      	uxtb	r2, r3
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f001 f95c 	bl	8009774 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084c0:	b29a      	uxth	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084c6:	1ad3      	subs	r3, r2, r3
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b22      	cmp	r3, #34	; 0x22
 80084d8:	d108      	bne.n	80084ec <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084e8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80084ea:	e016      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80084fa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80084fc:	e00d      	b.n	800851a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	f003 0320 	and.w	r3, r3, #32
 8008504:	2b00      	cmp	r3, #0
 8008506:	d008      	beq.n	800851a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008512:	68b9      	ldr	r1, [r7, #8]
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f000 fa57 	bl	80089c8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008522:	2300      	movs	r3, #0
}
 8008524:	4618      	mov	r0, r3
 8008526:	3718      	adds	r7, #24
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	80002000 	.word	0x80002000
 8008530:	80002400 	.word	0x80002400

08008534 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008544:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008546:	2300      	movs	r3, #0
 8008548:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008550:	2b01      	cmp	r3, #1
 8008552:	d101      	bne.n	8008558 <I2C_Slave_ISR_DMA+0x24>
 8008554:	2302      	movs	r3, #2
 8008556:	e0c0      	b.n	80086da <I2C_Slave_ISR_DMA+0x1a6>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	f003 0320 	and.w	r3, r3, #32
 8008566:	2b00      	cmp	r3, #0
 8008568:	d009      	beq.n	800857e <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008570:	2b00      	cmp	r3, #0
 8008572:	d004      	beq.n	800857e <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008574:	68b9      	ldr	r1, [r7, #8]
 8008576:	68f8      	ldr	r0, [r7, #12]
 8008578:	f000 faee 	bl	8008b58 <I2C_ITSlaveCplt>
 800857c:	e0a8      	b.n	80086d0 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	f003 0310 	and.w	r3, r3, #16
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 8095 	beq.w	80086b4 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 808f 	beq.w	80086b4 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800859c:	2b00      	cmp	r3, #0
 800859e:	d104      	bne.n	80085aa <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d07d      	beq.n	80086a6 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00c      	beq.n	80085cc <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d007      	beq.n	80085cc <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 80085c8:	2301      	movs	r3, #1
 80085ca:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00c      	beq.n	80085ee <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d101      	bne.n	80085ee <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 80085ea:	2301      	movs	r3, #1
 80085ec:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d128      	bne.n	8008646 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b28      	cmp	r3, #40	; 0x28
 80085fe:	d108      	bne.n	8008612 <I2C_Slave_ISR_DMA+0xde>
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008606:	d104      	bne.n	8008612 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008608:	68b9      	ldr	r1, [r7, #8]
 800860a:	68f8      	ldr	r0, [r7, #12]
 800860c:	f000 fc08 	bl	8008e20 <I2C_ITListenCplt>
 8008610:	e048      	b.n	80086a4 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b29      	cmp	r3, #41	; 0x29
 800861c:	d10e      	bne.n	800863c <I2C_Slave_ISR_DMA+0x108>
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008624:	d00a      	beq.n	800863c <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2210      	movs	r2, #16
 800862c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	f000 fd61 	bl	80090f6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 f96a 	bl	800890e <I2C_ITSlaveSeqCplt>
 800863a:	e033      	b.n	80086a4 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2210      	movs	r2, #16
 8008642:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008644:	e034      	b.n	80086b0 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2210      	movs	r2, #16
 800864c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008652:	f043 0204 	orr.w	r2, r3, #4
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008660:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d003      	beq.n	8008670 <I2C_Slave_ISR_DMA+0x13c>
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800866e:	d11f      	bne.n	80086b0 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008670:	7dfb      	ldrb	r3, [r7, #23]
 8008672:	2b21      	cmp	r3, #33	; 0x21
 8008674:	d002      	beq.n	800867c <I2C_Slave_ISR_DMA+0x148>
 8008676:	7dfb      	ldrb	r3, [r7, #23]
 8008678:	2b29      	cmp	r3, #41	; 0x29
 800867a:	d103      	bne.n	8008684 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2221      	movs	r2, #33	; 0x21
 8008680:	631a      	str	r2, [r3, #48]	; 0x30
 8008682:	e008      	b.n	8008696 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008684:	7dfb      	ldrb	r3, [r7, #23]
 8008686:	2b22      	cmp	r3, #34	; 0x22
 8008688:	d002      	beq.n	8008690 <I2C_Slave_ISR_DMA+0x15c>
 800868a:	7dfb      	ldrb	r3, [r7, #23]
 800868c:	2b2a      	cmp	r3, #42	; 0x2a
 800868e:	d102      	bne.n	8008696 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2222      	movs	r2, #34	; 0x22
 8008694:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800869a:	4619      	mov	r1, r3
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 fc13 	bl	8008ec8 <I2C_ITError>
      if (treatdmanack == 1U)
 80086a2:	e005      	b.n	80086b0 <I2C_Slave_ISR_DMA+0x17c>
 80086a4:	e004      	b.n	80086b0 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2210      	movs	r2, #16
 80086ac:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80086ae:	e00f      	b.n	80086d0 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 80086b0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80086b2:	e00d      	b.n	80086d0 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f003 0308 	and.w	r3, r3, #8
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d008      	beq.n	80086d0 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d003      	beq.n	80086d0 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80086c8:	68b9      	ldr	r1, [r7, #8]
 80086ca:	68f8      	ldr	r0, [r7, #12]
 80086cc:	f000 f85e 	bl	800878c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3720      	adds	r7, #32
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
	...

080086e4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b086      	sub	sp, #24
 80086e8:	af02      	add	r7, sp, #8
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	4608      	mov	r0, r1
 80086ee:	4611      	mov	r1, r2
 80086f0:	461a      	mov	r2, r3
 80086f2:	4603      	mov	r3, r0
 80086f4:	817b      	strh	r3, [r7, #10]
 80086f6:	460b      	mov	r3, r1
 80086f8:	813b      	strh	r3, [r7, #8]
 80086fa:	4613      	mov	r3, r2
 80086fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80086fe:	88fb      	ldrh	r3, [r7, #6]
 8008700:	b2da      	uxtb	r2, r3
 8008702:	8979      	ldrh	r1, [r7, #10]
 8008704:	4b20      	ldr	r3, [pc, #128]	; (8008788 <I2C_RequestMemoryWrite+0xa4>)
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f001 f831 	bl	8009774 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008712:	69fa      	ldr	r2, [r7, #28]
 8008714:	69b9      	ldr	r1, [r7, #24]
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f000 fe35 	bl	8009386 <I2C_WaitOnTXISFlagUntilTimeout>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	e02c      	b.n	8008780 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008726:	88fb      	ldrh	r3, [r7, #6]
 8008728:	2b01      	cmp	r3, #1
 800872a:	d105      	bne.n	8008738 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800872c:	893b      	ldrh	r3, [r7, #8]
 800872e:	b2da      	uxtb	r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	629a      	str	r2, [r3, #40]	; 0x28
 8008736:	e015      	b.n	8008764 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008738:	893b      	ldrh	r3, [r7, #8]
 800873a:	0a1b      	lsrs	r3, r3, #8
 800873c:	b29b      	uxth	r3, r3
 800873e:	b2da      	uxtb	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008746:	69fa      	ldr	r2, [r7, #28]
 8008748:	69b9      	ldr	r1, [r7, #24]
 800874a:	68f8      	ldr	r0, [r7, #12]
 800874c:	f000 fe1b 	bl	8009386 <I2C_WaitOnTXISFlagUntilTimeout>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d001      	beq.n	800875a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e012      	b.n	8008780 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800875a:	893b      	ldrh	r3, [r7, #8]
 800875c:	b2da      	uxtb	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	9300      	str	r3, [sp, #0]
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	2200      	movs	r2, #0
 800876c:	2180      	movs	r1, #128	; 0x80
 800876e:	68f8      	ldr	r0, [r7, #12]
 8008770:	f000 fdb0 	bl	80092d4 <I2C_WaitOnFlagUntilTimeout>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e000      	b.n	8008780 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3710      	adds	r7, #16
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	80002000 	.word	0x80002000

0800878c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800879c:	b2db      	uxtb	r3, r3
 800879e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80087a2:	2b28      	cmp	r3, #40	; 0x28
 80087a4:	d16a      	bne.n	800887c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	0c1b      	lsrs	r3, r3, #16
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	699b      	ldr	r3, [r3, #24]
 80087bc:	0c1b      	lsrs	r3, r3, #16
 80087be:	b29b      	uxth	r3, r3
 80087c0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80087c4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087d2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	b29b      	uxth	r3, r3
 80087dc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80087e0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d138      	bne.n	800885c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80087ea:	897b      	ldrh	r3, [r7, #10]
 80087ec:	09db      	lsrs	r3, r3, #7
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	89bb      	ldrh	r3, [r7, #12]
 80087f2:	4053      	eors	r3, r2
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	f003 0306 	and.w	r3, r3, #6
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d11c      	bne.n	8008838 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80087fe:	897b      	ldrh	r3, [r7, #10]
 8008800:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008806:	1c5a      	adds	r2, r3, #1
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008810:	2b02      	cmp	r3, #2
 8008812:	d13b      	bne.n	800888c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2208      	movs	r2, #8
 8008820:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800882a:	89ba      	ldrh	r2, [r7, #12]
 800882c:	7bfb      	ldrb	r3, [r7, #15]
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7ff fa0d 	bl	8007c50 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008836:	e029      	b.n	800888c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008838:	893b      	ldrh	r3, [r7, #8]
 800883a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800883c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f001 f84d 	bl	80098e0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800884e:	89ba      	ldrh	r2, [r7, #12]
 8008850:	7bfb      	ldrb	r3, [r7, #15]
 8008852:	4619      	mov	r1, r3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7ff f9fb 	bl	8007c50 <HAL_I2C_AddrCallback>
}
 800885a:	e017      	b.n	800888c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800885c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 f83d 	bl	80098e0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800886e:	89ba      	ldrh	r2, [r7, #12]
 8008870:	7bfb      	ldrb	r3, [r7, #15]
 8008872:	4619      	mov	r1, r3
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff f9eb 	bl	8007c50 <HAL_I2C_AddrCallback>
}
 800887a:	e007      	b.n	800888c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2208      	movs	r2, #8
 8008882:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800888c:	bf00      	nop
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	2b21      	cmp	r3, #33	; 0x21
 80088ae:	d115      	bne.n	80088dc <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2220      	movs	r2, #32
 80088b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2211      	movs	r2, #17
 80088bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80088c4:	2101      	movs	r1, #1
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f001 f80a 	bl	80098e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f7ff f993 	bl	8007c00 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80088da:	e014      	b.n	8008906 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2220      	movs	r2, #32
 80088e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2212      	movs	r2, #18
 80088e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80088f0:	2102      	movs	r1, #2
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fff4 	bl	80098e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f7ff f987 	bl	8007c14 <HAL_I2C_MasterRxCpltCallback>
}
 8008906:	bf00      	nop
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b084      	sub	sp, #16
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800892c:	2b00      	cmp	r3, #0
 800892e:	d008      	beq.n	8008942 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	e00c      	b.n	800895c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008948:	2b00      	cmp	r3, #0
 800894a:	d007      	beq.n	800895c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800895a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b29      	cmp	r3, #41	; 0x29
 8008966:	d112      	bne.n	800898e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2228      	movs	r2, #40	; 0x28
 800896c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2221      	movs	r2, #33	; 0x21
 8008974:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008976:	2101      	movs	r1, #1
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 ffb1 	bl	80098e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f7ff f94e 	bl	8007c28 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800898c:	e017      	b.n	80089be <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b2a      	cmp	r3, #42	; 0x2a
 8008998:	d111      	bne.n	80089be <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2228      	movs	r2, #40	; 0x28
 800899e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2222      	movs	r2, #34	; 0x22
 80089a6:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80089a8:	2102      	movs	r1, #2
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 ff98 	bl	80098e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff f93f 	bl	8007c3c <HAL_I2C_SlaveRxCpltCallback>
}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
	...

080089c8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b086      	sub	sp, #24
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2220      	movs	r2, #32
 80089dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b21      	cmp	r3, #33	; 0x21
 80089e8:	d107      	bne.n	80089fa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80089ea:	2101      	movs	r1, #1
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 ff77 	bl	80098e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2211      	movs	r2, #17
 80089f6:	631a      	str	r2, [r3, #48]	; 0x30
 80089f8:	e00c      	b.n	8008a14 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b22      	cmp	r3, #34	; 0x22
 8008a04:	d106      	bne.n	8008a14 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008a06:	2102      	movs	r1, #2
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 ff69 	bl	80098e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2212      	movs	r2, #18
 8008a12:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6859      	ldr	r1, [r3, #4]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	4b4c      	ldr	r3, [pc, #304]	; (8008b50 <I2C_ITMasterCplt+0x188>)
 8008a20:	400b      	ands	r3, r1
 8008a22:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a49      	ldr	r2, [pc, #292]	; (8008b54 <I2C_ITMasterCplt+0x18c>)
 8008a2e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f003 0310 	and.w	r3, r3, #16
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d009      	beq.n	8008a4e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2210      	movs	r2, #16
 8008a40:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a46:	f043 0204 	orr.w	r2, r3, #4
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	2b60      	cmp	r3, #96	; 0x60
 8008a58:	d10a      	bne.n	8008a70 <I2C_ITMasterCplt+0xa8>
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	f003 0304 	and.w	r3, r3, #4
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d005      	beq.n	8008a70 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 fb40 	bl	80090f6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a7a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b60      	cmp	r3, #96	; 0x60
 8008a86:	d002      	beq.n	8008a8e <I2C_ITMasterCplt+0xc6>
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d006      	beq.n	8008a9c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 fa17 	bl	8008ec8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008a9a:	e054      	b.n	8008b46 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	2b21      	cmp	r3, #33	; 0x21
 8008aa6:	d124      	bne.n	8008af2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b40      	cmp	r3, #64	; 0x40
 8008ac0:	d10b      	bne.n	8008ada <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f7ff f8d4 	bl	8007c80 <HAL_I2C_MemTxCpltCallback>
}
 8008ad8:	e035      	b.n	8008b46 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f7ff f888 	bl	8007c00 <HAL_I2C_MasterTxCpltCallback>
}
 8008af0:	e029      	b.n	8008b46 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b22      	cmp	r3, #34	; 0x22
 8008afc:	d123      	bne.n	8008b46 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2220      	movs	r2, #32
 8008b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b40      	cmp	r3, #64	; 0x40
 8008b16:	d10b      	bne.n	8008b30 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f7ff f8b3 	bl	8007c94 <HAL_I2C_MemRxCpltCallback>
}
 8008b2e:	e00a      	b.n	8008b46 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f7ff f867 	bl	8007c14 <HAL_I2C_MasterRxCpltCallback>
}
 8008b46:	bf00      	nop
 8008b48:	3718      	adds	r7, #24
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	fe00e800 	.word	0xfe00e800
 8008b54:	ffff0000 	.word	0xffff0000

08008b58 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b086      	sub	sp, #24
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b72:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b7a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2220      	movs	r2, #32
 8008b82:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008b84:	7afb      	ldrb	r3, [r7, #11]
 8008b86:	2b21      	cmp	r3, #33	; 0x21
 8008b88:	d002      	beq.n	8008b90 <I2C_ITSlaveCplt+0x38>
 8008b8a:	7afb      	ldrb	r3, [r7, #11]
 8008b8c:	2b29      	cmp	r3, #41	; 0x29
 8008b8e:	d108      	bne.n	8008ba2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008b90:	f248 0101 	movw	r1, #32769	; 0x8001
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fea3 	bl	80098e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2221      	movs	r2, #33	; 0x21
 8008b9e:	631a      	str	r2, [r3, #48]	; 0x30
 8008ba0:	e019      	b.n	8008bd6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008ba2:	7afb      	ldrb	r3, [r7, #11]
 8008ba4:	2b22      	cmp	r3, #34	; 0x22
 8008ba6:	d002      	beq.n	8008bae <I2C_ITSlaveCplt+0x56>
 8008ba8:	7afb      	ldrb	r3, [r7, #11]
 8008baa:	2b2a      	cmp	r3, #42	; 0x2a
 8008bac:	d108      	bne.n	8008bc0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008bae:	f248 0102 	movw	r1, #32770	; 0x8002
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 fe94 	bl	80098e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2222      	movs	r2, #34	; 0x22
 8008bbc:	631a      	str	r2, [r3, #48]	; 0x30
 8008bbe:	e00a      	b.n	8008bd6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8008bc0:	7afb      	ldrb	r3, [r7, #11]
 8008bc2:	2b28      	cmp	r3, #40	; 0x28
 8008bc4:	d107      	bne.n	8008bd6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8008bc6:	f248 0103 	movw	r1, #32771	; 0x8003
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fe88 	bl	80098e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685a      	ldr	r2, [r3, #4]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008be4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6859      	ldr	r1, [r3, #4]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	4b89      	ldr	r3, [pc, #548]	; (8008e18 <I2C_ITSlaveCplt+0x2c0>)
 8008bf2:	400b      	ands	r3, r1
 8008bf4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fa7d 	bl	80090f6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d013      	beq.n	8008c2e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008c14:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d01f      	beq.n	8008c5e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c2c:	e017      	b.n	8008c5e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d012      	beq.n	8008c5e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c46:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d006      	beq.n	8008c5e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	f003 0304 	and.w	r3, r3, #4
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d020      	beq.n	8008caa <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f023 0304 	bic.w	r3, r3, #4
 8008c6e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c7a:	b2d2      	uxtb	r2, r2
 8008c7c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	1c5a      	adds	r2, r3, #1
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00c      	beq.n	8008caa <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c94:	3b01      	subs	r3, #1
 8008c96:	b29a      	uxth	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d005      	beq.n	8008cc0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cb8:	f043 0204 	orr.w	r2, r3, #4
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	f003 0310 	and.w	r3, r3, #16
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d049      	beq.n	8008d5e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d044      	beq.n	8008d5e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d128      	bne.n	8008d30 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	2b28      	cmp	r3, #40	; 0x28
 8008ce8:	d108      	bne.n	8008cfc <I2C_ITSlaveCplt+0x1a4>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008cf0:	d104      	bne.n	8008cfc <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008cf2:	6979      	ldr	r1, [r7, #20]
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f893 	bl	8008e20 <I2C_ITListenCplt>
 8008cfa:	e030      	b.n	8008d5e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b29      	cmp	r3, #41	; 0x29
 8008d06:	d10e      	bne.n	8008d26 <I2C_ITSlaveCplt+0x1ce>
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d0e:	d00a      	beq.n	8008d26 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2210      	movs	r2, #16
 8008d16:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 f9ec 	bl	80090f6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f7ff fdf5 	bl	800890e <I2C_ITSlaveSeqCplt>
 8008d24:	e01b      	b.n	8008d5e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2210      	movs	r2, #16
 8008d2c:	61da      	str	r2, [r3, #28]
 8008d2e:	e016      	b.n	8008d5e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2210      	movs	r2, #16
 8008d36:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3c:	f043 0204 	orr.w	r2, r3, #4
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d003      	beq.n	8008d52 <I2C_ITSlaveCplt+0x1fa>
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008d50:	d105      	bne.n	8008d5e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d56:	4619      	mov	r1, r3
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 f8b5 	bl	8008ec8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d010      	beq.n	8008d96 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d78:	4619      	mov	r1, r3
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f8a4 	bl	8008ec8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	2b28      	cmp	r3, #40	; 0x28
 8008d8a:	d141      	bne.n	8008e10 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008d8c:	6979      	ldr	r1, [r7, #20]
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 f846 	bl	8008e20 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008d94:	e03c      	b.n	8008e10 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d9e:	d014      	beq.n	8008dca <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f7ff fdb4 	bl	800890e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a1c      	ldr	r2, [pc, #112]	; (8008e1c <I2C_ITSlaveCplt+0x2c4>)
 8008daa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f7fe ff52 	bl	8007c6c <HAL_I2C_ListenCpltCallback>
}
 8008dc8:	e022      	b.n	8008e10 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b22      	cmp	r3, #34	; 0x22
 8008dd4:	d10e      	bne.n	8008df4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2220      	movs	r2, #32
 8008dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7fe ff25 	bl	8007c3c <HAL_I2C_SlaveRxCpltCallback>
}
 8008df2:	e00d      	b.n	8008e10 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2220      	movs	r2, #32
 8008df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7fe ff0c 	bl	8007c28 <HAL_I2C_SlaveTxCpltCallback>
}
 8008e10:	bf00      	nop
 8008e12:	3718      	adds	r7, #24
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}
 8008e18:	fe00e800 	.word	0xfe00e800
 8008e1c:	ffff0000 	.word	0xffff0000

08008e20 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	4a25      	ldr	r2, [pc, #148]	; (8008ec4 <I2C_ITListenCplt+0xa4>)
 8008e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2220      	movs	r2, #32
 8008e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	f003 0304 	and.w	r3, r3, #4
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d022      	beq.n	8008e9c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e60:	b2d2      	uxtb	r2, r2
 8008e62:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d012      	beq.n	8008e9c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e94:	f043 0204 	orr.w	r2, r3, #4
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008e9c:	f248 0103 	movw	r1, #32771	; 0x8003
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 fd1d 	bl	80098e0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2210      	movs	r2, #16
 8008eac:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7fe fed8 	bl	8007c6c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}
 8008ec4:	ffff0000 	.word	0xffff0000

08008ec8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ed8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a6d      	ldr	r2, [pc, #436]	; (800909c <I2C_ITError+0x1d4>)
 8008ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008efa:	7bfb      	ldrb	r3, [r7, #15]
 8008efc:	2b28      	cmp	r3, #40	; 0x28
 8008efe:	d005      	beq.n	8008f0c <I2C_ITError+0x44>
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	2b29      	cmp	r3, #41	; 0x29
 8008f04:	d002      	beq.n	8008f0c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	2b2a      	cmp	r3, #42	; 0x2a
 8008f0a:	d10b      	bne.n	8008f24 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008f0c:	2103      	movs	r1, #3
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fce6 	bl	80098e0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2228      	movs	r2, #40	; 0x28
 8008f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4a60      	ldr	r2, [pc, #384]	; (80090a0 <I2C_ITError+0x1d8>)
 8008f20:	635a      	str	r2, [r3, #52]	; 0x34
 8008f22:	e030      	b.n	8008f86 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008f24:	f248 0103 	movw	r1, #32771	; 0x8003
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 fcd9 	bl	80098e0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f8e1 	bl	80090f6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2b60      	cmp	r3, #96	; 0x60
 8008f3e:	d01f      	beq.n	8008f80 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2220      	movs	r2, #32
 8008f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b20      	cmp	r3, #32
 8008f54:	d114      	bne.n	8008f80 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	699b      	ldr	r3, [r3, #24]
 8008f5c:	f003 0310 	and.w	r3, r3, #16
 8008f60:	2b10      	cmp	r3, #16
 8008f62:	d109      	bne.n	8008f78 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2210      	movs	r2, #16
 8008f6a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f70:	f043 0204 	orr.w	r2, r3, #4
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2220      	movs	r2, #32
 8008f7e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d039      	beq.n	8009008 <I2C_ITError+0x140>
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	2b11      	cmp	r3, #17
 8008f98:	d002      	beq.n	8008fa0 <I2C_ITError+0xd8>
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	2b21      	cmp	r3, #33	; 0x21
 8008f9e:	d133      	bne.n	8009008 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008fae:	d107      	bne.n	8008fc0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008fbe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f7fd f818 	bl	8005ffa <HAL_DMA_GetState>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d017      	beq.n	8009000 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fd4:	4a33      	ldr	r2, [pc, #204]	; (80090a4 <I2C_ITError+0x1dc>)
 8008fd6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f7fc fef2 	bl	8005dce <HAL_DMA_Abort_IT>
 8008fea:	4603      	mov	r3, r0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d04d      	beq.n	800908c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008ffa:	4610      	mov	r0, r2
 8008ffc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008ffe:	e045      	b.n	800908c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f851 	bl	80090a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009006:	e041      	b.n	800908c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800900c:	2b00      	cmp	r3, #0
 800900e:	d039      	beq.n	8009084 <I2C_ITError+0x1bc>
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	2b12      	cmp	r3, #18
 8009014:	d002      	beq.n	800901c <I2C_ITError+0x154>
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	2b22      	cmp	r3, #34	; 0x22
 800901a:	d133      	bne.n	8009084 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800902a:	d107      	bne.n	800903c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800903a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009040:	4618      	mov	r0, r3
 8009042:	f7fc ffda 	bl	8005ffa <HAL_DMA_GetState>
 8009046:	4603      	mov	r3, r0
 8009048:	2b01      	cmp	r3, #1
 800904a:	d017      	beq.n	800907c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009050:	4a14      	ldr	r2, [pc, #80]	; (80090a4 <I2C_ITError+0x1dc>)
 8009052:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009060:	4618      	mov	r0, r3
 8009062:	f7fc feb4 	bl	8005dce <HAL_DMA_Abort_IT>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d011      	beq.n	8009090 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009076:	4610      	mov	r0, r2
 8009078:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800907a:	e009      	b.n	8009090 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f813 	bl	80090a8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009082:	e005      	b.n	8009090 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 f80f 	bl	80090a8 <I2C_TreatErrorCallback>
  }
}
 800908a:	e002      	b.n	8009092 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800908c:	bf00      	nop
 800908e:	e000      	b.n	8009092 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009090:	bf00      	nop
}
 8009092:	bf00      	nop
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	ffff0000 	.word	0xffff0000
 80090a0:	08007f1f 	.word	0x08007f1f
 80090a4:	08009299 	.word	0x08009299

080090a8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	2b60      	cmp	r3, #96	; 0x60
 80090ba:	d10e      	bne.n	80090da <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2220      	movs	r2, #32
 80090c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7fe fdf2 	bl	8007cbc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80090d8:	e009      	b.n	80090ee <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f7fe fddd 	bl	8007ca8 <HAL_I2C_ErrorCallback>
}
 80090ee:	bf00      	nop
 80090f0:	3708      	adds	r7, #8
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80090f6:	b480      	push	{r7}
 80090f8:	b083      	sub	sp, #12
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	f003 0302 	and.w	r3, r3, #2
 8009108:	2b02      	cmp	r3, #2
 800910a:	d103      	bne.n	8009114 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2200      	movs	r2, #0
 8009112:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	699b      	ldr	r3, [r3, #24]
 800911a:	f003 0301 	and.w	r3, r3, #1
 800911e:	2b01      	cmp	r3, #1
 8009120:	d007      	beq.n	8009132 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	699a      	ldr	r2, [r3, #24]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0201 	orr.w	r2, r2, #1
 8009130:	619a      	str	r2, [r3, #24]
  }
}
 8009132:	bf00      	nop
 8009134:	370c      	adds	r7, #12
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr

0800913e <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800914a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800915a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009160:	b29b      	uxth	r3, r3
 8009162:	2b00      	cmp	r3, #0
 8009164:	d104      	bne.n	8009170 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009166:	2120      	movs	r1, #32
 8009168:	68f8      	ldr	r0, [r7, #12]
 800916a:	f000 fb35 	bl	80097d8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800916e:	e02d      	b.n	80091cc <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009178:	441a      	add	r2, r3
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009182:	b29b      	uxth	r3, r3
 8009184:	2bff      	cmp	r3, #255	; 0xff
 8009186:	d903      	bls.n	8009190 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	22ff      	movs	r2, #255	; 0xff
 800918c:	851a      	strh	r2, [r3, #40]	; 0x28
 800918e:	e004      	b.n	800919a <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009194:	b29a      	uxth	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a2:	4619      	mov	r1, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	3328      	adds	r3, #40	; 0x28
 80091aa:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80091b0:	f7fc fd92 	bl	8005cd8 <HAL_DMA_Start_IT>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d004      	beq.n	80091c4 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80091ba:	2110      	movs	r1, #16
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	f7ff fe83 	bl	8008ec8 <I2C_ITError>
}
 80091c2:	e003      	b.n	80091cc <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80091c4:	2140      	movs	r1, #64	; 0x40
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f000 fb06 	bl	80097d8 <I2C_Enable_IRQ>
}
 80091cc:	bf00      	nop
 80091ce:	3710      	adds	r7, #16
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091f0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d104      	bne.n	8009206 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80091fc:	2120      	movs	r1, #32
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	f000 faea 	bl	80097d8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009204:	e02d      	b.n	8009262 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800920e:	441a      	add	r2, r3
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009218:	b29b      	uxth	r3, r3
 800921a:	2bff      	cmp	r3, #255	; 0xff
 800921c:	d903      	bls.n	8009226 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	22ff      	movs	r2, #255	; 0xff
 8009222:	851a      	strh	r2, [r3, #40]	; 0x28
 8009224:	e004      	b.n	8009230 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800922a:	b29a      	uxth	r2, r3
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	3324      	adds	r3, #36	; 0x24
 800923a:	4619      	mov	r1, r3
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009240:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009246:	f7fc fd47 	bl	8005cd8 <HAL_DMA_Start_IT>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d004      	beq.n	800925a <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009250:	2110      	movs	r1, #16
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7ff fe38 	bl	8008ec8 <I2C_ITError>
}
 8009258:	e003      	b.n	8009262 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800925a:	2140      	movs	r1, #64	; 0x40
 800925c:	68f8      	ldr	r0, [r7, #12]
 800925e:	f000 fabb 	bl	80097d8 <I2C_Enable_IRQ>
}
 8009262:	bf00      	nop
 8009264:	3710      	adds	r7, #16
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}

0800926a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800926a:	b580      	push	{r7, lr}
 800926c:	b084      	sub	sp, #16
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009276:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685a      	ldr	r2, [r3, #4]
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009286:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009288:	2110      	movs	r1, #16
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f7ff fe1c 	bl	8008ec8 <I2C_ITError>
}
 8009290:	bf00      	nop
 8009292:	3710      	adds	r7, #16
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}

08009298 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a4:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d003      	beq.n	80092b6 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b2:	2200      	movs	r2, #0
 80092b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d003      	beq.n	80092c6 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092c2:	2200      	movs	r2, #0
 80092c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	f7ff feee 	bl	80090a8 <I2C_TreatErrorCallback>
}
 80092cc:	bf00      	nop
 80092ce:	3710      	adds	r7, #16
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	603b      	str	r3, [r7, #0]
 80092e0:	4613      	mov	r3, r2
 80092e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092e4:	e03b      	b.n	800935e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f000 f962 	bl	80095b4 <I2C_IsErrorOccurred>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d001      	beq.n	80092fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	e041      	b.n	800937e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009300:	d02d      	beq.n	800935e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009302:	f7fa ffa9 	bl	8004258 <HAL_GetTick>
 8009306:	4602      	mov	r2, r0
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	1ad3      	subs	r3, r2, r3
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d302      	bcc.n	8009318 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d122      	bne.n	800935e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	699a      	ldr	r2, [r3, #24]
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	4013      	ands	r3, r2
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	429a      	cmp	r2, r3
 8009326:	bf0c      	ite	eq
 8009328:	2301      	moveq	r3, #1
 800932a:	2300      	movne	r3, #0
 800932c:	b2db      	uxtb	r3, r3
 800932e:	461a      	mov	r2, r3
 8009330:	79fb      	ldrb	r3, [r7, #7]
 8009332:	429a      	cmp	r2, r3
 8009334:	d113      	bne.n	800935e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800933a:	f043 0220 	orr.w	r2, r3, #32
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2220      	movs	r2, #32
 8009346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2200      	movs	r2, #0
 800934e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	e00f      	b.n	800937e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	699a      	ldr	r2, [r3, #24]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	4013      	ands	r3, r2
 8009368:	68ba      	ldr	r2, [r7, #8]
 800936a:	429a      	cmp	r2, r3
 800936c:	bf0c      	ite	eq
 800936e:	2301      	moveq	r3, #1
 8009370:	2300      	movne	r3, #0
 8009372:	b2db      	uxtb	r3, r3
 8009374:	461a      	mov	r2, r3
 8009376:	79fb      	ldrb	r3, [r7, #7]
 8009378:	429a      	cmp	r2, r3
 800937a:	d0b4      	beq.n	80092e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}

08009386 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b084      	sub	sp, #16
 800938a:	af00      	add	r7, sp, #0
 800938c:	60f8      	str	r0, [r7, #12]
 800938e:	60b9      	str	r1, [r7, #8]
 8009390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009392:	e033      	b.n	80093fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	68b9      	ldr	r1, [r7, #8]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 f90b 	bl	80095b4 <I2C_IsErrorOccurred>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d001      	beq.n	80093a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e031      	b.n	800940c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ae:	d025      	beq.n	80093fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093b0:	f7fa ff52 	bl	8004258 <HAL_GetTick>
 80093b4:	4602      	mov	r2, r0
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	68ba      	ldr	r2, [r7, #8]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d302      	bcc.n	80093c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d11a      	bne.n	80093fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	f003 0302 	and.w	r3, r3, #2
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d013      	beq.n	80093fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093d8:	f043 0220 	orr.w	r2, r3, #32
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2220      	movs	r2, #32
 80093e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e007      	b.n	800940c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	699b      	ldr	r3, [r3, #24]
 8009402:	f003 0302 	and.w	r3, r3, #2
 8009406:	2b02      	cmp	r3, #2
 8009408:	d1c4      	bne.n	8009394 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3710      	adds	r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009420:	e02f      	b.n	8009482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	68b9      	ldr	r1, [r7, #8]
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 f8c4 	bl	80095b4 <I2C_IsErrorOccurred>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e02d      	b.n	8009492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009436:	f7fa ff0f 	bl	8004258 <HAL_GetTick>
 800943a:	4602      	mov	r2, r0
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	68ba      	ldr	r2, [r7, #8]
 8009442:	429a      	cmp	r2, r3
 8009444:	d302      	bcc.n	800944c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d11a      	bne.n	8009482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	f003 0320 	and.w	r3, r3, #32
 8009456:	2b20      	cmp	r3, #32
 8009458:	d013      	beq.n	8009482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800945e:	f043 0220 	orr.w	r2, r3, #32
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2220      	movs	r2, #32
 800946a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	e007      	b.n	8009492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	699b      	ldr	r3, [r3, #24]
 8009488:	f003 0320 	and.w	r3, r3, #32
 800948c:	2b20      	cmp	r3, #32
 800948e:	d1c8      	bne.n	8009422 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3710      	adds	r7, #16
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
	...

0800949c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b086      	sub	sp, #24
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094a8:	2300      	movs	r3, #0
 80094aa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80094ac:	e071      	b.n	8009592 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	68b9      	ldr	r1, [r7, #8]
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f000 f87e 	bl	80095b4 <I2C_IsErrorOccurred>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	699b      	ldr	r3, [r3, #24]
 80094c8:	f003 0320 	and.w	r3, r3, #32
 80094cc:	2b20      	cmp	r3, #32
 80094ce:	d13b      	bne.n	8009548 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80094d0:	7dfb      	ldrb	r3, [r7, #23]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d138      	bne.n	8009548 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	699b      	ldr	r3, [r3, #24]
 80094dc:	f003 0304 	and.w	r3, r3, #4
 80094e0:	2b04      	cmp	r3, #4
 80094e2:	d105      	bne.n	80094f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d001      	beq.n	80094f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	699b      	ldr	r3, [r3, #24]
 80094f6:	f003 0310 	and.w	r3, r3, #16
 80094fa:	2b10      	cmp	r3, #16
 80094fc:	d121      	bne.n	8009542 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2210      	movs	r2, #16
 8009504:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2204      	movs	r2, #4
 800950a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2220      	movs	r2, #32
 8009512:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	6859      	ldr	r1, [r3, #4]
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	4b24      	ldr	r3, [pc, #144]	; (80095b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009520:	400b      	ands	r3, r1
 8009522:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2220      	movs	r2, #32
 8009528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2200      	movs	r2, #0
 8009530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	75fb      	strb	r3, [r7, #23]
 8009540:	e002      	b.n	8009548 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2200      	movs	r2, #0
 8009546:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009548:	f7fa fe86 	bl	8004258 <HAL_GetTick>
 800954c:	4602      	mov	r2, r0
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	68ba      	ldr	r2, [r7, #8]
 8009554:	429a      	cmp	r2, r3
 8009556:	d302      	bcc.n	800955e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d119      	bne.n	8009592 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800955e:	7dfb      	ldrb	r3, [r7, #23]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d116      	bne.n	8009592 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	f003 0304 	and.w	r3, r3, #4
 800956e:	2b04      	cmp	r3, #4
 8009570:	d00f      	beq.n	8009592 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009576:	f043 0220 	orr.w	r2, r3, #32
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2220      	movs	r2, #32
 8009582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800958e:	2301      	movs	r3, #1
 8009590:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	f003 0304 	and.w	r3, r3, #4
 800959c:	2b04      	cmp	r3, #4
 800959e:	d002      	beq.n	80095a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80095a0:	7dfb      	ldrb	r3, [r7, #23]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d083      	beq.n	80094ae <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80095a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3718      	adds	r7, #24
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	fe00e800 	.word	0xfe00e800

080095b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b08a      	sub	sp, #40	; 0x28
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	60b9      	str	r1, [r7, #8]
 80095be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095c0:	2300      	movs	r3, #0
 80095c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	f003 0310 	and.w	r3, r3, #16
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d068      	beq.n	80096b2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2210      	movs	r2, #16
 80095e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095e8:	e049      	b.n	800967e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f0:	d045      	beq.n	800967e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80095f2:	f7fa fe31 	bl	8004258 <HAL_GetTick>
 80095f6:	4602      	mov	r2, r0
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	68ba      	ldr	r2, [r7, #8]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d302      	bcc.n	8009608 <I2C_IsErrorOccurred+0x54>
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d13a      	bne.n	800967e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009612:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800961a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800962a:	d121      	bne.n	8009670 <I2C_IsErrorOccurred+0xbc>
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009632:	d01d      	beq.n	8009670 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009634:	7cfb      	ldrb	r3, [r7, #19]
 8009636:	2b20      	cmp	r3, #32
 8009638:	d01a      	beq.n	8009670 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009648:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800964a:	f7fa fe05 	bl	8004258 <HAL_GetTick>
 800964e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009650:	e00e      	b.n	8009670 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009652:	f7fa fe01 	bl	8004258 <HAL_GetTick>
 8009656:	4602      	mov	r2, r0
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	1ad3      	subs	r3, r2, r3
 800965c:	2b19      	cmp	r3, #25
 800965e:	d907      	bls.n	8009670 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009660:	6a3b      	ldr	r3, [r7, #32]
 8009662:	f043 0320 	orr.w	r3, r3, #32
 8009666:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009668:	2301      	movs	r3, #1
 800966a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800966e:	e006      	b.n	800967e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	699b      	ldr	r3, [r3, #24]
 8009676:	f003 0320 	and.w	r3, r3, #32
 800967a:	2b20      	cmp	r3, #32
 800967c:	d1e9      	bne.n	8009652 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	699b      	ldr	r3, [r3, #24]
 8009684:	f003 0320 	and.w	r3, r3, #32
 8009688:	2b20      	cmp	r3, #32
 800968a:	d003      	beq.n	8009694 <I2C_IsErrorOccurred+0xe0>
 800968c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0aa      	beq.n	80095ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009698:	2b00      	cmp	r3, #0
 800969a:	d103      	bne.n	80096a4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2220      	movs	r2, #32
 80096a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	f043 0304 	orr.w	r3, r3, #4
 80096aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80096ac:	2301      	movs	r3, #1
 80096ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	699b      	ldr	r3, [r3, #24]
 80096b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00b      	beq.n	80096dc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80096c4:	6a3b      	ldr	r3, [r7, #32]
 80096c6:	f043 0301 	orr.w	r3, r3, #1
 80096ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80096d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80096dc:	69bb      	ldr	r3, [r7, #24]
 80096de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00b      	beq.n	80096fe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	f043 0308 	orr.w	r3, r3, #8
 80096ec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80096f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00b      	beq.n	8009720 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	f043 0302 	orr.w	r3, r3, #2
 800970e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009718:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009720:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009724:	2b00      	cmp	r3, #0
 8009726:	d01c      	beq.n	8009762 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f7ff fce4 	bl	80090f6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	6859      	ldr	r1, [r3, #4]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	4b0d      	ldr	r3, [pc, #52]	; (8009770 <I2C_IsErrorOccurred+0x1bc>)
 800973a:	400b      	ands	r3, r1
 800973c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	431a      	orrs	r2, r3
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2220      	movs	r2, #32
 800974e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009762:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009766:	4618      	mov	r0, r3
 8009768:	3728      	adds	r7, #40	; 0x28
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	fe00e800 	.word	0xfe00e800

08009774 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009774:	b480      	push	{r7}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	607b      	str	r3, [r7, #4]
 800977e:	460b      	mov	r3, r1
 8009780:	817b      	strh	r3, [r7, #10]
 8009782:	4613      	mov	r3, r2
 8009784:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009786:	897b      	ldrh	r3, [r7, #10]
 8009788:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800978c:	7a7b      	ldrb	r3, [r7, #9]
 800978e:	041b      	lsls	r3, r3, #16
 8009790:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009794:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800979a:	6a3b      	ldr	r3, [r7, #32]
 800979c:	4313      	orrs	r3, r2
 800979e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80097a2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	685a      	ldr	r2, [r3, #4]
 80097aa:	6a3b      	ldr	r3, [r7, #32]
 80097ac:	0d5b      	lsrs	r3, r3, #21
 80097ae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80097b2:	4b08      	ldr	r3, [pc, #32]	; (80097d4 <I2C_TransferConfig+0x60>)
 80097b4:	430b      	orrs	r3, r1
 80097b6:	43db      	mvns	r3, r3
 80097b8:	ea02 0103 	and.w	r1, r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	697a      	ldr	r2, [r7, #20]
 80097c2:	430a      	orrs	r2, r1
 80097c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80097c6:	bf00      	nop
 80097c8:	371c      	adds	r7, #28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	03ff63ff 	.word	0x03ff63ff

080097d8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	460b      	mov	r3, r1
 80097e2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097ec:	4a39      	ldr	r2, [pc, #228]	; (80098d4 <I2C_Enable_IRQ+0xfc>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d032      	beq.n	8009858 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80097f6:	4a38      	ldr	r2, [pc, #224]	; (80098d8 <I2C_Enable_IRQ+0x100>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d02d      	beq.n	8009858 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009800:	4a36      	ldr	r2, [pc, #216]	; (80098dc <I2C_Enable_IRQ+0x104>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d028      	beq.n	8009858 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009806:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800980a:	2b00      	cmp	r3, #0
 800980c:	da03      	bge.n	8009816 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009814:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009816:	887b      	ldrh	r3, [r7, #2]
 8009818:	f003 0301 	and.w	r3, r3, #1
 800981c:	2b00      	cmp	r3, #0
 800981e:	d003      	beq.n	8009828 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009826:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009828:	887b      	ldrh	r3, [r7, #2]
 800982a:	f003 0302 	and.w	r3, r3, #2
 800982e:	2b00      	cmp	r3, #0
 8009830:	d003      	beq.n	800983a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8009838:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800983a:	887b      	ldrh	r3, [r7, #2]
 800983c:	2b10      	cmp	r3, #16
 800983e:	d103      	bne.n	8009848 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009846:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009848:	887b      	ldrh	r3, [r7, #2]
 800984a:	2b20      	cmp	r3, #32
 800984c:	d133      	bne.n	80098b6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f043 0320 	orr.w	r3, r3, #32
 8009854:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009856:	e02e      	b.n	80098b6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009858:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800985c:	2b00      	cmp	r3, #0
 800985e:	da03      	bge.n	8009868 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009866:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009868:	887b      	ldrh	r3, [r7, #2]
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d003      	beq.n	800987a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009878:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800987a:	887b      	ldrh	r3, [r7, #2]
 800987c:	f003 0302 	and.w	r3, r3, #2
 8009880:	2b00      	cmp	r3, #0
 8009882:	d003      	beq.n	800988c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800988a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800988c:	887b      	ldrh	r3, [r7, #2]
 800988e:	2b10      	cmp	r3, #16
 8009890:	d103      	bne.n	800989a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009898:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800989a:	887b      	ldrh	r3, [r7, #2]
 800989c:	2b20      	cmp	r3, #32
 800989e:	d103      	bne.n	80098a8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80098a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80098a8:	887b      	ldrh	r3, [r7, #2]
 80098aa:	2b40      	cmp	r3, #64	; 0x40
 80098ac:	d103      	bne.n	80098b6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098b4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	6819      	ldr	r1, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	601a      	str	r2, [r3, #0]
}
 80098c6:	bf00      	nop
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	08008111 	.word	0x08008111
 80098d8:	08008535 	.word	0x08008535
 80098dc:	080082e9 	.word	0x080082e9

080098e0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	460b      	mov	r3, r1
 80098ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80098ec:	2300      	movs	r3, #0
 80098ee:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80098f0:	887b      	ldrh	r3, [r7, #2]
 80098f2:	f003 0301 	and.w	r3, r3, #1
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d00f      	beq.n	800991a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009900:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009908:	b2db      	uxtb	r3, r3
 800990a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800990e:	2b28      	cmp	r3, #40	; 0x28
 8009910:	d003      	beq.n	800991a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009918:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800991a:	887b      	ldrh	r3, [r7, #2]
 800991c:	f003 0302 	and.w	r3, r3, #2
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00f      	beq.n	8009944 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800992a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009932:	b2db      	uxtb	r3, r3
 8009934:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009938:	2b28      	cmp	r3, #40	; 0x28
 800993a:	d003      	beq.n	8009944 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009942:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009944:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009948:	2b00      	cmp	r3, #0
 800994a:	da03      	bge.n	8009954 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009952:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009954:	887b      	ldrh	r3, [r7, #2]
 8009956:	2b10      	cmp	r3, #16
 8009958:	d103      	bne.n	8009962 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009960:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009962:	887b      	ldrh	r3, [r7, #2]
 8009964:	2b20      	cmp	r3, #32
 8009966:	d103      	bne.n	8009970 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f043 0320 	orr.w	r3, r3, #32
 800996e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009970:	887b      	ldrh	r3, [r7, #2]
 8009972:	2b40      	cmp	r3, #64	; 0x40
 8009974:	d103      	bne.n	800997e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800997c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	6819      	ldr	r1, [r3, #0]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	43da      	mvns	r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	400a      	ands	r2, r1
 800998e:	601a      	str	r2, [r3, #0]
}
 8009990:	bf00      	nop
 8009992:	3714      	adds	r7, #20
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	2b20      	cmp	r3, #32
 80099b0:	d138      	bne.n	8009a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d101      	bne.n	80099c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80099bc:	2302      	movs	r3, #2
 80099be:	e032      	b.n	8009a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2224      	movs	r2, #36	; 0x24
 80099cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f022 0201 	bic.w	r2, r2, #1
 80099de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80099ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	6819      	ldr	r1, [r3, #0]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	430a      	orrs	r2, r1
 80099fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f042 0201 	orr.w	r2, r2, #1
 8009a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2220      	movs	r2, #32
 8009a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	e000      	b.n	8009a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a24:	2302      	movs	r3, #2
  }
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	370c      	adds	r7, #12
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr

08009a32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009a32:	b480      	push	{r7}
 8009a34:	b085      	sub	sp, #20
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	2b20      	cmp	r3, #32
 8009a46:	d139      	bne.n	8009abc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d101      	bne.n	8009a56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009a52:	2302      	movs	r3, #2
 8009a54:	e033      	b.n	8009abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2224      	movs	r2, #36	; 0x24
 8009a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f022 0201 	bic.w	r2, r2, #1
 8009a74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009a84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	021b      	lsls	r3, r3, #8
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f042 0201 	orr.w	r2, r2, #1
 8009aa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2220      	movs	r2, #32
 8009aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	e000      	b.n	8009abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009abc:	2302      	movs	r3, #2
  }
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3714      	adds	r7, #20
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d101      	bne.n	8009adc <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	e041      	b.n	8009b60 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8009ae4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f245 5255 	movw	r2, #21845	; 0x5555
 8009aee:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	6852      	ldr	r2, [r2, #4]
 8009af8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	6892      	ldr	r2, [r2, #8]
 8009b02:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009b04:	f7fa fba8 	bl	8004258 <HAL_GetTick>
 8009b08:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b0a:	e00f      	b.n	8009b2c <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009b0c:	f7fa fba4 	bl	8004258 <HAL_GetTick>
 8009b10:	4602      	mov	r2, r0
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	1ad3      	subs	r3, r2, r3
 8009b16:	2b31      	cmp	r3, #49	; 0x31
 8009b18:	d908      	bls.n	8009b2c <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	f003 0307 	and.w	r3, r3, #7
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d001      	beq.n	8009b2c <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e019      	b.n	8009b60 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	f003 0307 	and.w	r3, r3, #7
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d1e8      	bne.n	8009b0c <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	691a      	ldr	r2, [r3, #16]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d005      	beq.n	8009b54 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	68d2      	ldr	r2, [r2, #12]
 8009b50:	611a      	str	r2, [r3, #16]
 8009b52:	e004      	b.n	8009b5e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009b5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3710      	adds	r7, #16
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d101      	bne.n	8009b7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e0c0      	b.n	8009cfc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d106      	bne.n	8009b94 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f7fa f83e 	bl	8003c10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2203      	movs	r2, #3
 8009b98:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f002 fdb1 	bl	800c708 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	73fb      	strb	r3, [r7, #15]
 8009baa:	e03e      	b.n	8009c2a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009bac:	7bfa      	ldrb	r2, [r7, #15]
 8009bae:	6879      	ldr	r1, [r7, #4]
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	00db      	lsls	r3, r3, #3
 8009bb8:	440b      	add	r3, r1
 8009bba:	3311      	adds	r3, #17
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009bc0:	7bfa      	ldrb	r2, [r7, #15]
 8009bc2:	6879      	ldr	r1, [r7, #4]
 8009bc4:	4613      	mov	r3, r2
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	4413      	add	r3, r2
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	440b      	add	r3, r1
 8009bce:	3310      	adds	r3, #16
 8009bd0:	7bfa      	ldrb	r2, [r7, #15]
 8009bd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009bd4:	7bfa      	ldrb	r2, [r7, #15]
 8009bd6:	6879      	ldr	r1, [r7, #4]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	009b      	lsls	r3, r3, #2
 8009bdc:	4413      	add	r3, r2
 8009bde:	00db      	lsls	r3, r3, #3
 8009be0:	440b      	add	r3, r1
 8009be2:	3313      	adds	r3, #19
 8009be4:	2200      	movs	r2, #0
 8009be6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009be8:	7bfa      	ldrb	r2, [r7, #15]
 8009bea:	6879      	ldr	r1, [r7, #4]
 8009bec:	4613      	mov	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	4413      	add	r3, r2
 8009bf2:	00db      	lsls	r3, r3, #3
 8009bf4:	440b      	add	r3, r1
 8009bf6:	3320      	adds	r3, #32
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009bfc:	7bfa      	ldrb	r2, [r7, #15]
 8009bfe:	6879      	ldr	r1, [r7, #4]
 8009c00:	4613      	mov	r3, r2
 8009c02:	009b      	lsls	r3, r3, #2
 8009c04:	4413      	add	r3, r2
 8009c06:	00db      	lsls	r3, r3, #3
 8009c08:	440b      	add	r3, r1
 8009c0a:	3324      	adds	r3, #36	; 0x24
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009c10:	7bfb      	ldrb	r3, [r7, #15]
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	4613      	mov	r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	4413      	add	r3, r2
 8009c1c:	00db      	lsls	r3, r3, #3
 8009c1e:	440b      	add	r3, r1
 8009c20:	2200      	movs	r2, #0
 8009c22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
 8009c26:	3301      	adds	r3, #1
 8009c28:	73fb      	strb	r3, [r7, #15]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	791b      	ldrb	r3, [r3, #4]
 8009c2e:	7bfa      	ldrb	r2, [r7, #15]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d3bb      	bcc.n	8009bac <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009c34:	2300      	movs	r3, #0
 8009c36:	73fb      	strb	r3, [r7, #15]
 8009c38:	e044      	b.n	8009cc4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009c3a:	7bfa      	ldrb	r2, [r7, #15]
 8009c3c:	6879      	ldr	r1, [r7, #4]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4413      	add	r3, r2
 8009c44:	00db      	lsls	r3, r3, #3
 8009c46:	440b      	add	r3, r1
 8009c48:	f203 1351 	addw	r3, r3, #337	; 0x151
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009c50:	7bfa      	ldrb	r2, [r7, #15]
 8009c52:	6879      	ldr	r1, [r7, #4]
 8009c54:	4613      	mov	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	00db      	lsls	r3, r3, #3
 8009c5c:	440b      	add	r3, r1
 8009c5e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009c62:	7bfa      	ldrb	r2, [r7, #15]
 8009c64:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009c66:	7bfa      	ldrb	r2, [r7, #15]
 8009c68:	6879      	ldr	r1, [r7, #4]
 8009c6a:	4613      	mov	r3, r2
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	4413      	add	r3, r2
 8009c70:	00db      	lsls	r3, r3, #3
 8009c72:	440b      	add	r3, r1
 8009c74:	f203 1353 	addw	r3, r3, #339	; 0x153
 8009c78:	2200      	movs	r2, #0
 8009c7a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009c7c:	7bfa      	ldrb	r2, [r7, #15]
 8009c7e:	6879      	ldr	r1, [r7, #4]
 8009c80:	4613      	mov	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4413      	add	r3, r2
 8009c86:	00db      	lsls	r3, r3, #3
 8009c88:	440b      	add	r3, r1
 8009c8a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8009c8e:	2200      	movs	r2, #0
 8009c90:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009c92:	7bfa      	ldrb	r2, [r7, #15]
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	4613      	mov	r3, r2
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	4413      	add	r3, r2
 8009c9c:	00db      	lsls	r3, r3, #3
 8009c9e:	440b      	add	r3, r1
 8009ca0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009ca8:	7bfa      	ldrb	r2, [r7, #15]
 8009caa:	6879      	ldr	r1, [r7, #4]
 8009cac:	4613      	mov	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	00db      	lsls	r3, r3, #3
 8009cb4:	440b      	add	r3, r1
 8009cb6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009cba:	2200      	movs	r2, #0
 8009cbc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009cbe:	7bfb      	ldrb	r3, [r7, #15]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	73fb      	strb	r3, [r7, #15]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	791b      	ldrb	r3, [r3, #4]
 8009cc8:	7bfa      	ldrb	r2, [r7, #15]
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d3b5      	bcc.n	8009c3a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6818      	ldr	r0, [r3, #0]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009cda:	f002 fd30 	bl	800c73e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	7a9b      	ldrb	r3, [r3, #10]
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	d102      	bne.n	8009cfa <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f805 	bl	8009d04 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	f043 0301 	orr.w	r3, r3, #1
 8009d2e:	b29a      	uxth	r2, r3
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	f043 0302 	orr.w	r3, r3, #2
 8009d42:	b29a      	uxth	r2, r3
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8009d4a:	2300      	movs	r3, #0
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3714      	adds	r7, #20
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d141      	bne.n	8009dea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d66:	4b4b      	ldr	r3, [pc, #300]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d72:	d131      	bne.n	8009dd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d74:	4b47      	ldr	r3, [pc, #284]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009d7a:	4a46      	ldr	r2, [pc, #280]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d84:	4b43      	ldr	r3, [pc, #268]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009d8c:	4a41      	ldr	r2, [pc, #260]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d94:	4b40      	ldr	r3, [pc, #256]	; (8009e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	2232      	movs	r2, #50	; 0x32
 8009d9a:	fb02 f303 	mul.w	r3, r2, r3
 8009d9e:	4a3f      	ldr	r2, [pc, #252]	; (8009e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009da0:	fba2 2303 	umull	r2, r3, r2, r3
 8009da4:	0c9b      	lsrs	r3, r3, #18
 8009da6:	3301      	adds	r3, #1
 8009da8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009daa:	e002      	b.n	8009db2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009db2:	4b38      	ldr	r3, [pc, #224]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009db4:	695b      	ldr	r3, [r3, #20]
 8009db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dbe:	d102      	bne.n	8009dc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1f2      	bne.n	8009dac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009dc6:	4b33      	ldr	r3, [pc, #204]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dc8:	695b      	ldr	r3, [r3, #20]
 8009dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dd2:	d158      	bne.n	8009e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	e057      	b.n	8009e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009dd8:	4b2e      	ldr	r3, [pc, #184]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009dde:	4a2d      	ldr	r2, [pc, #180]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009de4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009de8:	e04d      	b.n	8009e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009df0:	d141      	bne.n	8009e76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009df2:	4b28      	ldr	r3, [pc, #160]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dfe:	d131      	bne.n	8009e64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e00:	4b24      	ldr	r3, [pc, #144]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e06:	4a23      	ldr	r2, [pc, #140]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009e10:	4b20      	ldr	r3, [pc, #128]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009e18:	4a1e      	ldr	r2, [pc, #120]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009e20:	4b1d      	ldr	r3, [pc, #116]	; (8009e98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2232      	movs	r2, #50	; 0x32
 8009e26:	fb02 f303 	mul.w	r3, r2, r3
 8009e2a:	4a1c      	ldr	r2, [pc, #112]	; (8009e9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e30:	0c9b      	lsrs	r3, r3, #18
 8009e32:	3301      	adds	r3, #1
 8009e34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e36:	e002      	b.n	8009e3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e3e:	4b15      	ldr	r3, [pc, #84]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e40:	695b      	ldr	r3, [r3, #20]
 8009e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e4a:	d102      	bne.n	8009e52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1f2      	bne.n	8009e38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009e52:	4b10      	ldr	r3, [pc, #64]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e54:	695b      	ldr	r3, [r3, #20]
 8009e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e5e:	d112      	bne.n	8009e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009e60:	2303      	movs	r3, #3
 8009e62:	e011      	b.n	8009e88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e64:	4b0b      	ldr	r3, [pc, #44]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e6a:	4a0a      	ldr	r2, [pc, #40]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009e74:	e007      	b.n	8009e86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009e76:	4b07      	ldr	r3, [pc, #28]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009e7e:	4a05      	ldr	r2, [pc, #20]	; (8009e94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009e86:	2300      	movs	r3, #0
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3714      	adds	r7, #20
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	40007000 	.word	0x40007000
 8009e98:	20000000 	.word	0x20000000
 8009e9c:	431bde83 	.word	0x431bde83

08009ea0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009ea4:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	4a04      	ldr	r2, [pc, #16]	; (8009ebc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009eaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009eae:	6093      	str	r3, [r2, #8]
}
 8009eb0:	bf00      	nop
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	40007000 	.word	0x40007000

08009ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b088      	sub	sp, #32
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d101      	bne.n	8009ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e2fe      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d075      	beq.n	8009fca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ede:	4b97      	ldr	r3, [pc, #604]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	f003 030c 	and.w	r3, r3, #12
 8009ee6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ee8:	4b94      	ldr	r3, [pc, #592]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	f003 0303 	and.w	r3, r3, #3
 8009ef0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	2b0c      	cmp	r3, #12
 8009ef6:	d102      	bne.n	8009efe <HAL_RCC_OscConfig+0x3e>
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	2b03      	cmp	r3, #3
 8009efc:	d002      	beq.n	8009f04 <HAL_RCC_OscConfig+0x44>
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	2b08      	cmp	r3, #8
 8009f02:	d10b      	bne.n	8009f1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f04:	4b8d      	ldr	r3, [pc, #564]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d05b      	beq.n	8009fc8 <HAL_RCC_OscConfig+0x108>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	685b      	ldr	r3, [r3, #4]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d157      	bne.n	8009fc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e2d9      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f24:	d106      	bne.n	8009f34 <HAL_RCC_OscConfig+0x74>
 8009f26:	4b85      	ldr	r3, [pc, #532]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a84      	ldr	r2, [pc, #528]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f30:	6013      	str	r3, [r2, #0]
 8009f32:	e01d      	b.n	8009f70 <HAL_RCC_OscConfig+0xb0>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009f3c:	d10c      	bne.n	8009f58 <HAL_RCC_OscConfig+0x98>
 8009f3e:	4b7f      	ldr	r3, [pc, #508]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a7e      	ldr	r2, [pc, #504]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009f48:	6013      	str	r3, [r2, #0]
 8009f4a:	4b7c      	ldr	r3, [pc, #496]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a7b      	ldr	r2, [pc, #492]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f54:	6013      	str	r3, [r2, #0]
 8009f56:	e00b      	b.n	8009f70 <HAL_RCC_OscConfig+0xb0>
 8009f58:	4b78      	ldr	r3, [pc, #480]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4a77      	ldr	r2, [pc, #476]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f62:	6013      	str	r3, [r2, #0]
 8009f64:	4b75      	ldr	r3, [pc, #468]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a74      	ldr	r2, [pc, #464]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d013      	beq.n	8009fa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f78:	f7fa f96e 	bl	8004258 <HAL_GetTick>
 8009f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f7e:	e008      	b.n	8009f92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f80:	f7fa f96a 	bl	8004258 <HAL_GetTick>
 8009f84:	4602      	mov	r2, r0
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	2b64      	cmp	r3, #100	; 0x64
 8009f8c:	d901      	bls.n	8009f92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009f8e:	2303      	movs	r3, #3
 8009f90:	e29e      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f92:	4b6a      	ldr	r3, [pc, #424]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d0f0      	beq.n	8009f80 <HAL_RCC_OscConfig+0xc0>
 8009f9e:	e014      	b.n	8009fca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa0:	f7fa f95a 	bl	8004258 <HAL_GetTick>
 8009fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009fa8:	f7fa f956 	bl	8004258 <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b64      	cmp	r3, #100	; 0x64
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e28a      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009fba:	4b60      	ldr	r3, [pc, #384]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1f0      	bne.n	8009fa8 <HAL_RCC_OscConfig+0xe8>
 8009fc6:	e000      	b.n	8009fca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f003 0302 	and.w	r3, r3, #2
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d075      	beq.n	800a0c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009fd6:	4b59      	ldr	r3, [pc, #356]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	f003 030c 	and.w	r3, r3, #12
 8009fde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009fe0:	4b56      	ldr	r3, [pc, #344]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	f003 0303 	and.w	r3, r3, #3
 8009fe8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	2b0c      	cmp	r3, #12
 8009fee:	d102      	bne.n	8009ff6 <HAL_RCC_OscConfig+0x136>
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d002      	beq.n	8009ffc <HAL_RCC_OscConfig+0x13c>
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	2b04      	cmp	r3, #4
 8009ffa:	d11f      	bne.n	800a03c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ffc:	4b4f      	ldr	r3, [pc, #316]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a004:	2b00      	cmp	r3, #0
 800a006:	d005      	beq.n	800a014 <HAL_RCC_OscConfig+0x154>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d101      	bne.n	800a014 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a010:	2301      	movs	r3, #1
 800a012:	e25d      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a014:	4b49      	ldr	r3, [pc, #292]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	061b      	lsls	r3, r3, #24
 800a022:	4946      	ldr	r1, [pc, #280]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a024:	4313      	orrs	r3, r2
 800a026:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a028:	4b45      	ldr	r3, [pc, #276]	; (800a140 <HAL_RCC_OscConfig+0x280>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7fa f8c7 	bl	80041c0 <HAL_InitTick>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d043      	beq.n	800a0c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e249      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d023      	beq.n	800a08c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a044:	4b3d      	ldr	r3, [pc, #244]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a3c      	ldr	r2, [pc, #240]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a04a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a04e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a050:	f7fa f902 	bl	8004258 <HAL_GetTick>
 800a054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a056:	e008      	b.n	800a06a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a058:	f7fa f8fe 	bl	8004258 <HAL_GetTick>
 800a05c:	4602      	mov	r2, r0
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	2b02      	cmp	r3, #2
 800a064:	d901      	bls.n	800a06a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	e232      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a06a:	4b34      	ldr	r3, [pc, #208]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a072:	2b00      	cmp	r3, #0
 800a074:	d0f0      	beq.n	800a058 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a076:	4b31      	ldr	r3, [pc, #196]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	061b      	lsls	r3, r3, #24
 800a084:	492d      	ldr	r1, [pc, #180]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a086:	4313      	orrs	r3, r2
 800a088:	604b      	str	r3, [r1, #4]
 800a08a:	e01a      	b.n	800a0c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a08c:	4b2b      	ldr	r3, [pc, #172]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a2a      	ldr	r2, [pc, #168]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a092:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a098:	f7fa f8de 	bl	8004258 <HAL_GetTick>
 800a09c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a09e:	e008      	b.n	800a0b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0a0:	f7fa f8da 	bl	8004258 <HAL_GetTick>
 800a0a4:	4602      	mov	r2, r0
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	d901      	bls.n	800a0b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a0ae:	2303      	movs	r3, #3
 800a0b0:	e20e      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a0b2:	4b22      	ldr	r3, [pc, #136]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d1f0      	bne.n	800a0a0 <HAL_RCC_OscConfig+0x1e0>
 800a0be:	e000      	b.n	800a0c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a0c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 0308 	and.w	r3, r3, #8
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d041      	beq.n	800a152 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	695b      	ldr	r3, [r3, #20]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d01c      	beq.n	800a110 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a0d6:	4b19      	ldr	r3, [pc, #100]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a0d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0dc:	4a17      	ldr	r2, [pc, #92]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a0de:	f043 0301 	orr.w	r3, r3, #1
 800a0e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0e6:	f7fa f8b7 	bl	8004258 <HAL_GetTick>
 800a0ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a0ec:	e008      	b.n	800a100 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0ee:	f7fa f8b3 	bl	8004258 <HAL_GetTick>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	1ad3      	subs	r3, r2, r3
 800a0f8:	2b02      	cmp	r3, #2
 800a0fa:	d901      	bls.n	800a100 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a0fc:	2303      	movs	r3, #3
 800a0fe:	e1e7      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a100:	4b0e      	ldr	r3, [pc, #56]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a106:	f003 0302 	and.w	r3, r3, #2
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d0ef      	beq.n	800a0ee <HAL_RCC_OscConfig+0x22e>
 800a10e:	e020      	b.n	800a152 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a110:	4b0a      	ldr	r3, [pc, #40]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a116:	4a09      	ldr	r2, [pc, #36]	; (800a13c <HAL_RCC_OscConfig+0x27c>)
 800a118:	f023 0301 	bic.w	r3, r3, #1
 800a11c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a120:	f7fa f89a 	bl	8004258 <HAL_GetTick>
 800a124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a126:	e00d      	b.n	800a144 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a128:	f7fa f896 	bl	8004258 <HAL_GetTick>
 800a12c:	4602      	mov	r2, r0
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	1ad3      	subs	r3, r2, r3
 800a132:	2b02      	cmp	r3, #2
 800a134:	d906      	bls.n	800a144 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a136:	2303      	movs	r3, #3
 800a138:	e1ca      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
 800a13a:	bf00      	nop
 800a13c:	40021000 	.word	0x40021000
 800a140:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a144:	4b8c      	ldr	r3, [pc, #560]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a14a:	f003 0302 	and.w	r3, r3, #2
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1ea      	bne.n	800a128 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f003 0304 	and.w	r3, r3, #4
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f000 80a6 	beq.w	800a2ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a160:	2300      	movs	r3, #0
 800a162:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a164:	4b84      	ldr	r3, [pc, #528]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d101      	bne.n	800a174 <HAL_RCC_OscConfig+0x2b4>
 800a170:	2301      	movs	r3, #1
 800a172:	e000      	b.n	800a176 <HAL_RCC_OscConfig+0x2b6>
 800a174:	2300      	movs	r3, #0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00d      	beq.n	800a196 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a17a:	4b7f      	ldr	r3, [pc, #508]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a17c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a17e:	4a7e      	ldr	r2, [pc, #504]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a184:	6593      	str	r3, [r2, #88]	; 0x58
 800a186:	4b7c      	ldr	r3, [pc, #496]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a18a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a18e:	60fb      	str	r3, [r7, #12]
 800a190:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a192:	2301      	movs	r3, #1
 800a194:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a196:	4b79      	ldr	r3, [pc, #484]	; (800a37c <HAL_RCC_OscConfig+0x4bc>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d118      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a1a2:	4b76      	ldr	r3, [pc, #472]	; (800a37c <HAL_RCC_OscConfig+0x4bc>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a75      	ldr	r2, [pc, #468]	; (800a37c <HAL_RCC_OscConfig+0x4bc>)
 800a1a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a1ae:	f7fa f853 	bl	8004258 <HAL_GetTick>
 800a1b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a1b4:	e008      	b.n	800a1c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a1b6:	f7fa f84f 	bl	8004258 <HAL_GetTick>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	1ad3      	subs	r3, r2, r3
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d901      	bls.n	800a1c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e183      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a1c8:	4b6c      	ldr	r3, [pc, #432]	; (800a37c <HAL_RCC_OscConfig+0x4bc>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d0f0      	beq.n	800a1b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d108      	bne.n	800a1ee <HAL_RCC_OscConfig+0x32e>
 800a1dc:	4b66      	ldr	r3, [pc, #408]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1e2:	4a65      	ldr	r2, [pc, #404]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a1e4:	f043 0301 	orr.w	r3, r3, #1
 800a1e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a1ec:	e024      	b.n	800a238 <HAL_RCC_OscConfig+0x378>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	2b05      	cmp	r3, #5
 800a1f4:	d110      	bne.n	800a218 <HAL_RCC_OscConfig+0x358>
 800a1f6:	4b60      	ldr	r3, [pc, #384]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a1f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1fc:	4a5e      	ldr	r2, [pc, #376]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a1fe:	f043 0304 	orr.w	r3, r3, #4
 800a202:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a206:	4b5c      	ldr	r3, [pc, #368]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a20c:	4a5a      	ldr	r2, [pc, #360]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a20e:	f043 0301 	orr.w	r3, r3, #1
 800a212:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a216:	e00f      	b.n	800a238 <HAL_RCC_OscConfig+0x378>
 800a218:	4b57      	ldr	r3, [pc, #348]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a21e:	4a56      	ldr	r2, [pc, #344]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a220:	f023 0301 	bic.w	r3, r3, #1
 800a224:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a228:	4b53      	ldr	r3, [pc, #332]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a22a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a22e:	4a52      	ldr	r2, [pc, #328]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a230:	f023 0304 	bic.w	r3, r3, #4
 800a234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d016      	beq.n	800a26e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a240:	f7fa f80a 	bl	8004258 <HAL_GetTick>
 800a244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a246:	e00a      	b.n	800a25e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a248:	f7fa f806 	bl	8004258 <HAL_GetTick>
 800a24c:	4602      	mov	r2, r0
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	1ad3      	subs	r3, r2, r3
 800a252:	f241 3288 	movw	r2, #5000	; 0x1388
 800a256:	4293      	cmp	r3, r2
 800a258:	d901      	bls.n	800a25e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a25a:	2303      	movs	r3, #3
 800a25c:	e138      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a25e:	4b46      	ldr	r3, [pc, #280]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a264:	f003 0302 	and.w	r3, r3, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d0ed      	beq.n	800a248 <HAL_RCC_OscConfig+0x388>
 800a26c:	e015      	b.n	800a29a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a26e:	f7f9 fff3 	bl	8004258 <HAL_GetTick>
 800a272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a274:	e00a      	b.n	800a28c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a276:	f7f9 ffef 	bl	8004258 <HAL_GetTick>
 800a27a:	4602      	mov	r2, r0
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	1ad3      	subs	r3, r2, r3
 800a280:	f241 3288 	movw	r2, #5000	; 0x1388
 800a284:	4293      	cmp	r3, r2
 800a286:	d901      	bls.n	800a28c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a288:	2303      	movs	r3, #3
 800a28a:	e121      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a28c:	4b3a      	ldr	r3, [pc, #232]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a292:	f003 0302 	and.w	r3, r3, #2
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1ed      	bne.n	800a276 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a29a:	7ffb      	ldrb	r3, [r7, #31]
 800a29c:	2b01      	cmp	r3, #1
 800a29e:	d105      	bne.n	800a2ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2a0:	4b35      	ldr	r3, [pc, #212]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2a4:	4a34      	ldr	r2, [pc, #208]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a2aa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 0320 	and.w	r3, r3, #32
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d03c      	beq.n	800a332 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	699b      	ldr	r3, [r3, #24]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d01c      	beq.n	800a2fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a2c0:	4b2d      	ldr	r3, [pc, #180]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a2c6:	4a2c      	ldr	r2, [pc, #176]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2c8:	f043 0301 	orr.w	r3, r3, #1
 800a2cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2d0:	f7f9 ffc2 	bl	8004258 <HAL_GetTick>
 800a2d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a2d6:	e008      	b.n	800a2ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a2d8:	f7f9 ffbe 	bl	8004258 <HAL_GetTick>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	1ad3      	subs	r3, r2, r3
 800a2e2:	2b02      	cmp	r3, #2
 800a2e4:	d901      	bls.n	800a2ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a2e6:	2303      	movs	r3, #3
 800a2e8:	e0f2      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a2ea:	4b23      	ldr	r3, [pc, #140]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a2f0:	f003 0302 	and.w	r3, r3, #2
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d0ef      	beq.n	800a2d8 <HAL_RCC_OscConfig+0x418>
 800a2f8:	e01b      	b.n	800a332 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a2fa:	4b1f      	ldr	r3, [pc, #124]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a2fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a300:	4a1d      	ldr	r2, [pc, #116]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a302:	f023 0301 	bic.w	r3, r3, #1
 800a306:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a30a:	f7f9 ffa5 	bl	8004258 <HAL_GetTick>
 800a30e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a310:	e008      	b.n	800a324 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a312:	f7f9 ffa1 	bl	8004258 <HAL_GetTick>
 800a316:	4602      	mov	r2, r0
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	1ad3      	subs	r3, r2, r3
 800a31c:	2b02      	cmp	r3, #2
 800a31e:	d901      	bls.n	800a324 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a320:	2303      	movs	r3, #3
 800a322:	e0d5      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a324:	4b14      	ldr	r3, [pc, #80]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a326:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a32a:	f003 0302 	and.w	r3, r3, #2
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d1ef      	bne.n	800a312 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	69db      	ldr	r3, [r3, #28]
 800a336:	2b00      	cmp	r3, #0
 800a338:	f000 80c9 	beq.w	800a4ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a33c:	4b0e      	ldr	r3, [pc, #56]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	f003 030c 	and.w	r3, r3, #12
 800a344:	2b0c      	cmp	r3, #12
 800a346:	f000 8083 	beq.w	800a450 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	69db      	ldr	r3, [r3, #28]
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d15e      	bne.n	800a410 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a352:	4b09      	ldr	r3, [pc, #36]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a08      	ldr	r2, [pc, #32]	; (800a378 <HAL_RCC_OscConfig+0x4b8>)
 800a358:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a35c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a35e:	f7f9 ff7b 	bl	8004258 <HAL_GetTick>
 800a362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a364:	e00c      	b.n	800a380 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a366:	f7f9 ff77 	bl	8004258 <HAL_GetTick>
 800a36a:	4602      	mov	r2, r0
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b02      	cmp	r3, #2
 800a372:	d905      	bls.n	800a380 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e0ab      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
 800a378:	40021000 	.word	0x40021000
 800a37c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a380:	4b55      	ldr	r3, [pc, #340]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d1ec      	bne.n	800a366 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a38c:	4b52      	ldr	r3, [pc, #328]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a38e:	68da      	ldr	r2, [r3, #12]
 800a390:	4b52      	ldr	r3, [pc, #328]	; (800a4dc <HAL_RCC_OscConfig+0x61c>)
 800a392:	4013      	ands	r3, r2
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	6a11      	ldr	r1, [r2, #32]
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a39c:	3a01      	subs	r2, #1
 800a39e:	0112      	lsls	r2, r2, #4
 800a3a0:	4311      	orrs	r1, r2
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a3a6:	0212      	lsls	r2, r2, #8
 800a3a8:	4311      	orrs	r1, r2
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a3ae:	0852      	lsrs	r2, r2, #1
 800a3b0:	3a01      	subs	r2, #1
 800a3b2:	0552      	lsls	r2, r2, #21
 800a3b4:	4311      	orrs	r1, r2
 800a3b6:	687a      	ldr	r2, [r7, #4]
 800a3b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a3ba:	0852      	lsrs	r2, r2, #1
 800a3bc:	3a01      	subs	r2, #1
 800a3be:	0652      	lsls	r2, r2, #25
 800a3c0:	4311      	orrs	r1, r2
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a3c6:	06d2      	lsls	r2, r2, #27
 800a3c8:	430a      	orrs	r2, r1
 800a3ca:	4943      	ldr	r1, [pc, #268]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a3d0:	4b41      	ldr	r3, [pc, #260]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a40      	ldr	r2, [pc, #256]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a3d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a3da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a3dc:	4b3e      	ldr	r3, [pc, #248]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a3de:	68db      	ldr	r3, [r3, #12]
 800a3e0:	4a3d      	ldr	r2, [pc, #244]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a3e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a3e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e8:	f7f9 ff36 	bl	8004258 <HAL_GetTick>
 800a3ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3ee:	e008      	b.n	800a402 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3f0:	f7f9 ff32 	bl	8004258 <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d901      	bls.n	800a402 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a3fe:	2303      	movs	r3, #3
 800a400:	e066      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a402:	4b35      	ldr	r3, [pc, #212]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d0f0      	beq.n	800a3f0 <HAL_RCC_OscConfig+0x530>
 800a40e:	e05e      	b.n	800a4ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a410:	4b31      	ldr	r3, [pc, #196]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a30      	ldr	r2, [pc, #192]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a416:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a41a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a41c:	f7f9 ff1c 	bl	8004258 <HAL_GetTick>
 800a420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a422:	e008      	b.n	800a436 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a424:	f7f9 ff18 	bl	8004258 <HAL_GetTick>
 800a428:	4602      	mov	r2, r0
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	1ad3      	subs	r3, r2, r3
 800a42e:	2b02      	cmp	r3, #2
 800a430:	d901      	bls.n	800a436 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a432:	2303      	movs	r3, #3
 800a434:	e04c      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a436:	4b28      	ldr	r3, [pc, #160]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1f0      	bne.n	800a424 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a442:	4b25      	ldr	r3, [pc, #148]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a444:	68da      	ldr	r2, [r3, #12]
 800a446:	4924      	ldr	r1, [pc, #144]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a448:	4b25      	ldr	r3, [pc, #148]	; (800a4e0 <HAL_RCC_OscConfig+0x620>)
 800a44a:	4013      	ands	r3, r2
 800a44c:	60cb      	str	r3, [r1, #12]
 800a44e:	e03e      	b.n	800a4ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	69db      	ldr	r3, [r3, #28]
 800a454:	2b01      	cmp	r3, #1
 800a456:	d101      	bne.n	800a45c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a458:	2301      	movs	r3, #1
 800a45a:	e039      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a45c:	4b1e      	ldr	r3, [pc, #120]	; (800a4d8 <HAL_RCC_OscConfig+0x618>)
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	f003 0203 	and.w	r2, r3, #3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6a1b      	ldr	r3, [r3, #32]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d12c      	bne.n	800a4ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a47a:	3b01      	subs	r3, #1
 800a47c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a47e:	429a      	cmp	r2, r3
 800a480:	d123      	bne.n	800a4ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a48c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a48e:	429a      	cmp	r2, r3
 800a490:	d11b      	bne.n	800a4ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a49c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d113      	bne.n	800a4ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ac:	085b      	lsrs	r3, r3, #1
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d109      	bne.n	800a4ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4c0:	085b      	lsrs	r3, r3, #1
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a4c6:	429a      	cmp	r2, r3
 800a4c8:	d001      	beq.n	800a4ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e000      	b.n	800a4d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3720      	adds	r7, #32
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	40021000 	.word	0x40021000
 800a4dc:	019f800c 	.word	0x019f800c
 800a4e0:	feeefffc 	.word	0xfeeefffc

0800a4e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b086      	sub	sp, #24
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d101      	bne.n	800a4fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e11e      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4fc:	4b91      	ldr	r3, [pc, #580]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f003 030f 	and.w	r3, r3, #15
 800a504:	683a      	ldr	r2, [r7, #0]
 800a506:	429a      	cmp	r2, r3
 800a508:	d910      	bls.n	800a52c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a50a:	4b8e      	ldr	r3, [pc, #568]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f023 020f 	bic.w	r2, r3, #15
 800a512:	498c      	ldr	r1, [pc, #560]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	4313      	orrs	r3, r2
 800a518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a51a:	4b8a      	ldr	r3, [pc, #552]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f003 030f 	and.w	r3, r3, #15
 800a522:	683a      	ldr	r2, [r7, #0]
 800a524:	429a      	cmp	r2, r3
 800a526:	d001      	beq.n	800a52c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e106      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f003 0301 	and.w	r3, r3, #1
 800a534:	2b00      	cmp	r3, #0
 800a536:	d073      	beq.n	800a620 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	2b03      	cmp	r3, #3
 800a53e:	d129      	bne.n	800a594 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a540:	4b81      	ldr	r3, [pc, #516]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d101      	bne.n	800a550 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e0f4      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a550:	f000 f9ca 	bl	800a8e8 <RCC_GetSysClockFreqFromPLLSource>
 800a554:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	4a7c      	ldr	r2, [pc, #496]	; (800a74c <HAL_RCC_ClockConfig+0x268>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d93f      	bls.n	800a5de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a55e:	4b7a      	ldr	r3, [pc, #488]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a560:	689b      	ldr	r3, [r3, #8]
 800a562:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d009      	beq.n	800a57e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a572:	2b00      	cmp	r3, #0
 800a574:	d033      	beq.n	800a5de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d12f      	bne.n	800a5de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a57e:	4b72      	ldr	r3, [pc, #456]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a586:	4a70      	ldr	r2, [pc, #448]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a58c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a58e:	2380      	movs	r3, #128	; 0x80
 800a590:	617b      	str	r3, [r7, #20]
 800a592:	e024      	b.n	800a5de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d107      	bne.n	800a5ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a59c:	4b6a      	ldr	r3, [pc, #424]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d109      	bne.n	800a5bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e0c6      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a5ac:	4b66      	ldr	r3, [pc, #408]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d101      	bne.n	800a5bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e0be      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a5bc:	f000 f8ce 	bl	800a75c <HAL_RCC_GetSysClockFreq>
 800a5c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	4a61      	ldr	r2, [pc, #388]	; (800a74c <HAL_RCC_ClockConfig+0x268>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d909      	bls.n	800a5de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a5ca:	4b5f      	ldr	r3, [pc, #380]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a5cc:	689b      	ldr	r3, [r3, #8]
 800a5ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a5d2:	4a5d      	ldr	r2, [pc, #372]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a5d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a5da:	2380      	movs	r3, #128	; 0x80
 800a5dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a5de:	4b5a      	ldr	r3, [pc, #360]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	f023 0203 	bic.w	r2, r3, #3
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	4957      	ldr	r1, [pc, #348]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5f0:	f7f9 fe32 	bl	8004258 <HAL_GetTick>
 800a5f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5f6:	e00a      	b.n	800a60e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5f8:	f7f9 fe2e 	bl	8004258 <HAL_GetTick>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	f241 3288 	movw	r2, #5000	; 0x1388
 800a606:	4293      	cmp	r3, r2
 800a608:	d901      	bls.n	800a60e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a60a:	2303      	movs	r3, #3
 800a60c:	e095      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a60e:	4b4e      	ldr	r3, [pc, #312]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	f003 020c 	and.w	r2, r3, #12
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d1eb      	bne.n	800a5f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f003 0302 	and.w	r3, r3, #2
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d023      	beq.n	800a674 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f003 0304 	and.w	r3, r3, #4
 800a634:	2b00      	cmp	r3, #0
 800a636:	d005      	beq.n	800a644 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a638:	4b43      	ldr	r3, [pc, #268]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	4a42      	ldr	r2, [pc, #264]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a63e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a642:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f003 0308 	and.w	r3, r3, #8
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d007      	beq.n	800a660 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a650:	4b3d      	ldr	r3, [pc, #244]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a658:	4a3b      	ldr	r2, [pc, #236]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a65a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a65e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a660:	4b39      	ldr	r3, [pc, #228]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a662:	689b      	ldr	r3, [r3, #8]
 800a664:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	4936      	ldr	r1, [pc, #216]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a66e:	4313      	orrs	r3, r2
 800a670:	608b      	str	r3, [r1, #8]
 800a672:	e008      	b.n	800a686 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	2b80      	cmp	r3, #128	; 0x80
 800a678:	d105      	bne.n	800a686 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a67a:	4b33      	ldr	r3, [pc, #204]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	4a32      	ldr	r2, [pc, #200]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a680:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a684:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a686:	4b2f      	ldr	r3, [pc, #188]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 030f 	and.w	r3, r3, #15
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	429a      	cmp	r2, r3
 800a692:	d21d      	bcs.n	800a6d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a694:	4b2b      	ldr	r3, [pc, #172]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f023 020f 	bic.w	r2, r3, #15
 800a69c:	4929      	ldr	r1, [pc, #164]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a6a4:	f7f9 fdd8 	bl	8004258 <HAL_GetTick>
 800a6a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6aa:	e00a      	b.n	800a6c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a6ac:	f7f9 fdd4 	bl	8004258 <HAL_GetTick>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	1ad3      	subs	r3, r2, r3
 800a6b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d901      	bls.n	800a6c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e03b      	b.n	800a73a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6c2:	4b20      	ldr	r3, [pc, #128]	; (800a744 <HAL_RCC_ClockConfig+0x260>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f003 030f 	and.w	r3, r3, #15
 800a6ca:	683a      	ldr	r2, [r7, #0]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d1ed      	bne.n	800a6ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f003 0304 	and.w	r3, r3, #4
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d008      	beq.n	800a6ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a6dc:	4b1a      	ldr	r3, [pc, #104]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	4917      	ldr	r1, [pc, #92]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0308 	and.w	r3, r3, #8
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d009      	beq.n	800a70e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a6fa:	4b13      	ldr	r3, [pc, #76]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	691b      	ldr	r3, [r3, #16]
 800a706:	00db      	lsls	r3, r3, #3
 800a708:	490f      	ldr	r1, [pc, #60]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a70a:	4313      	orrs	r3, r2
 800a70c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a70e:	f000 f825 	bl	800a75c <HAL_RCC_GetSysClockFreq>
 800a712:	4602      	mov	r2, r0
 800a714:	4b0c      	ldr	r3, [pc, #48]	; (800a748 <HAL_RCC_ClockConfig+0x264>)
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	091b      	lsrs	r3, r3, #4
 800a71a:	f003 030f 	and.w	r3, r3, #15
 800a71e:	490c      	ldr	r1, [pc, #48]	; (800a750 <HAL_RCC_ClockConfig+0x26c>)
 800a720:	5ccb      	ldrb	r3, [r1, r3]
 800a722:	f003 031f 	and.w	r3, r3, #31
 800a726:	fa22 f303 	lsr.w	r3, r2, r3
 800a72a:	4a0a      	ldr	r2, [pc, #40]	; (800a754 <HAL_RCC_ClockConfig+0x270>)
 800a72c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a72e:	4b0a      	ldr	r3, [pc, #40]	; (800a758 <HAL_RCC_ClockConfig+0x274>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4618      	mov	r0, r3
 800a734:	f7f9 fd44 	bl	80041c0 <HAL_InitTick>
 800a738:	4603      	mov	r3, r0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	40022000 	.word	0x40022000
 800a748:	40021000 	.word	0x40021000
 800a74c:	04c4b400 	.word	0x04c4b400
 800a750:	0800d710 	.word	0x0800d710
 800a754:	20000000 	.word	0x20000000
 800a758:	20000004 	.word	0x20000004

0800a75c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b087      	sub	sp, #28
 800a760:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a762:	4b2c      	ldr	r3, [pc, #176]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	f003 030c 	and.w	r3, r3, #12
 800a76a:	2b04      	cmp	r3, #4
 800a76c:	d102      	bne.n	800a774 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a76e:	4b2a      	ldr	r3, [pc, #168]	; (800a818 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a770:	613b      	str	r3, [r7, #16]
 800a772:	e047      	b.n	800a804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a774:	4b27      	ldr	r3, [pc, #156]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	f003 030c 	and.w	r3, r3, #12
 800a77c:	2b08      	cmp	r3, #8
 800a77e:	d102      	bne.n	800a786 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a780:	4b26      	ldr	r3, [pc, #152]	; (800a81c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a782:	613b      	str	r3, [r7, #16]
 800a784:	e03e      	b.n	800a804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a786:	4b23      	ldr	r3, [pc, #140]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	f003 030c 	and.w	r3, r3, #12
 800a78e:	2b0c      	cmp	r3, #12
 800a790:	d136      	bne.n	800a800 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a792:	4b20      	ldr	r3, [pc, #128]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	f003 0303 	and.w	r3, r3, #3
 800a79a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a79c:	4b1d      	ldr	r3, [pc, #116]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	091b      	lsrs	r3, r3, #4
 800a7a2:	f003 030f 	and.w	r3, r3, #15
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2b03      	cmp	r3, #3
 800a7ae:	d10c      	bne.n	800a7ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7b0:	4a1a      	ldr	r2, [pc, #104]	; (800a81c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7b8:	4a16      	ldr	r2, [pc, #88]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7ba:	68d2      	ldr	r2, [r2, #12]
 800a7bc:	0a12      	lsrs	r2, r2, #8
 800a7be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a7c2:	fb02 f303 	mul.w	r3, r2, r3
 800a7c6:	617b      	str	r3, [r7, #20]
      break;
 800a7c8:	e00c      	b.n	800a7e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7ca:	4a13      	ldr	r2, [pc, #76]	; (800a818 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7d2:	4a10      	ldr	r2, [pc, #64]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7d4:	68d2      	ldr	r2, [r2, #12]
 800a7d6:	0a12      	lsrs	r2, r2, #8
 800a7d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a7dc:	fb02 f303 	mul.w	r3, r2, r3
 800a7e0:	617b      	str	r3, [r7, #20]
      break;
 800a7e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a7e4:	4b0b      	ldr	r3, [pc, #44]	; (800a814 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	0e5b      	lsrs	r3, r3, #25
 800a7ea:	f003 0303 	and.w	r3, r3, #3
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	005b      	lsls	r3, r3, #1
 800a7f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a7f4:	697a      	ldr	r2, [r7, #20]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7fc:	613b      	str	r3, [r7, #16]
 800a7fe:	e001      	b.n	800a804 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a800:	2300      	movs	r3, #0
 800a802:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a804:	693b      	ldr	r3, [r7, #16]
}
 800a806:	4618      	mov	r0, r3
 800a808:	371c      	adds	r7, #28
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr
 800a812:	bf00      	nop
 800a814:	40021000 	.word	0x40021000
 800a818:	00f42400 	.word	0x00f42400
 800a81c:	007a1200 	.word	0x007a1200

0800a820 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a820:	b480      	push	{r7}
 800a822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a824:	4b03      	ldr	r3, [pc, #12]	; (800a834 <HAL_RCC_GetHCLKFreq+0x14>)
 800a826:	681b      	ldr	r3, [r3, #0]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	46bd      	mov	sp, r7
 800a82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a830:	4770      	bx	lr
 800a832:	bf00      	nop
 800a834:	20000000 	.word	0x20000000

0800a838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a83c:	f7ff fff0 	bl	800a820 <HAL_RCC_GetHCLKFreq>
 800a840:	4602      	mov	r2, r0
 800a842:	4b06      	ldr	r3, [pc, #24]	; (800a85c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	0a1b      	lsrs	r3, r3, #8
 800a848:	f003 0307 	and.w	r3, r3, #7
 800a84c:	4904      	ldr	r1, [pc, #16]	; (800a860 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a84e:	5ccb      	ldrb	r3, [r1, r3]
 800a850:	f003 031f 	and.w	r3, r3, #31
 800a854:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a858:	4618      	mov	r0, r3
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	40021000 	.word	0x40021000
 800a860:	0800d720 	.word	0x0800d720

0800a864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a868:	f7ff ffda 	bl	800a820 <HAL_RCC_GetHCLKFreq>
 800a86c:	4602      	mov	r2, r0
 800a86e:	4b06      	ldr	r3, [pc, #24]	; (800a888 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	0adb      	lsrs	r3, r3, #11
 800a874:	f003 0307 	and.w	r3, r3, #7
 800a878:	4904      	ldr	r1, [pc, #16]	; (800a88c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a87a:	5ccb      	ldrb	r3, [r1, r3]
 800a87c:	f003 031f 	and.w	r3, r3, #31
 800a880:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a884:	4618      	mov	r0, r3
 800a886:	bd80      	pop	{r7, pc}
 800a888:	40021000 	.word	0x40021000
 800a88c:	0800d720 	.word	0x0800d720

0800a890 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a890:	b480      	push	{r7}
 800a892:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800a894:	4b05      	ldr	r3, [pc, #20]	; (800a8ac <HAL_RCC_EnableCSS+0x1c>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4a04      	ldr	r2, [pc, #16]	; (800a8ac <HAL_RCC_EnableCSS+0x1c>)
 800a89a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a89e:	6013      	str	r3, [r2, #0]
}
 800a8a0:	bf00      	nop
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop
 800a8ac:	40021000 	.word	0x40021000

0800a8b0 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a8b4:	4b07      	ldr	r3, [pc, #28]	; (800a8d4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a8b6:	69db      	ldr	r3, [r3, #28]
 800a8b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8c0:	d105      	bne.n	800a8ce <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a8c2:	f000 f809 	bl	800a8d8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a8c6:	4b03      	ldr	r3, [pc, #12]	; (800a8d4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a8c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8cc:	621a      	str	r2, [r3, #32]
  }
}
 800a8ce:	bf00      	nop
 800a8d0:	bd80      	pop	{r7, pc}
 800a8d2:	bf00      	nop
 800a8d4:	40021000 	.word	0x40021000

0800a8d8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800a8dc:	bf00      	nop
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
	...

0800a8e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b087      	sub	sp, #28
 800a8ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a8ee:	4b1e      	ldr	r3, [pc, #120]	; (800a968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	f003 0303 	and.w	r3, r3, #3
 800a8f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a8f8:	4b1b      	ldr	r3, [pc, #108]	; (800a968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	091b      	lsrs	r3, r3, #4
 800a8fe:	f003 030f 	and.w	r3, r3, #15
 800a902:	3301      	adds	r3, #1
 800a904:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	2b03      	cmp	r3, #3
 800a90a:	d10c      	bne.n	800a926 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a90c:	4a17      	ldr	r2, [pc, #92]	; (800a96c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	fbb2 f3f3 	udiv	r3, r2, r3
 800a914:	4a14      	ldr	r2, [pc, #80]	; (800a968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a916:	68d2      	ldr	r2, [r2, #12]
 800a918:	0a12      	lsrs	r2, r2, #8
 800a91a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a91e:	fb02 f303 	mul.w	r3, r2, r3
 800a922:	617b      	str	r3, [r7, #20]
    break;
 800a924:	e00c      	b.n	800a940 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a926:	4a12      	ldr	r2, [pc, #72]	; (800a970 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a92e:	4a0e      	ldr	r2, [pc, #56]	; (800a968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a930:	68d2      	ldr	r2, [r2, #12]
 800a932:	0a12      	lsrs	r2, r2, #8
 800a934:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a938:	fb02 f303 	mul.w	r3, r2, r3
 800a93c:	617b      	str	r3, [r7, #20]
    break;
 800a93e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a940:	4b09      	ldr	r3, [pc, #36]	; (800a968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	0e5b      	lsrs	r3, r3, #25
 800a946:	f003 0303 	and.w	r3, r3, #3
 800a94a:	3301      	adds	r3, #1
 800a94c:	005b      	lsls	r3, r3, #1
 800a94e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a950:	697a      	ldr	r2, [r7, #20]
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	fbb2 f3f3 	udiv	r3, r2, r3
 800a958:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a95a:	687b      	ldr	r3, [r7, #4]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	371c      	adds	r7, #28
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr
 800a968:	40021000 	.word	0x40021000
 800a96c:	007a1200 	.word	0x007a1200
 800a970:	00f42400 	.word	0x00f42400

0800a974 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b086      	sub	sp, #24
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a97c:	2300      	movs	r3, #0
 800a97e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a980:	2300      	movs	r3, #0
 800a982:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 8098 	beq.w	800aac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a992:	2300      	movs	r3, #0
 800a994:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a996:	4b43      	ldr	r3, [pc, #268]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a99a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d10d      	bne.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a9a2:	4b40      	ldr	r3, [pc, #256]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9a6:	4a3f      	ldr	r2, [pc, #252]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a9ac:	6593      	str	r3, [r2, #88]	; 0x58
 800a9ae:	4b3d      	ldr	r3, [pc, #244]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a9b6:	60bb      	str	r3, [r7, #8]
 800a9b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9be:	4b3a      	ldr	r3, [pc, #232]	; (800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a39      	ldr	r2, [pc, #228]	; (800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a9c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a9ca:	f7f9 fc45 	bl	8004258 <HAL_GetTick>
 800a9ce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a9d0:	e009      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9d2:	f7f9 fc41 	bl	8004258 <HAL_GetTick>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	d902      	bls.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	74fb      	strb	r3, [r7, #19]
        break;
 800a9e4:	e005      	b.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a9e6:	4b30      	ldr	r3, [pc, #192]	; (800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d0ef      	beq.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a9f2:	7cfb      	ldrb	r3, [r7, #19]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d159      	bne.n	800aaac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a9f8:	4b2a      	ldr	r3, [pc, #168]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa02:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d01e      	beq.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d019      	beq.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800aa14:	4b23      	ldr	r3, [pc, #140]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aa20:	4b20      	ldr	r3, [pc, #128]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa26:	4a1f      	ldr	r2, [pc, #124]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aa30:	4b1c      	ldr	r3, [pc, #112]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa36:	4a1b      	ldr	r2, [pc, #108]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aa3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800aa40:	4a18      	ldr	r2, [pc, #96]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	f003 0301 	and.w	r3, r3, #1
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d016      	beq.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa52:	f7f9 fc01 	bl	8004258 <HAL_GetTick>
 800aa56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa58:	e00b      	b.n	800aa72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa5a:	f7f9 fbfd 	bl	8004258 <HAL_GetTick>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	1ad3      	subs	r3, r2, r3
 800aa64:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d902      	bls.n	800aa72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	74fb      	strb	r3, [r7, #19]
            break;
 800aa70:	e006      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa72:	4b0c      	ldr	r3, [pc, #48]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa78:	f003 0302 	and.w	r3, r3, #2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d0ec      	beq.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800aa80:	7cfb      	ldrb	r3, [r7, #19]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d10b      	bne.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aa86:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa94:	4903      	ldr	r1, [pc, #12]	; (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa96:	4313      	orrs	r3, r2
 800aa98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800aa9c:	e008      	b.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aa9e:	7cfb      	ldrb	r3, [r7, #19]
 800aaa0:	74bb      	strb	r3, [r7, #18]
 800aaa2:	e005      	b.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800aaa4:	40021000 	.word	0x40021000
 800aaa8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaac:	7cfb      	ldrb	r3, [r7, #19]
 800aaae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aab0:	7c7b      	ldrb	r3, [r7, #17]
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d105      	bne.n	800aac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aab6:	4ba7      	ldr	r3, [pc, #668]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaba:	4aa6      	ldr	r2, [pc, #664]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aabc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aac0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f003 0301 	and.w	r3, r3, #1
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d00a      	beq.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aace:	4ba1      	ldr	r3, [pc, #644]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aad4:	f023 0203 	bic.w	r2, r3, #3
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	685b      	ldr	r3, [r3, #4]
 800aadc:	499d      	ldr	r1, [pc, #628]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aade:	4313      	orrs	r3, r2
 800aae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f003 0302 	and.w	r3, r3, #2
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00a      	beq.n	800ab06 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aaf0:	4b98      	ldr	r3, [pc, #608]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaf6:	f023 020c 	bic.w	r2, r3, #12
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	4995      	ldr	r1, [pc, #596]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab00:	4313      	orrs	r3, r2
 800ab02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f003 0304 	and.w	r3, r3, #4
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00a      	beq.n	800ab28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ab12:	4b90      	ldr	r3, [pc, #576]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	498c      	ldr	r1, [pc, #560]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab22:	4313      	orrs	r3, r2
 800ab24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f003 0308 	and.w	r3, r3, #8
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00a      	beq.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ab34:	4b87      	ldr	r3, [pc, #540]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	4984      	ldr	r1, [pc, #528]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab44:	4313      	orrs	r3, r2
 800ab46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f003 0310 	and.w	r3, r3, #16
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d00a      	beq.n	800ab6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ab56:	4b7f      	ldr	r3, [pc, #508]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	695b      	ldr	r3, [r3, #20]
 800ab64:	497b      	ldr	r1, [pc, #492]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab66:	4313      	orrs	r3, r2
 800ab68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f003 0320 	and.w	r3, r3, #32
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00a      	beq.n	800ab8e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ab78:	4b76      	ldr	r3, [pc, #472]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	699b      	ldr	r3, [r3, #24]
 800ab86:	4973      	ldr	r1, [pc, #460]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d00a      	beq.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ab9a:	4b6e      	ldr	r3, [pc, #440]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aba0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	69db      	ldr	r3, [r3, #28]
 800aba8:	496a      	ldr	r1, [pc, #424]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abaa:	4313      	orrs	r3, r2
 800abac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00a      	beq.n	800abd2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800abbc:	4b65      	ldr	r3, [pc, #404]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abc2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6a1b      	ldr	r3, [r3, #32]
 800abca:	4962      	ldr	r1, [pc, #392]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abcc:	4313      	orrs	r3, r2
 800abce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d00a      	beq.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800abde:	4b5d      	ldr	r3, [pc, #372]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abe4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abec:	4959      	ldr	r1, [pc, #356]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abee:	4313      	orrs	r3, r2
 800abf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d00a      	beq.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ac00:	4b54      	ldr	r3, [pc, #336]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ac06:	f023 0203 	bic.w	r2, r3, #3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac0e:	4951      	ldr	r1, [pc, #324]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac10:	4313      	orrs	r3, r2
 800ac12:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00a      	beq.n	800ac38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ac22:	4b4c      	ldr	r3, [pc, #304]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac30:	4948      	ldr	r1, [pc, #288]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac32:	4313      	orrs	r3, r2
 800ac34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d015      	beq.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ac44:	4b43      	ldr	r3, [pc, #268]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac52:	4940      	ldr	r1, [pc, #256]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac54:	4313      	orrs	r3, r2
 800ac56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac62:	d105      	bne.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac64:	4b3b      	ldr	r3, [pc, #236]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	4a3a      	ldr	r2, [pc, #232]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d015      	beq.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ac7c:	4b35      	ldr	r3, [pc, #212]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac8a:	4932      	ldr	r1, [pc, #200]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ac9a:	d105      	bne.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac9c:	4b2d      	ldr	r3, [pc, #180]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac9e:	68db      	ldr	r3, [r3, #12]
 800aca0:	4a2c      	ldr	r2, [pc, #176]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aca2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aca6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d015      	beq.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800acb4:	4b27      	ldr	r3, [pc, #156]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc2:	4924      	ldr	r1, [pc, #144]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acc4:	4313      	orrs	r3, r2
 800acc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800acd2:	d105      	bne.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acd4:	4b1f      	ldr	r3, [pc, #124]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	4a1e      	ldr	r2, [pc, #120]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acde:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d015      	beq.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800acec:	4b19      	ldr	r3, [pc, #100]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acf2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acfa:	4916      	ldr	r1, [pc, #88]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800acfc:	4313      	orrs	r3, r2
 800acfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad0a:	d105      	bne.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad0c:	4b11      	ldr	r3, [pc, #68]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	4a10      	ldr	r2, [pc, #64]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad16:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d019      	beq.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ad24:	4b0b      	ldr	r3, [pc, #44]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad32:	4908      	ldr	r1, [pc, #32]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad34:	4313      	orrs	r3, r2
 800ad36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad42:	d109      	bne.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad44:	4b03      	ldr	r3, [pc, #12]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad46:	68db      	ldr	r3, [r3, #12]
 800ad48:	4a02      	ldr	r2, [pc, #8]	; (800ad54 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ad4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad4e:	60d3      	str	r3, [r2, #12]
 800ad50:	e002      	b.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800ad52:	bf00      	nop
 800ad54:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d015      	beq.n	800ad90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ad64:	4b29      	ldr	r3, [pc, #164]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad72:	4926      	ldr	r1, [pc, #152]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad74:	4313      	orrs	r3, r2
 800ad76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad82:	d105      	bne.n	800ad90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ad84:	4b21      	ldr	r3, [pc, #132]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	4a20      	ldr	r2, [pc, #128]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad8e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d015      	beq.n	800adc8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ad9c:	4b1b      	ldr	r3, [pc, #108]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ad9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ada2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800adaa:	4918      	ldr	r1, [pc, #96]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adac:	4313      	orrs	r3, r2
 800adae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800adb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adba:	d105      	bne.n	800adc8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800adbc:	4b13      	ldr	r3, [pc, #76]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adbe:	68db      	ldr	r3, [r3, #12]
 800adc0:	4a12      	ldr	r2, [pc, #72]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adc6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800add0:	2b00      	cmp	r3, #0
 800add2:	d015      	beq.n	800ae00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800add4:	4b0d      	ldr	r3, [pc, #52]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800add6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ade2:	490a      	ldr	r1, [pc, #40]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ade4:	4313      	orrs	r3, r2
 800ade6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adf2:	d105      	bne.n	800ae00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adf4:	4b05      	ldr	r3, [pc, #20]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adf6:	68db      	ldr	r3, [r3, #12]
 800adf8:	4a04      	ldr	r2, [pc, #16]	; (800ae0c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800adfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800adfe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ae00:	7cbb      	ldrb	r3, [r7, #18]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3718      	adds	r7, #24
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
 800ae0a:	bf00      	nop
 800ae0c:	40021000 	.word	0x40021000

0800ae10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d101      	bne.n	800ae22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e09d      	b.n	800af5e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d108      	bne.n	800ae3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae32:	d009      	beq.n	800ae48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	61da      	str	r2, [r3, #28]
 800ae3a:	e005      	b.n	800ae48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2200      	movs	r2, #0
 800ae46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d106      	bne.n	800ae68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f7f8 fe3a 	bl	8003adc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2202      	movs	r2, #2
 800ae6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	68db      	ldr	r3, [r3, #12]
 800ae84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ae88:	d902      	bls.n	800ae90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	60fb      	str	r3, [r7, #12]
 800ae8e:	e002      	b.n	800ae96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ae90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ae9e:	d007      	beq.n	800aeb0 <HAL_SPI_Init+0xa0>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aea8:	d002      	beq.n	800aeb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800aec0:	431a      	orrs	r2, r3
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	f003 0302 	and.w	r3, r3, #2
 800aeca:	431a      	orrs	r2, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	695b      	ldr	r3, [r3, #20]
 800aed0:	f003 0301 	and.w	r3, r3, #1
 800aed4:	431a      	orrs	r2, r3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	699b      	ldr	r3, [r3, #24]
 800aeda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aede:	431a      	orrs	r2, r3
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	69db      	ldr	r3, [r3, #28]
 800aee4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aee8:	431a      	orrs	r2, r3
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a1b      	ldr	r3, [r3, #32]
 800aeee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aef2:	ea42 0103 	orr.w	r1, r2, r3
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aefa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	430a      	orrs	r2, r1
 800af04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	699b      	ldr	r3, [r3, #24]
 800af0a:	0c1b      	lsrs	r3, r3, #16
 800af0c:	f003 0204 	and.w	r2, r3, #4
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af14:	f003 0310 	and.w	r3, r3, #16
 800af18:	431a      	orrs	r2, r3
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af1e:	f003 0308 	and.w	r3, r3, #8
 800af22:	431a      	orrs	r2, r3
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	68db      	ldr	r3, [r3, #12]
 800af28:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800af2c:	ea42 0103 	orr.w	r1, r2, r3
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	430a      	orrs	r2, r1
 800af3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	69da      	ldr	r2, [r3, #28]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800af4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3710      	adds	r7, #16
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b082      	sub	sp, #8
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d101      	bne.n	800af78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af74:	2301      	movs	r3, #1
 800af76:	e049      	b.n	800b00c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	2b00      	cmp	r3, #0
 800af82:	d106      	bne.n	800af92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f7f8 fe1b 	bl	8003bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2202      	movs	r2, #2
 800af96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	3304      	adds	r3, #4
 800afa2:	4619      	mov	r1, r3
 800afa4:	4610      	mov	r0, r2
 800afa6:	f000 fafb 	bl	800b5a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2201      	movs	r2, #1
 800afae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2201      	movs	r2, #1
 800afb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2201      	movs	r2, #1
 800afc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2201      	movs	r2, #1
 800afce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2201      	movs	r2, #1
 800afd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2201      	movs	r2, #1
 800afde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2201      	movs	r2, #1
 800afe6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2201      	movs	r2, #1
 800afee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2201      	movs	r2, #1
 800aff6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2201      	movs	r2, #1
 800affe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2201      	movs	r2, #1
 800b006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b00a:	2300      	movs	r3, #0
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	68da      	ldr	r2, [r3, #12]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f022 0201 	bic.w	r2, r2, #1
 800b02a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	6a1a      	ldr	r2, [r3, #32]
 800b032:	f241 1311 	movw	r3, #4369	; 0x1111
 800b036:	4013      	ands	r3, r2
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d10f      	bne.n	800b05c <HAL_TIM_Base_Stop_IT+0x48>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	6a1a      	ldr	r2, [r3, #32]
 800b042:	f244 4344 	movw	r3, #17476	; 0x4444
 800b046:	4013      	ands	r3, r2
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d107      	bne.n	800b05c <HAL_TIM_Base_Stop_IT+0x48>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f022 0201 	bic.w	r2, r2, #1
 800b05a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b084      	sub	sp, #16
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	68db      	ldr	r3, [r3, #12]
 800b080:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	691b      	ldr	r3, [r3, #16]
 800b088:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	f003 0302 	and.w	r3, r3, #2
 800b090:	2b00      	cmp	r3, #0
 800b092:	d020      	beq.n	800b0d6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f003 0302 	and.w	r3, r3, #2
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d01b      	beq.n	800b0d6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f06f 0202 	mvn.w	r2, #2
 800b0a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	699b      	ldr	r3, [r3, #24]
 800b0b4:	f003 0303 	and.w	r3, r3, #3
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d003      	beq.n	800b0c4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 fa51 	bl	800b564 <HAL_TIM_IC_CaptureCallback>
 800b0c2:	e005      	b.n	800b0d0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f000 fa43 	bl	800b550 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 fa54 	bl	800b578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	f003 0304 	and.w	r3, r3, #4
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d020      	beq.n	800b122 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f003 0304 	and.w	r3, r3, #4
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d01b      	beq.n	800b122 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f06f 0204 	mvn.w	r2, #4
 800b0f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2202      	movs	r2, #2
 800b0f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b104:	2b00      	cmp	r3, #0
 800b106:	d003      	beq.n	800b110 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fa2b 	bl	800b564 <HAL_TIM_IC_CaptureCallback>
 800b10e:	e005      	b.n	800b11c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 fa1d 	bl	800b550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fa2e 	bl	800b578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2200      	movs	r2, #0
 800b120:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	f003 0308 	and.w	r3, r3, #8
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d020      	beq.n	800b16e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f003 0308 	and.w	r3, r3, #8
 800b132:	2b00      	cmp	r3, #0
 800b134:	d01b      	beq.n	800b16e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f06f 0208 	mvn.w	r2, #8
 800b13e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2204      	movs	r2, #4
 800b144:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	69db      	ldr	r3, [r3, #28]
 800b14c:	f003 0303 	and.w	r3, r3, #3
 800b150:	2b00      	cmp	r3, #0
 800b152:	d003      	beq.n	800b15c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 fa05 	bl	800b564 <HAL_TIM_IC_CaptureCallback>
 800b15a:	e005      	b.n	800b168 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 f9f7 	bl	800b550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fa08 	bl	800b578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	f003 0310 	and.w	r3, r3, #16
 800b174:	2b00      	cmp	r3, #0
 800b176:	d020      	beq.n	800b1ba <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	f003 0310 	and.w	r3, r3, #16
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d01b      	beq.n	800b1ba <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f06f 0210 	mvn.w	r2, #16
 800b18a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2208      	movs	r2, #8
 800b190:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	69db      	ldr	r3, [r3, #28]
 800b198:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d003      	beq.n	800b1a8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 f9df 	bl	800b564 <HAL_TIM_IC_CaptureCallback>
 800b1a6:	e005      	b.n	800b1b4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f9d1 	bl	800b550 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f000 f9e2 	bl	800b578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	f003 0301 	and.w	r3, r3, #1
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d00c      	beq.n	800b1de <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f003 0301 	and.w	r3, r3, #1
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d007      	beq.n	800b1de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f06f 0201 	mvn.w	r2, #1
 800b1d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 f9af 	bl	800b53c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d104      	bne.n	800b1f2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00c      	beq.n	800b20c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d007      	beq.n	800b20c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800b204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 fbba 	bl	800b980 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00c      	beq.n	800b230 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d007      	beq.n	800b230 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 fbb2 	bl	800b994 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b236:	2b00      	cmp	r3, #0
 800b238:	d00c      	beq.n	800b254 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b240:	2b00      	cmp	r3, #0
 800b242:	d007      	beq.n	800b254 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b24c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f99c 	bl	800b58c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	f003 0320 	and.w	r3, r3, #32
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d00c      	beq.n	800b278 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	f003 0320 	and.w	r3, r3, #32
 800b264:	2b00      	cmp	r3, #0
 800b266:	d007      	beq.n	800b278 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f06f 0220 	mvn.w	r2, #32
 800b270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 fb7a 	bl	800b96c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00c      	beq.n	800b29c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d007      	beq.n	800b29c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800b294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 fb86 	bl	800b9a8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d00c      	beq.n	800b2c0 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d007      	beq.n	800b2c0 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800b2b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 fb7e 	bl	800b9bc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d00c      	beq.n	800b2e4 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d007      	beq.n	800b2e4 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800b2dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 fb76 	bl	800b9d0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00c      	beq.n	800b308 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d007      	beq.n	800b308 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800b300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f000 fb6e 	bl	800b9e4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b308:	bf00      	nop
 800b30a:	3710      	adds	r7, #16
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b31a:	2300      	movs	r3, #0
 800b31c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b324:	2b01      	cmp	r3, #1
 800b326:	d101      	bne.n	800b32c <HAL_TIM_ConfigClockSource+0x1c>
 800b328:	2302      	movs	r3, #2
 800b32a:	e0f6      	b.n	800b51a <HAL_TIM_ConfigClockSource+0x20a>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2202      	movs	r2, #2
 800b338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b34a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b34e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b356:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	68ba      	ldr	r2, [r7, #8]
 800b35e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a6f      	ldr	r2, [pc, #444]	; (800b524 <HAL_TIM_ConfigClockSource+0x214>)
 800b366:	4293      	cmp	r3, r2
 800b368:	f000 80c1 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b36c:	4a6d      	ldr	r2, [pc, #436]	; (800b524 <HAL_TIM_ConfigClockSource+0x214>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	f200 80c6 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b374:	4a6c      	ldr	r2, [pc, #432]	; (800b528 <HAL_TIM_ConfigClockSource+0x218>)
 800b376:	4293      	cmp	r3, r2
 800b378:	f000 80b9 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b37c:	4a6a      	ldr	r2, [pc, #424]	; (800b528 <HAL_TIM_ConfigClockSource+0x218>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	f200 80be 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b384:	4a69      	ldr	r2, [pc, #420]	; (800b52c <HAL_TIM_ConfigClockSource+0x21c>)
 800b386:	4293      	cmp	r3, r2
 800b388:	f000 80b1 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b38c:	4a67      	ldr	r2, [pc, #412]	; (800b52c <HAL_TIM_ConfigClockSource+0x21c>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	f200 80b6 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b394:	4a66      	ldr	r2, [pc, #408]	; (800b530 <HAL_TIM_ConfigClockSource+0x220>)
 800b396:	4293      	cmp	r3, r2
 800b398:	f000 80a9 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b39c:	4a64      	ldr	r2, [pc, #400]	; (800b530 <HAL_TIM_ConfigClockSource+0x220>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	f200 80ae 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3a4:	4a63      	ldr	r2, [pc, #396]	; (800b534 <HAL_TIM_ConfigClockSource+0x224>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	f000 80a1 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b3ac:	4a61      	ldr	r2, [pc, #388]	; (800b534 <HAL_TIM_ConfigClockSource+0x224>)
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	f200 80a6 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3b4:	4a60      	ldr	r2, [pc, #384]	; (800b538 <HAL_TIM_ConfigClockSource+0x228>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	f000 8099 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b3bc:	4a5e      	ldr	r2, [pc, #376]	; (800b538 <HAL_TIM_ConfigClockSource+0x228>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	f200 809e 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b3c8:	f000 8091 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b3cc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b3d0:	f200 8096 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b3d8:	f000 8089 	beq.w	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b3dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b3e0:	f200 808e 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3e8:	d03e      	beq.n	800b468 <HAL_TIM_ConfigClockSource+0x158>
 800b3ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3ee:	f200 8087 	bhi.w	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3f6:	f000 8086 	beq.w	800b506 <HAL_TIM_ConfigClockSource+0x1f6>
 800b3fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3fe:	d87f      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b400:	2b70      	cmp	r3, #112	; 0x70
 800b402:	d01a      	beq.n	800b43a <HAL_TIM_ConfigClockSource+0x12a>
 800b404:	2b70      	cmp	r3, #112	; 0x70
 800b406:	d87b      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b408:	2b60      	cmp	r3, #96	; 0x60
 800b40a:	d050      	beq.n	800b4ae <HAL_TIM_ConfigClockSource+0x19e>
 800b40c:	2b60      	cmp	r3, #96	; 0x60
 800b40e:	d877      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b410:	2b50      	cmp	r3, #80	; 0x50
 800b412:	d03c      	beq.n	800b48e <HAL_TIM_ConfigClockSource+0x17e>
 800b414:	2b50      	cmp	r3, #80	; 0x50
 800b416:	d873      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b418:	2b40      	cmp	r3, #64	; 0x40
 800b41a:	d058      	beq.n	800b4ce <HAL_TIM_ConfigClockSource+0x1be>
 800b41c:	2b40      	cmp	r3, #64	; 0x40
 800b41e:	d86f      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b420:	2b30      	cmp	r3, #48	; 0x30
 800b422:	d064      	beq.n	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b424:	2b30      	cmp	r3, #48	; 0x30
 800b426:	d86b      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b428:	2b20      	cmp	r3, #32
 800b42a:	d060      	beq.n	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b42c:	2b20      	cmp	r3, #32
 800b42e:	d867      	bhi.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
 800b430:	2b00      	cmp	r3, #0
 800b432:	d05c      	beq.n	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b434:	2b10      	cmp	r3, #16
 800b436:	d05a      	beq.n	800b4ee <HAL_TIM_ConfigClockSource+0x1de>
 800b438:	e062      	b.n	800b500 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b44a:	f000 f9d9 	bl	800b800 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b45c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	609a      	str	r2, [r3, #8]
      break;
 800b466:	e04f      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b478:	f000 f9c2 	bl	800b800 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	689a      	ldr	r2, [r3, #8]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b48a:	609a      	str	r2, [r3, #8]
      break;
 800b48c:	e03c      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b49a:	461a      	mov	r2, r3
 800b49c:	f000 f934 	bl	800b708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2150      	movs	r1, #80	; 0x50
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f000 f98d 	bl	800b7c6 <TIM_ITRx_SetConfig>
      break;
 800b4ac:	e02c      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	f000 f953 	bl	800b766 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2160      	movs	r1, #96	; 0x60
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f000 f97d 	bl	800b7c6 <TIM_ITRx_SetConfig>
      break;
 800b4cc:	e01c      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4da:	461a      	mov	r2, r3
 800b4dc:	f000 f914 	bl	800b708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	2140      	movs	r1, #64	; 0x40
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f000 f96d 	bl	800b7c6 <TIM_ITRx_SetConfig>
      break;
 800b4ec:	e00c      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681a      	ldr	r2, [r3, #0]
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	4610      	mov	r0, r2
 800b4fa:	f000 f964 	bl	800b7c6 <TIM_ITRx_SetConfig>
      break;
 800b4fe:	e003      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800b500:	2301      	movs	r3, #1
 800b502:	73fb      	strb	r3, [r7, #15]
      break;
 800b504:	e000      	b.n	800b508 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800b506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2201      	movs	r2, #1
 800b50c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b518:	7bfb      	ldrb	r3, [r7, #15]
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3710      	adds	r7, #16
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	00100070 	.word	0x00100070
 800b528:	00100060 	.word	0x00100060
 800b52c:	00100050 	.word	0x00100050
 800b530:	00100040 	.word	0x00100040
 800b534:	00100030 	.word	0x00100030
 800b538:	00100020 	.word	0x00100020

0800b53c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b544:	bf00      	nop
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b550:	b480      	push	{r7}
 800b552:	b083      	sub	sp, #12
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b558:	bf00      	nop
 800b55a:	370c      	adds	r7, #12
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr

0800b578 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b083      	sub	sp, #12
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b594:	bf00      	nop
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b085      	sub	sp, #20
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	4a4c      	ldr	r2, [pc, #304]	; (800b6e4 <TIM_Base_SetConfig+0x144>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d017      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5be:	d013      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	4a49      	ldr	r2, [pc, #292]	; (800b6e8 <TIM_Base_SetConfig+0x148>)
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	d00f      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	4a48      	ldr	r2, [pc, #288]	; (800b6ec <TIM_Base_SetConfig+0x14c>)
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d00b      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	4a47      	ldr	r2, [pc, #284]	; (800b6f0 <TIM_Base_SetConfig+0x150>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d007      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a46      	ldr	r2, [pc, #280]	; (800b6f4 <TIM_Base_SetConfig+0x154>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d003      	beq.n	800b5e8 <TIM_Base_SetConfig+0x48>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a45      	ldr	r2, [pc, #276]	; (800b6f8 <TIM_Base_SetConfig+0x158>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d108      	bne.n	800b5fa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	685b      	ldr	r3, [r3, #4]
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	4a39      	ldr	r2, [pc, #228]	; (800b6e4 <TIM_Base_SetConfig+0x144>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d023      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b608:	d01f      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4a36      	ldr	r2, [pc, #216]	; (800b6e8 <TIM_Base_SetConfig+0x148>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d01b      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	4a35      	ldr	r2, [pc, #212]	; (800b6ec <TIM_Base_SetConfig+0x14c>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d017      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	4a34      	ldr	r2, [pc, #208]	; (800b6f0 <TIM_Base_SetConfig+0x150>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d013      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	4a33      	ldr	r2, [pc, #204]	; (800b6f4 <TIM_Base_SetConfig+0x154>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d00f      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4a33      	ldr	r2, [pc, #204]	; (800b6fc <TIM_Base_SetConfig+0x15c>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d00b      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4a32      	ldr	r2, [pc, #200]	; (800b700 <TIM_Base_SetConfig+0x160>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d007      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	4a31      	ldr	r2, [pc, #196]	; (800b704 <TIM_Base_SetConfig+0x164>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d003      	beq.n	800b64a <TIM_Base_SetConfig+0xaa>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a2c      	ldr	r2, [pc, #176]	; (800b6f8 <TIM_Base_SetConfig+0x158>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d108      	bne.n	800b65c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	68db      	ldr	r3, [r3, #12]
 800b656:	68fa      	ldr	r2, [r7, #12]
 800b658:	4313      	orrs	r3, r2
 800b65a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	695b      	ldr	r3, [r3, #20]
 800b666:	4313      	orrs	r3, r2
 800b668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	68fa      	ldr	r2, [r7, #12]
 800b66e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	689a      	ldr	r2, [r3, #8]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	4a18      	ldr	r2, [pc, #96]	; (800b6e4 <TIM_Base_SetConfig+0x144>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d013      	beq.n	800b6b0 <TIM_Base_SetConfig+0x110>
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	4a1a      	ldr	r2, [pc, #104]	; (800b6f4 <TIM_Base_SetConfig+0x154>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d00f      	beq.n	800b6b0 <TIM_Base_SetConfig+0x110>
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	4a1a      	ldr	r2, [pc, #104]	; (800b6fc <TIM_Base_SetConfig+0x15c>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d00b      	beq.n	800b6b0 <TIM_Base_SetConfig+0x110>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	4a19      	ldr	r2, [pc, #100]	; (800b700 <TIM_Base_SetConfig+0x160>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d007      	beq.n	800b6b0 <TIM_Base_SetConfig+0x110>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	4a18      	ldr	r2, [pc, #96]	; (800b704 <TIM_Base_SetConfig+0x164>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d003      	beq.n	800b6b0 <TIM_Base_SetConfig+0x110>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	4a13      	ldr	r2, [pc, #76]	; (800b6f8 <TIM_Base_SetConfig+0x158>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d103      	bne.n	800b6b8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	691a      	ldr	r2, [r3, #16]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	691b      	ldr	r3, [r3, #16]
 800b6c2:	f003 0301 	and.w	r3, r3, #1
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d105      	bne.n	800b6d6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	691b      	ldr	r3, [r3, #16]
 800b6ce:	f023 0201 	bic.w	r2, r3, #1
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	611a      	str	r2, [r3, #16]
  }
}
 800b6d6:	bf00      	nop
 800b6d8:	3714      	adds	r7, #20
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	40012c00 	.word	0x40012c00
 800b6e8:	40000400 	.word	0x40000400
 800b6ec:	40000800 	.word	0x40000800
 800b6f0:	40000c00 	.word	0x40000c00
 800b6f4:	40013400 	.word	0x40013400
 800b6f8:	40015000 	.word	0x40015000
 800b6fc:	40014000 	.word	0x40014000
 800b700:	40014400 	.word	0x40014400
 800b704:	40014800 	.word	0x40014800

0800b708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b708:	b480      	push	{r7}
 800b70a:	b087      	sub	sp, #28
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	60f8      	str	r0, [r7, #12]
 800b710:	60b9      	str	r1, [r7, #8]
 800b712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	6a1b      	ldr	r3, [r3, #32]
 800b718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	6a1b      	ldr	r3, [r3, #32]
 800b71e:	f023 0201 	bic.w	r2, r3, #1
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	699b      	ldr	r3, [r3, #24]
 800b72a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	011b      	lsls	r3, r3, #4
 800b738:	693a      	ldr	r2, [r7, #16]
 800b73a:	4313      	orrs	r3, r2
 800b73c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	f023 030a 	bic.w	r3, r3, #10
 800b744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b746:	697a      	ldr	r2, [r7, #20]
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	693a      	ldr	r2, [r7, #16]
 800b752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	697a      	ldr	r2, [r7, #20]
 800b758:	621a      	str	r2, [r3, #32]
}
 800b75a:	bf00      	nop
 800b75c:	371c      	adds	r7, #28
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr

0800b766 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b766:	b480      	push	{r7}
 800b768:	b087      	sub	sp, #28
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	60f8      	str	r0, [r7, #12]
 800b76e:	60b9      	str	r1, [r7, #8]
 800b770:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6a1b      	ldr	r3, [r3, #32]
 800b776:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6a1b      	ldr	r3, [r3, #32]
 800b77c:	f023 0210 	bic.w	r2, r3, #16
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	699b      	ldr	r3, [r3, #24]
 800b788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b790:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	031b      	lsls	r3, r3, #12
 800b796:	693a      	ldr	r2, [r7, #16]
 800b798:	4313      	orrs	r3, r2
 800b79a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b7a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	011b      	lsls	r3, r3, #4
 800b7a8:	697a      	ldr	r2, [r7, #20]
 800b7aa:	4313      	orrs	r3, r2
 800b7ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	693a      	ldr	r2, [r7, #16]
 800b7b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	697a      	ldr	r2, [r7, #20]
 800b7b8:	621a      	str	r2, [r3, #32]
}
 800b7ba:	bf00      	nop
 800b7bc:	371c      	adds	r7, #28
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b7dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7e2:	683a      	ldr	r2, [r7, #0]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	f043 0307 	orr.w	r3, r3, #7
 800b7ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	68fa      	ldr	r2, [r7, #12]
 800b7f2:	609a      	str	r2, [r3, #8]
}
 800b7f4:	bf00      	nop
 800b7f6:	3714      	adds	r7, #20
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b800:	b480      	push	{r7}
 800b802:	b087      	sub	sp, #28
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]
 800b80c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b81a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	021a      	lsls	r2, r3, #8
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	431a      	orrs	r2, r3
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	4313      	orrs	r3, r2
 800b828:	697a      	ldr	r2, [r7, #20]
 800b82a:	4313      	orrs	r3, r2
 800b82c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	609a      	str	r2, [r3, #8]
}
 800b834:	bf00      	nop
 800b836:	371c      	adds	r7, #28
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b850:	2b01      	cmp	r3, #1
 800b852:	d101      	bne.n	800b858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b854:	2302      	movs	r3, #2
 800b856:	e074      	b.n	800b942 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2201      	movs	r2, #1
 800b85c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2202      	movs	r2, #2
 800b864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	685b      	ldr	r3, [r3, #4]
 800b86e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	689b      	ldr	r3, [r3, #8]
 800b876:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a34      	ldr	r2, [pc, #208]	; (800b950 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d009      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a33      	ldr	r2, [pc, #204]	; (800b954 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d004      	beq.n	800b896 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a31      	ldr	r2, [pc, #196]	; (800b958 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d108      	bne.n	800b8a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b89c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	68fa      	ldr	r2, [r7, #12]
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b8ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	68fa      	ldr	r2, [r7, #12]
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	68fa      	ldr	r2, [r7, #12]
 800b8c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a21      	ldr	r2, [pc, #132]	; (800b950 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d022      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8d8:	d01d      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4a1f      	ldr	r2, [pc, #124]	; (800b95c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d018      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	4a1d      	ldr	r2, [pc, #116]	; (800b960 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d013      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4a1c      	ldr	r2, [pc, #112]	; (800b964 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d00e      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	4a15      	ldr	r2, [pc, #84]	; (800b954 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8fe:	4293      	cmp	r3, r2
 800b900:	d009      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	4a18      	ldr	r2, [pc, #96]	; (800b968 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d004      	beq.n	800b916 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	4a11      	ldr	r2, [pc, #68]	; (800b958 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b912:	4293      	cmp	r3, r2
 800b914:	d10c      	bne.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b91c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	4313      	orrs	r3, r2
 800b926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68ba      	ldr	r2, [r7, #8]
 800b92e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2201      	movs	r2, #1
 800b934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3714      	adds	r7, #20
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	40012c00 	.word	0x40012c00
 800b954:	40013400 	.word	0x40013400
 800b958:	40015000 	.word	0x40015000
 800b95c:	40000400 	.word	0x40000400
 800b960:	40000800 	.word	0x40000800
 800b964:	40000c00 	.word	0x40000c00
 800b968:	40014000 	.word	0x40014000

0800b96c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b974:	bf00      	nop
 800b976:	370c      	adds	r7, #12
 800b978:	46bd      	mov	sp, r7
 800b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97e:	4770      	bx	lr

0800b980 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b988:	bf00      	nop
 800b98a:	370c      	adds	r7, #12
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr

0800b994 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b99c:	bf00      	nop
 800b99e:	370c      	adds	r7, #12
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr

0800b9a8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b9b0:	bf00      	nop
 800b9b2:	370c      	adds	r7, #12
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ba:	4770      	bx	lr

0800b9bc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b9c4:	bf00      	nop
 800b9c6:	370c      	adds	r7, #12
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ce:	4770      	bx	lr

0800b9d0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b083      	sub	sp, #12
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b9d8:	bf00      	nop
 800b9da:	370c      	adds	r7, #12
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b9ec:	bf00      	nop
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b9f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b9fc:	b08c      	sub	sp, #48	; 0x30
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ba02:	2300      	movs	r3, #0
 800ba04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	689a      	ldr	r2, [r3, #8]
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	431a      	orrs	r2, r3
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	695b      	ldr	r3, [r3, #20]
 800ba16:	431a      	orrs	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	69db      	ldr	r3, [r3, #28]
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	681a      	ldr	r2, [r3, #0]
 800ba26:	4baa      	ldr	r3, [pc, #680]	; (800bcd0 <UART_SetConfig+0x2d8>)
 800ba28:	4013      	ands	r3, r2
 800ba2a:	697a      	ldr	r2, [r7, #20]
 800ba2c:	6812      	ldr	r2, [r2, #0]
 800ba2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba30:	430b      	orrs	r3, r1
 800ba32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	685b      	ldr	r3, [r3, #4]
 800ba3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	68da      	ldr	r2, [r3, #12]
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	430a      	orrs	r2, r1
 800ba48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	699b      	ldr	r3, [r3, #24]
 800ba4e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	4a9f      	ldr	r2, [pc, #636]	; (800bcd4 <UART_SetConfig+0x2dc>)
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d004      	beq.n	800ba64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	6a1b      	ldr	r3, [r3, #32]
 800ba5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba60:	4313      	orrs	r3, r2
 800ba62:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	689b      	ldr	r3, [r3, #8]
 800ba6a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800ba6e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800ba72:	697a      	ldr	r2, [r7, #20]
 800ba74:	6812      	ldr	r2, [r2, #0]
 800ba76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba78:	430b      	orrs	r3, r1
 800ba7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba82:	f023 010f 	bic.w	r1, r3, #15
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	430a      	orrs	r2, r1
 800ba90:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a90      	ldr	r2, [pc, #576]	; (800bcd8 <UART_SetConfig+0x2e0>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d125      	bne.n	800bae8 <UART_SetConfig+0xf0>
 800ba9c:	4b8f      	ldr	r3, [pc, #572]	; (800bcdc <UART_SetConfig+0x2e4>)
 800ba9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa2:	f003 0303 	and.w	r3, r3, #3
 800baa6:	2b03      	cmp	r3, #3
 800baa8:	d81a      	bhi.n	800bae0 <UART_SetConfig+0xe8>
 800baaa:	a201      	add	r2, pc, #4	; (adr r2, 800bab0 <UART_SetConfig+0xb8>)
 800baac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bab0:	0800bac1 	.word	0x0800bac1
 800bab4:	0800bad1 	.word	0x0800bad1
 800bab8:	0800bac9 	.word	0x0800bac9
 800babc:	0800bad9 	.word	0x0800bad9
 800bac0:	2301      	movs	r3, #1
 800bac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bac6:	e116      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bac8:	2302      	movs	r3, #2
 800baca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bace:	e112      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bad0:	2304      	movs	r3, #4
 800bad2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bad6:	e10e      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bad8:	2308      	movs	r3, #8
 800bada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bade:	e10a      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bae0:	2310      	movs	r3, #16
 800bae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bae6:	e106      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a7c      	ldr	r2, [pc, #496]	; (800bce0 <UART_SetConfig+0x2e8>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d138      	bne.n	800bb64 <UART_SetConfig+0x16c>
 800baf2:	4b7a      	ldr	r3, [pc, #488]	; (800bcdc <UART_SetConfig+0x2e4>)
 800baf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baf8:	f003 030c 	and.w	r3, r3, #12
 800bafc:	2b0c      	cmp	r3, #12
 800bafe:	d82d      	bhi.n	800bb5c <UART_SetConfig+0x164>
 800bb00:	a201      	add	r2, pc, #4	; (adr r2, 800bb08 <UART_SetConfig+0x110>)
 800bb02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb06:	bf00      	nop
 800bb08:	0800bb3d 	.word	0x0800bb3d
 800bb0c:	0800bb5d 	.word	0x0800bb5d
 800bb10:	0800bb5d 	.word	0x0800bb5d
 800bb14:	0800bb5d 	.word	0x0800bb5d
 800bb18:	0800bb4d 	.word	0x0800bb4d
 800bb1c:	0800bb5d 	.word	0x0800bb5d
 800bb20:	0800bb5d 	.word	0x0800bb5d
 800bb24:	0800bb5d 	.word	0x0800bb5d
 800bb28:	0800bb45 	.word	0x0800bb45
 800bb2c:	0800bb5d 	.word	0x0800bb5d
 800bb30:	0800bb5d 	.word	0x0800bb5d
 800bb34:	0800bb5d 	.word	0x0800bb5d
 800bb38:	0800bb55 	.word	0x0800bb55
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb42:	e0d8      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb44:	2302      	movs	r3, #2
 800bb46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb4a:	e0d4      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb4c:	2304      	movs	r3, #4
 800bb4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb52:	e0d0      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb54:	2308      	movs	r3, #8
 800bb56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb5a:	e0cc      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb5c:	2310      	movs	r3, #16
 800bb5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb62:	e0c8      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a5e      	ldr	r2, [pc, #376]	; (800bce4 <UART_SetConfig+0x2ec>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d125      	bne.n	800bbba <UART_SetConfig+0x1c2>
 800bb6e:	4b5b      	ldr	r3, [pc, #364]	; (800bcdc <UART_SetConfig+0x2e4>)
 800bb70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bb78:	2b30      	cmp	r3, #48	; 0x30
 800bb7a:	d016      	beq.n	800bbaa <UART_SetConfig+0x1b2>
 800bb7c:	2b30      	cmp	r3, #48	; 0x30
 800bb7e:	d818      	bhi.n	800bbb2 <UART_SetConfig+0x1ba>
 800bb80:	2b20      	cmp	r3, #32
 800bb82:	d00a      	beq.n	800bb9a <UART_SetConfig+0x1a2>
 800bb84:	2b20      	cmp	r3, #32
 800bb86:	d814      	bhi.n	800bbb2 <UART_SetConfig+0x1ba>
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <UART_SetConfig+0x19a>
 800bb8c:	2b10      	cmp	r3, #16
 800bb8e:	d008      	beq.n	800bba2 <UART_SetConfig+0x1aa>
 800bb90:	e00f      	b.n	800bbb2 <UART_SetConfig+0x1ba>
 800bb92:	2300      	movs	r3, #0
 800bb94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bb98:	e0ad      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bb9a:	2302      	movs	r3, #2
 800bb9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bba0:	e0a9      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bba2:	2304      	movs	r3, #4
 800bba4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bba8:	e0a5      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bbaa:	2308      	movs	r3, #8
 800bbac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bbb0:	e0a1      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bbb2:	2310      	movs	r3, #16
 800bbb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bbb8:	e09d      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a4a      	ldr	r2, [pc, #296]	; (800bce8 <UART_SetConfig+0x2f0>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d125      	bne.n	800bc10 <UART_SetConfig+0x218>
 800bbc4:	4b45      	ldr	r3, [pc, #276]	; (800bcdc <UART_SetConfig+0x2e4>)
 800bbc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bbce:	2bc0      	cmp	r3, #192	; 0xc0
 800bbd0:	d016      	beq.n	800bc00 <UART_SetConfig+0x208>
 800bbd2:	2bc0      	cmp	r3, #192	; 0xc0
 800bbd4:	d818      	bhi.n	800bc08 <UART_SetConfig+0x210>
 800bbd6:	2b80      	cmp	r3, #128	; 0x80
 800bbd8:	d00a      	beq.n	800bbf0 <UART_SetConfig+0x1f8>
 800bbda:	2b80      	cmp	r3, #128	; 0x80
 800bbdc:	d814      	bhi.n	800bc08 <UART_SetConfig+0x210>
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d002      	beq.n	800bbe8 <UART_SetConfig+0x1f0>
 800bbe2:	2b40      	cmp	r3, #64	; 0x40
 800bbe4:	d008      	beq.n	800bbf8 <UART_SetConfig+0x200>
 800bbe6:	e00f      	b.n	800bc08 <UART_SetConfig+0x210>
 800bbe8:	2300      	movs	r3, #0
 800bbea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bbee:	e082      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bbf0:	2302      	movs	r3, #2
 800bbf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bbf6:	e07e      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bbf8:	2304      	movs	r3, #4
 800bbfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bbfe:	e07a      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc00:	2308      	movs	r3, #8
 800bc02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc06:	e076      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc08:	2310      	movs	r3, #16
 800bc0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc0e:	e072      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a35      	ldr	r2, [pc, #212]	; (800bcec <UART_SetConfig+0x2f4>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d12a      	bne.n	800bc70 <UART_SetConfig+0x278>
 800bc1a:	4b30      	ldr	r3, [pc, #192]	; (800bcdc <UART_SetConfig+0x2e4>)
 800bc1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bc24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bc28:	d01a      	beq.n	800bc60 <UART_SetConfig+0x268>
 800bc2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bc2e:	d81b      	bhi.n	800bc68 <UART_SetConfig+0x270>
 800bc30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc34:	d00c      	beq.n	800bc50 <UART_SetConfig+0x258>
 800bc36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc3a:	d815      	bhi.n	800bc68 <UART_SetConfig+0x270>
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d003      	beq.n	800bc48 <UART_SetConfig+0x250>
 800bc40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc44:	d008      	beq.n	800bc58 <UART_SetConfig+0x260>
 800bc46:	e00f      	b.n	800bc68 <UART_SetConfig+0x270>
 800bc48:	2300      	movs	r3, #0
 800bc4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc4e:	e052      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc50:	2302      	movs	r3, #2
 800bc52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc56:	e04e      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc58:	2304      	movs	r3, #4
 800bc5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc5e:	e04a      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc60:	2308      	movs	r3, #8
 800bc62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc66:	e046      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc68:	2310      	movs	r3, #16
 800bc6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bc6e:	e042      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	4a17      	ldr	r2, [pc, #92]	; (800bcd4 <UART_SetConfig+0x2dc>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d13a      	bne.n	800bcf0 <UART_SetConfig+0x2f8>
 800bc7a:	4b18      	ldr	r3, [pc, #96]	; (800bcdc <UART_SetConfig+0x2e4>)
 800bc7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc80:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bc84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bc88:	d01a      	beq.n	800bcc0 <UART_SetConfig+0x2c8>
 800bc8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bc8e:	d81b      	bhi.n	800bcc8 <UART_SetConfig+0x2d0>
 800bc90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc94:	d00c      	beq.n	800bcb0 <UART_SetConfig+0x2b8>
 800bc96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc9a:	d815      	bhi.n	800bcc8 <UART_SetConfig+0x2d0>
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d003      	beq.n	800bca8 <UART_SetConfig+0x2b0>
 800bca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bca4:	d008      	beq.n	800bcb8 <UART_SetConfig+0x2c0>
 800bca6:	e00f      	b.n	800bcc8 <UART_SetConfig+0x2d0>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcae:	e022      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bcb0:	2302      	movs	r3, #2
 800bcb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcb6:	e01e      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bcb8:	2304      	movs	r3, #4
 800bcba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcbe:	e01a      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bcc0:	2308      	movs	r3, #8
 800bcc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcc6:	e016      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bcc8:	2310      	movs	r3, #16
 800bcca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcce:	e012      	b.n	800bcf6 <UART_SetConfig+0x2fe>
 800bcd0:	cfff69f3 	.word	0xcfff69f3
 800bcd4:	40008000 	.word	0x40008000
 800bcd8:	40013800 	.word	0x40013800
 800bcdc:	40021000 	.word	0x40021000
 800bce0:	40004400 	.word	0x40004400
 800bce4:	40004800 	.word	0x40004800
 800bce8:	40004c00 	.word	0x40004c00
 800bcec:	40005000 	.word	0x40005000
 800bcf0:	2310      	movs	r3, #16
 800bcf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4aae      	ldr	r2, [pc, #696]	; (800bfb4 <UART_SetConfig+0x5bc>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	f040 8097 	bne.w	800be30 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bd02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bd06:	2b08      	cmp	r3, #8
 800bd08:	d823      	bhi.n	800bd52 <UART_SetConfig+0x35a>
 800bd0a:	a201      	add	r2, pc, #4	; (adr r2, 800bd10 <UART_SetConfig+0x318>)
 800bd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd10:	0800bd35 	.word	0x0800bd35
 800bd14:	0800bd53 	.word	0x0800bd53
 800bd18:	0800bd3d 	.word	0x0800bd3d
 800bd1c:	0800bd53 	.word	0x0800bd53
 800bd20:	0800bd43 	.word	0x0800bd43
 800bd24:	0800bd53 	.word	0x0800bd53
 800bd28:	0800bd53 	.word	0x0800bd53
 800bd2c:	0800bd53 	.word	0x0800bd53
 800bd30:	0800bd4b 	.word	0x0800bd4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd34:	f7fe fd80 	bl	800a838 <HAL_RCC_GetPCLK1Freq>
 800bd38:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bd3a:	e010      	b.n	800bd5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd3c:	4b9e      	ldr	r3, [pc, #632]	; (800bfb8 <UART_SetConfig+0x5c0>)
 800bd3e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bd40:	e00d      	b.n	800bd5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bd42:	f7fe fd0b 	bl	800a75c <HAL_RCC_GetSysClockFreq>
 800bd46:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bd48:	e009      	b.n	800bd5e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bd50:	e005      	b.n	800bd5e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bd52:	2300      	movs	r3, #0
 800bd54:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bd56:	2301      	movs	r3, #1
 800bd58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bd5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bd5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f000 8130 	beq.w	800bfc6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd6a:	4a94      	ldr	r2, [pc, #592]	; (800bfbc <UART_SetConfig+0x5c4>)
 800bd6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd70:	461a      	mov	r2, r3
 800bd72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd74:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd78:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	685a      	ldr	r2, [r3, #4]
 800bd7e:	4613      	mov	r3, r2
 800bd80:	005b      	lsls	r3, r3, #1
 800bd82:	4413      	add	r3, r2
 800bd84:	69ba      	ldr	r2, [r7, #24]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d305      	bcc.n	800bd96 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd90:	69ba      	ldr	r2, [r7, #24]
 800bd92:	429a      	cmp	r2, r3
 800bd94:	d903      	bls.n	800bd9e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bd96:	2301      	movs	r3, #1
 800bd98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bd9c:	e113      	b.n	800bfc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda0:	2200      	movs	r2, #0
 800bda2:	60bb      	str	r3, [r7, #8]
 800bda4:	60fa      	str	r2, [r7, #12]
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdaa:	4a84      	ldr	r2, [pc, #528]	; (800bfbc <UART_SetConfig+0x5c4>)
 800bdac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdb0:	b29b      	uxth	r3, r3
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	603b      	str	r3, [r7, #0]
 800bdb6:	607a      	str	r2, [r7, #4]
 800bdb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bdc0:	f7f4 fa2a 	bl	8000218 <__aeabi_uldivmod>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	4610      	mov	r0, r2
 800bdca:	4619      	mov	r1, r3
 800bdcc:	f04f 0200 	mov.w	r2, #0
 800bdd0:	f04f 0300 	mov.w	r3, #0
 800bdd4:	020b      	lsls	r3, r1, #8
 800bdd6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bdda:	0202      	lsls	r2, r0, #8
 800bddc:	6979      	ldr	r1, [r7, #20]
 800bdde:	6849      	ldr	r1, [r1, #4]
 800bde0:	0849      	lsrs	r1, r1, #1
 800bde2:	2000      	movs	r0, #0
 800bde4:	460c      	mov	r4, r1
 800bde6:	4605      	mov	r5, r0
 800bde8:	eb12 0804 	adds.w	r8, r2, r4
 800bdec:	eb43 0905 	adc.w	r9, r3, r5
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	469a      	mov	sl, r3
 800bdf8:	4693      	mov	fp, r2
 800bdfa:	4652      	mov	r2, sl
 800bdfc:	465b      	mov	r3, fp
 800bdfe:	4640      	mov	r0, r8
 800be00:	4649      	mov	r1, r9
 800be02:	f7f4 fa09 	bl	8000218 <__aeabi_uldivmod>
 800be06:	4602      	mov	r2, r0
 800be08:	460b      	mov	r3, r1
 800be0a:	4613      	mov	r3, r2
 800be0c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800be0e:	6a3b      	ldr	r3, [r7, #32]
 800be10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be14:	d308      	bcc.n	800be28 <UART_SetConfig+0x430>
 800be16:	6a3b      	ldr	r3, [r7, #32]
 800be18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be1c:	d204      	bcs.n	800be28 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	6a3a      	ldr	r2, [r7, #32]
 800be24:	60da      	str	r2, [r3, #12]
 800be26:	e0ce      	b.n	800bfc6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800be28:	2301      	movs	r3, #1
 800be2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800be2e:	e0ca      	b.n	800bfc6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	69db      	ldr	r3, [r3, #28]
 800be34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be38:	d166      	bne.n	800bf08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800be3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800be3e:	2b08      	cmp	r3, #8
 800be40:	d827      	bhi.n	800be92 <UART_SetConfig+0x49a>
 800be42:	a201      	add	r2, pc, #4	; (adr r2, 800be48 <UART_SetConfig+0x450>)
 800be44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be48:	0800be6d 	.word	0x0800be6d
 800be4c:	0800be75 	.word	0x0800be75
 800be50:	0800be7d 	.word	0x0800be7d
 800be54:	0800be93 	.word	0x0800be93
 800be58:	0800be83 	.word	0x0800be83
 800be5c:	0800be93 	.word	0x0800be93
 800be60:	0800be93 	.word	0x0800be93
 800be64:	0800be93 	.word	0x0800be93
 800be68:	0800be8b 	.word	0x0800be8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be6c:	f7fe fce4 	bl	800a838 <HAL_RCC_GetPCLK1Freq>
 800be70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800be72:	e014      	b.n	800be9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be74:	f7fe fcf6 	bl	800a864 <HAL_RCC_GetPCLK2Freq>
 800be78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800be7a:	e010      	b.n	800be9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be7c:	4b4e      	ldr	r3, [pc, #312]	; (800bfb8 <UART_SetConfig+0x5c0>)
 800be7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800be80:	e00d      	b.n	800be9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be82:	f7fe fc6b 	bl	800a75c <HAL_RCC_GetSysClockFreq>
 800be86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800be88:	e009      	b.n	800be9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800be90:	e005      	b.n	800be9e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800be92:	2300      	movs	r3, #0
 800be94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800be96:	2301      	movs	r3, #1
 800be98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800be9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800be9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	f000 8090 	beq.w	800bfc6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beaa:	4a44      	ldr	r2, [pc, #272]	; (800bfbc <UART_SetConfig+0x5c4>)
 800beac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800beb0:	461a      	mov	r2, r3
 800beb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb4:	fbb3 f3f2 	udiv	r3, r3, r2
 800beb8:	005a      	lsls	r2, r3, #1
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	085b      	lsrs	r3, r3, #1
 800bec0:	441a      	add	r2, r3
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	fbb2 f3f3 	udiv	r3, r2, r3
 800beca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800becc:	6a3b      	ldr	r3, [r7, #32]
 800bece:	2b0f      	cmp	r3, #15
 800bed0:	d916      	bls.n	800bf00 <UART_SetConfig+0x508>
 800bed2:	6a3b      	ldr	r3, [r7, #32]
 800bed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bed8:	d212      	bcs.n	800bf00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800beda:	6a3b      	ldr	r3, [r7, #32]
 800bedc:	b29b      	uxth	r3, r3
 800bede:	f023 030f 	bic.w	r3, r3, #15
 800bee2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bee4:	6a3b      	ldr	r3, [r7, #32]
 800bee6:	085b      	lsrs	r3, r3, #1
 800bee8:	b29b      	uxth	r3, r3
 800beea:	f003 0307 	and.w	r3, r3, #7
 800beee:	b29a      	uxth	r2, r3
 800bef0:	8bfb      	ldrh	r3, [r7, #30]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	8bfa      	ldrh	r2, [r7, #30]
 800befc:	60da      	str	r2, [r3, #12]
 800befe:	e062      	b.n	800bfc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800bf00:	2301      	movs	r3, #1
 800bf02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bf06:	e05e      	b.n	800bfc6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bf08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bf0c:	2b08      	cmp	r3, #8
 800bf0e:	d828      	bhi.n	800bf62 <UART_SetConfig+0x56a>
 800bf10:	a201      	add	r2, pc, #4	; (adr r2, 800bf18 <UART_SetConfig+0x520>)
 800bf12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf16:	bf00      	nop
 800bf18:	0800bf3d 	.word	0x0800bf3d
 800bf1c:	0800bf45 	.word	0x0800bf45
 800bf20:	0800bf4d 	.word	0x0800bf4d
 800bf24:	0800bf63 	.word	0x0800bf63
 800bf28:	0800bf53 	.word	0x0800bf53
 800bf2c:	0800bf63 	.word	0x0800bf63
 800bf30:	0800bf63 	.word	0x0800bf63
 800bf34:	0800bf63 	.word	0x0800bf63
 800bf38:	0800bf5b 	.word	0x0800bf5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf3c:	f7fe fc7c 	bl	800a838 <HAL_RCC_GetPCLK1Freq>
 800bf40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf42:	e014      	b.n	800bf6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf44:	f7fe fc8e 	bl	800a864 <HAL_RCC_GetPCLK2Freq>
 800bf48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf4a:	e010      	b.n	800bf6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf4c:	4b1a      	ldr	r3, [pc, #104]	; (800bfb8 <UART_SetConfig+0x5c0>)
 800bf4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bf50:	e00d      	b.n	800bf6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf52:	f7fe fc03 	bl	800a75c <HAL_RCC_GetSysClockFreq>
 800bf56:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf58:	e009      	b.n	800bf6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bf60:	e005      	b.n	800bf6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bf66:	2301      	movs	r3, #1
 800bf68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bf6c:	bf00      	nop
    }

    if (pclk != 0U)
 800bf6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d028      	beq.n	800bfc6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf78:	4a10      	ldr	r2, [pc, #64]	; (800bfbc <UART_SetConfig+0x5c4>)
 800bf7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf82:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	685b      	ldr	r3, [r3, #4]
 800bf8a:	085b      	lsrs	r3, r3, #1
 800bf8c:	441a      	add	r2, r3
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf98:	6a3b      	ldr	r3, [r7, #32]
 800bf9a:	2b0f      	cmp	r3, #15
 800bf9c:	d910      	bls.n	800bfc0 <UART_SetConfig+0x5c8>
 800bf9e:	6a3b      	ldr	r3, [r7, #32]
 800bfa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bfa4:	d20c      	bcs.n	800bfc0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bfa6:	6a3b      	ldr	r3, [r7, #32]
 800bfa8:	b29a      	uxth	r2, r3
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	60da      	str	r2, [r3, #12]
 800bfb0:	e009      	b.n	800bfc6 <UART_SetConfig+0x5ce>
 800bfb2:	bf00      	nop
 800bfb4:	40008000 	.word	0x40008000
 800bfb8:	00f42400 	.word	0x00f42400
 800bfbc:	0800d738 	.word	0x0800d738
      }
      else
      {
        ret = HAL_ERROR;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800bfe2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3730      	adds	r7, #48	; 0x30
 800bfea:	46bd      	mov	sp, r7
 800bfec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800bff0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b083      	sub	sp, #12
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bffc:	f003 0308 	and.w	r3, r3, #8
 800c000:	2b00      	cmp	r3, #0
 800c002:	d00a      	beq.n	800c01a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	430a      	orrs	r2, r1
 800c018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c01e:	f003 0301 	and.w	r3, r3, #1
 800c022:	2b00      	cmp	r3, #0
 800c024:	d00a      	beq.n	800c03c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	430a      	orrs	r2, r1
 800c03a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c040:	f003 0302 	and.w	r3, r3, #2
 800c044:	2b00      	cmp	r3, #0
 800c046:	d00a      	beq.n	800c05e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	430a      	orrs	r2, r1
 800c05c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c062:	f003 0304 	and.w	r3, r3, #4
 800c066:	2b00      	cmp	r3, #0
 800c068:	d00a      	beq.n	800c080 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	430a      	orrs	r2, r1
 800c07e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c084:	f003 0310 	and.w	r3, r3, #16
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d00a      	beq.n	800c0a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	430a      	orrs	r2, r1
 800c0a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0a6:	f003 0320 	and.w	r3, r3, #32
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00a      	beq.n	800c0c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	689b      	ldr	r3, [r3, #8]
 800c0b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	430a      	orrs	r2, r1
 800c0c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d01a      	beq.n	800c106 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	430a      	orrs	r2, r1
 800c0e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c0ee:	d10a      	bne.n	800c106 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	685b      	ldr	r3, [r3, #4]
 800c0f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	430a      	orrs	r2, r1
 800c104:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c10a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00a      	beq.n	800c128 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	685b      	ldr	r3, [r3, #4]
 800c118:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	430a      	orrs	r2, r1
 800c126:	605a      	str	r2, [r3, #4]
  }
}
 800c128:	bf00      	nop
 800c12a:	370c      	adds	r7, #12
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr

0800c134 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b098      	sub	sp, #96	; 0x60
 800c138:	af02      	add	r7, sp, #8
 800c13a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2200      	movs	r2, #0
 800c140:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c144:	f7f8 f888 	bl	8004258 <HAL_GetTick>
 800c148:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f003 0308 	and.w	r3, r3, #8
 800c154:	2b08      	cmp	r3, #8
 800c156:	d12f      	bne.n	800c1b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c158:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c15c:	9300      	str	r3, [sp, #0]
 800c15e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c160:	2200      	movs	r2, #0
 800c162:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 f88e 	bl	800c288 <UART_WaitOnFlagUntilTimeout>
 800c16c:	4603      	mov	r3, r0
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d022      	beq.n	800c1b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c17a:	e853 3f00 	ldrex	r3, [r3]
 800c17e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c182:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c186:	653b      	str	r3, [r7, #80]	; 0x50
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	461a      	mov	r2, r3
 800c18e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c190:	647b      	str	r3, [r7, #68]	; 0x44
 800c192:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c194:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c196:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c198:	e841 2300 	strex	r3, r2, [r1]
 800c19c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c19e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1e6      	bne.n	800c172 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2220      	movs	r2, #32
 800c1a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1b4:	2303      	movs	r3, #3
 800c1b6:	e063      	b.n	800c280 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f003 0304 	and.w	r3, r3, #4
 800c1c2:	2b04      	cmp	r3, #4
 800c1c4:	d149      	bne.n	800c25a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c1c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c1ca:	9300      	str	r3, [sp, #0]
 800c1cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 f857 	bl	800c288 <UART_WaitOnFlagUntilTimeout>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d03c      	beq.n	800c25a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1e8:	e853 3f00 	ldrex	r3, [r3]
 800c1ec:	623b      	str	r3, [r7, #32]
   return(result);
 800c1ee:	6a3b      	ldr	r3, [r7, #32]
 800c1f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c1f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1fe:	633b      	str	r3, [r7, #48]	; 0x30
 800c200:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c202:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c206:	e841 2300 	strex	r3, r2, [r1]
 800c20a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d1e6      	bne.n	800c1e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	3308      	adds	r3, #8
 800c218:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	e853 3f00 	ldrex	r3, [r3]
 800c220:	60fb      	str	r3, [r7, #12]
   return(result);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f023 0301 	bic.w	r3, r3, #1
 800c228:	64bb      	str	r3, [r7, #72]	; 0x48
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	3308      	adds	r3, #8
 800c230:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c232:	61fa      	str	r2, [r7, #28]
 800c234:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c236:	69b9      	ldr	r1, [r7, #24]
 800c238:	69fa      	ldr	r2, [r7, #28]
 800c23a:	e841 2300 	strex	r3, r2, [r1]
 800c23e:	617b      	str	r3, [r7, #20]
   return(result);
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1e5      	bne.n	800c212 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2220      	movs	r2, #32
 800c24a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2200      	movs	r2, #0
 800c252:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c256:	2303      	movs	r3, #3
 800c258:	e012      	b.n	800c280 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2220      	movs	r2, #32
 800c25e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2220      	movs	r2, #32
 800c266:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2200      	movs	r2, #0
 800c26e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2200      	movs	r2, #0
 800c274:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	3758      	adds	r7, #88	; 0x58
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	603b      	str	r3, [r7, #0]
 800c294:	4613      	mov	r3, r2
 800c296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c298:	e04f      	b.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2a0:	d04b      	beq.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2a2:	f7f7 ffd9 	bl	8004258 <HAL_GetTick>
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	1ad3      	subs	r3, r2, r3
 800c2ac:	69ba      	ldr	r2, [r7, #24]
 800c2ae:	429a      	cmp	r2, r3
 800c2b0:	d302      	bcc.n	800c2b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800c2b2:	69bb      	ldr	r3, [r7, #24]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c2b8:	2303      	movs	r3, #3
 800c2ba:	e04e      	b.n	800c35a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f003 0304 	and.w	r3, r3, #4
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d037      	beq.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	2b80      	cmp	r3, #128	; 0x80
 800c2ce:	d034      	beq.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2b40      	cmp	r3, #64	; 0x40
 800c2d4:	d031      	beq.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	69db      	ldr	r3, [r3, #28]
 800c2dc:	f003 0308 	and.w	r3, r3, #8
 800c2e0:	2b08      	cmp	r3, #8
 800c2e2:	d110      	bne.n	800c306 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	2208      	movs	r2, #8
 800c2ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2ec:	68f8      	ldr	r0, [r7, #12]
 800c2ee:	f000 f838 	bl	800c362 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2208      	movs	r2, #8
 800c2f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800c302:	2301      	movs	r3, #1
 800c304:	e029      	b.n	800c35a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	69db      	ldr	r3, [r3, #28]
 800c30c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c314:	d111      	bne.n	800c33a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c31e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c320:	68f8      	ldr	r0, [r7, #12]
 800c322:	f000 f81e 	bl	800c362 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2220      	movs	r2, #32
 800c32a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2200      	movs	r2, #0
 800c332:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800c336:	2303      	movs	r3, #3
 800c338:	e00f      	b.n	800c35a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	69da      	ldr	r2, [r3, #28]
 800c340:	68bb      	ldr	r3, [r7, #8]
 800c342:	4013      	ands	r3, r2
 800c344:	68ba      	ldr	r2, [r7, #8]
 800c346:	429a      	cmp	r2, r3
 800c348:	bf0c      	ite	eq
 800c34a:	2301      	moveq	r3, #1
 800c34c:	2300      	movne	r3, #0
 800c34e:	b2db      	uxtb	r3, r3
 800c350:	461a      	mov	r2, r3
 800c352:	79fb      	ldrb	r3, [r7, #7]
 800c354:	429a      	cmp	r2, r3
 800c356:	d0a0      	beq.n	800c29a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c358:	2300      	movs	r3, #0
}
 800c35a:	4618      	mov	r0, r3
 800c35c:	3710      	adds	r7, #16
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}

0800c362 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c362:	b480      	push	{r7}
 800c364:	b095      	sub	sp, #84	; 0x54
 800c366:	af00      	add	r7, sp, #0
 800c368:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c372:	e853 3f00 	ldrex	r3, [r3]
 800c376:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c37a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c37e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	461a      	mov	r2, r3
 800c386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c388:	643b      	str	r3, [r7, #64]	; 0x40
 800c38a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c38c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c38e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c390:	e841 2300 	strex	r3, r2, [r1]
 800c394:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d1e6      	bne.n	800c36a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	3308      	adds	r3, #8
 800c3a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a4:	6a3b      	ldr	r3, [r7, #32]
 800c3a6:	e853 3f00 	ldrex	r3, [r3]
 800c3aa:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3ac:	69fb      	ldr	r3, [r7, #28]
 800c3ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c3b2:	f023 0301 	bic.w	r3, r3, #1
 800c3b6:	64bb      	str	r3, [r7, #72]	; 0x48
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	3308      	adds	r3, #8
 800c3be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c3c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c3c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c3c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c3c8:	e841 2300 	strex	r3, r2, [r1]
 800c3cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d1e3      	bne.n	800c39c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	d118      	bne.n	800c40e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	e853 3f00 	ldrex	r3, [r3]
 800c3e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	f023 0310 	bic.w	r3, r3, #16
 800c3f0:	647b      	str	r3, [r7, #68]	; 0x44
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c3fa:	61bb      	str	r3, [r7, #24]
 800c3fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3fe:	6979      	ldr	r1, [r7, #20]
 800c400:	69ba      	ldr	r2, [r7, #24]
 800c402:	e841 2300 	strex	r3, r2, [r1]
 800c406:	613b      	str	r3, [r7, #16]
   return(result);
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d1e6      	bne.n	800c3dc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2220      	movs	r2, #32
 800c412:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2200      	movs	r2, #0
 800c41a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2200      	movs	r2, #0
 800c420:	675a      	str	r2, [r3, #116]	; 0x74
}
 800c422:	bf00      	nop
 800c424:	3754      	adds	r7, #84	; 0x54
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr

0800c42e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800c42e:	b580      	push	{r7, lr}
 800c430:	b086      	sub	sp, #24
 800c432:	af00      	add	r7, sp, #0
 800c434:	60f8      	str	r0, [r7, #12]
 800c436:	60b9      	str	r1, [r7, #8]
 800c438:	607a      	str	r2, [r7, #4]
 800c43a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d101      	bne.n	800c446 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800c442:	2301      	movs	r3, #1
 800c444:	e058      	b.n	800c4f8 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d106      	bne.n	800c45e <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	2200      	movs	r2, #0
 800c454:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800c458:	68f8      	ldr	r0, [r7, #12]
 800c45a:	f7f7 fac7 	bl	80039ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2224      	movs	r2, #36	; 0x24
 800c462:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f022 0201 	bic.w	r2, r2, #1
 800c474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d002      	beq.n	800c484 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800c47e:	68f8      	ldr	r0, [r7, #12]
 800c480:	f7ff fdb6 	bl	800bff0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c484:	68f8      	ldr	r0, [r7, #12]
 800c486:	f7ff fab7 	bl	800b9f8 <UART_SetConfig>
 800c48a:	4603      	mov	r3, r0
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d101      	bne.n	800c494 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800c490:	2301      	movs	r3, #1
 800c492:	e031      	b.n	800c4f8 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	689a      	ldr	r2, [r3, #8]
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c4a2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	68ba      	ldr	r2, [r7, #8]
 800c4b4:	430a      	orrs	r2, r1
 800c4b6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	055b      	lsls	r3, r3, #21
 800c4bc:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	041b      	lsls	r3, r3, #16
 800c4c2:	697a      	ldr	r2, [r7, #20]
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800c4d2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800c4d6:	68fa      	ldr	r2, [r7, #12]
 800c4d8:	6812      	ldr	r2, [r2, #0]
 800c4da:	6979      	ldr	r1, [r7, #20]
 800c4dc:	430b      	orrs	r3, r1
 800c4de:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f042 0201 	orr.w	r2, r2, #1
 800c4ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c4f0:	68f8      	ldr	r0, [r7, #12]
 800c4f2:	f7ff fe1f 	bl	800c134 <UART_CheckIdleState>
 800c4f6:	4603      	mov	r3, r0
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3718      	adds	r7, #24
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c500:	b480      	push	{r7}
 800c502:	b085      	sub	sp, #20
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c50e:	2b01      	cmp	r3, #1
 800c510:	d101      	bne.n	800c516 <HAL_UARTEx_DisableFifoMode+0x16>
 800c512:	2302      	movs	r3, #2
 800c514:	e027      	b.n	800c566 <HAL_UARTEx_DisableFifoMode+0x66>
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2201      	movs	r2, #1
 800c51a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2224      	movs	r2, #36	; 0x24
 800c522:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	681a      	ldr	r2, [r3, #0]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f022 0201 	bic.w	r2, r2, #1
 800c53c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c544:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2200      	movs	r2, #0
 800c54a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2220      	movs	r2, #32
 800c558:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2200      	movs	r2, #0
 800c560:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c564:	2300      	movs	r3, #0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr

0800c572 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b084      	sub	sp, #16
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
 800c57a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c582:	2b01      	cmp	r3, #1
 800c584:	d101      	bne.n	800c58a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c586:	2302      	movs	r3, #2
 800c588:	e02d      	b.n	800c5e6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2201      	movs	r2, #1
 800c58e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2224      	movs	r2, #36	; 0x24
 800c596:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f022 0201 	bic.w	r2, r2, #1
 800c5b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	689b      	ldr	r3, [r3, #8]
 800c5b8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	683a      	ldr	r2, [r7, #0]
 800c5c2:	430a      	orrs	r2, r1
 800c5c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f000 f850 	bl	800c66c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	68fa      	ldr	r2, [r7, #12]
 800c5d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2220      	movs	r2, #32
 800c5d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c5e4:	2300      	movs	r3, #0
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3710      	adds	r7, #16
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}

0800c5ee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b084      	sub	sp, #16
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
 800c5f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c5fe:	2b01      	cmp	r3, #1
 800c600:	d101      	bne.n	800c606 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c602:	2302      	movs	r3, #2
 800c604:	e02d      	b.n	800c662 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2201      	movs	r2, #1
 800c60a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2224      	movs	r2, #36	; 0x24
 800c612:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f022 0201 	bic.w	r2, r2, #1
 800c62c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	689b      	ldr	r3, [r3, #8]
 800c634:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	683a      	ldr	r2, [r7, #0]
 800c63e:	430a      	orrs	r2, r1
 800c640:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	f000 f812 	bl	800c66c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	68fa      	ldr	r2, [r7, #12]
 800c64e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2220      	movs	r2, #32
 800c654:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2200      	movs	r2, #0
 800c65c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c660:	2300      	movs	r3, #0
}
 800c662:	4618      	mov	r0, r3
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
	...

0800c66c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b085      	sub	sp, #20
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d108      	bne.n	800c68e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2201      	movs	r2, #1
 800c688:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c68c:	e031      	b.n	800c6f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c68e:	2308      	movs	r3, #8
 800c690:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c692:	2308      	movs	r3, #8
 800c694:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	689b      	ldr	r3, [r3, #8]
 800c69c:	0e5b      	lsrs	r3, r3, #25
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	f003 0307 	and.w	r3, r3, #7
 800c6a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	689b      	ldr	r3, [r3, #8]
 800c6ac:	0f5b      	lsrs	r3, r3, #29
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	f003 0307 	and.w	r3, r3, #7
 800c6b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c6b6:	7bbb      	ldrb	r3, [r7, #14]
 800c6b8:	7b3a      	ldrb	r2, [r7, #12]
 800c6ba:	4911      	ldr	r1, [pc, #68]	; (800c700 <UARTEx_SetNbDataToProcess+0x94>)
 800c6bc:	5c8a      	ldrb	r2, [r1, r2]
 800c6be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c6c2:	7b3a      	ldrb	r2, [r7, #12]
 800c6c4:	490f      	ldr	r1, [pc, #60]	; (800c704 <UARTEx_SetNbDataToProcess+0x98>)
 800c6c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c6c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c6d4:	7bfb      	ldrb	r3, [r7, #15]
 800c6d6:	7b7a      	ldrb	r2, [r7, #13]
 800c6d8:	4909      	ldr	r1, [pc, #36]	; (800c700 <UARTEx_SetNbDataToProcess+0x94>)
 800c6da:	5c8a      	ldrb	r2, [r1, r2]
 800c6dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c6e0:	7b7a      	ldrb	r2, [r7, #13]
 800c6e2:	4908      	ldr	r1, [pc, #32]	; (800c704 <UARTEx_SetNbDataToProcess+0x98>)
 800c6e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c6e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6ea:	b29a      	uxth	r2, r3
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c6f2:	bf00      	nop
 800c6f4:	3714      	adds	r7, #20
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fc:	4770      	bx	lr
 800c6fe:	bf00      	nop
 800c700:	0800d750 	.word	0x0800d750
 800c704:	0800d758 	.word	0x0800d758

0800c708 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c708:	b480      	push	{r7}
 800c70a:	b085      	sub	sp, #20
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c710:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800c714:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800c71c:	b29a      	uxth	r2, r3
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	b29b      	uxth	r3, r3
 800c722:	43db      	mvns	r3, r3
 800c724:	b29b      	uxth	r3, r3
 800c726:	4013      	ands	r3, r2
 800c728:	b29a      	uxth	r2, r3
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3714      	adds	r7, #20
 800c736:	46bd      	mov	sp, r7
 800c738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73c:	4770      	bx	lr

0800c73e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c73e:	b480      	push	{r7}
 800c740:	b085      	sub	sp, #20
 800c742:	af00      	add	r7, sp, #0
 800c744:	60f8      	str	r0, [r7, #12]
 800c746:	1d3b      	adds	r3, r7, #4
 800c748:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	2201      	movs	r2, #1
 800c750:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	2200      	movs	r2, #0
 800c758:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	2200      	movs	r2, #0
 800c760:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	2200      	movs	r2, #0
 800c768:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800c76c:	2300      	movs	r3, #0
}
 800c76e:	4618      	mov	r0, r3
 800c770:	3714      	adds	r7, #20
 800c772:	46bd      	mov	sp, r7
 800c774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c778:	4770      	bx	lr

0800c77a <atoi>:
 800c77a:	220a      	movs	r2, #10
 800c77c:	2100      	movs	r1, #0
 800c77e:	f000 b92f 	b.w	800c9e0 <strtol>
	...

0800c784 <sbrk_aligned>:
 800c784:	b570      	push	{r4, r5, r6, lr}
 800c786:	4e0e      	ldr	r6, [pc, #56]	; (800c7c0 <sbrk_aligned+0x3c>)
 800c788:	460c      	mov	r4, r1
 800c78a:	6831      	ldr	r1, [r6, #0]
 800c78c:	4605      	mov	r5, r0
 800c78e:	b911      	cbnz	r1, 800c796 <sbrk_aligned+0x12>
 800c790:	f000 fb62 	bl	800ce58 <_sbrk_r>
 800c794:	6030      	str	r0, [r6, #0]
 800c796:	4621      	mov	r1, r4
 800c798:	4628      	mov	r0, r5
 800c79a:	f000 fb5d 	bl	800ce58 <_sbrk_r>
 800c79e:	1c43      	adds	r3, r0, #1
 800c7a0:	d00a      	beq.n	800c7b8 <sbrk_aligned+0x34>
 800c7a2:	1cc4      	adds	r4, r0, #3
 800c7a4:	f024 0403 	bic.w	r4, r4, #3
 800c7a8:	42a0      	cmp	r0, r4
 800c7aa:	d007      	beq.n	800c7bc <sbrk_aligned+0x38>
 800c7ac:	1a21      	subs	r1, r4, r0
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	f000 fb52 	bl	800ce58 <_sbrk_r>
 800c7b4:	3001      	adds	r0, #1
 800c7b6:	d101      	bne.n	800c7bc <sbrk_aligned+0x38>
 800c7b8:	f04f 34ff 	mov.w	r4, #4294967295
 800c7bc:	4620      	mov	r0, r4
 800c7be:	bd70      	pop	{r4, r5, r6, pc}
 800c7c0:	20000bc4 	.word	0x20000bc4

0800c7c4 <_malloc_r>:
 800c7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7c8:	1ccd      	adds	r5, r1, #3
 800c7ca:	f025 0503 	bic.w	r5, r5, #3
 800c7ce:	3508      	adds	r5, #8
 800c7d0:	2d0c      	cmp	r5, #12
 800c7d2:	bf38      	it	cc
 800c7d4:	250c      	movcc	r5, #12
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	4607      	mov	r7, r0
 800c7da:	db01      	blt.n	800c7e0 <_malloc_r+0x1c>
 800c7dc:	42a9      	cmp	r1, r5
 800c7de:	d905      	bls.n	800c7ec <_malloc_r+0x28>
 800c7e0:	230c      	movs	r3, #12
 800c7e2:	603b      	str	r3, [r7, #0]
 800c7e4:	2600      	movs	r6, #0
 800c7e6:	4630      	mov	r0, r6
 800c7e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c8c0 <_malloc_r+0xfc>
 800c7f0:	f000 f868 	bl	800c8c4 <__malloc_lock>
 800c7f4:	f8d8 3000 	ldr.w	r3, [r8]
 800c7f8:	461c      	mov	r4, r3
 800c7fa:	bb5c      	cbnz	r4, 800c854 <_malloc_r+0x90>
 800c7fc:	4629      	mov	r1, r5
 800c7fe:	4638      	mov	r0, r7
 800c800:	f7ff ffc0 	bl	800c784 <sbrk_aligned>
 800c804:	1c43      	adds	r3, r0, #1
 800c806:	4604      	mov	r4, r0
 800c808:	d155      	bne.n	800c8b6 <_malloc_r+0xf2>
 800c80a:	f8d8 4000 	ldr.w	r4, [r8]
 800c80e:	4626      	mov	r6, r4
 800c810:	2e00      	cmp	r6, #0
 800c812:	d145      	bne.n	800c8a0 <_malloc_r+0xdc>
 800c814:	2c00      	cmp	r4, #0
 800c816:	d048      	beq.n	800c8aa <_malloc_r+0xe6>
 800c818:	6823      	ldr	r3, [r4, #0]
 800c81a:	4631      	mov	r1, r6
 800c81c:	4638      	mov	r0, r7
 800c81e:	eb04 0903 	add.w	r9, r4, r3
 800c822:	f000 fb19 	bl	800ce58 <_sbrk_r>
 800c826:	4581      	cmp	r9, r0
 800c828:	d13f      	bne.n	800c8aa <_malloc_r+0xe6>
 800c82a:	6821      	ldr	r1, [r4, #0]
 800c82c:	1a6d      	subs	r5, r5, r1
 800c82e:	4629      	mov	r1, r5
 800c830:	4638      	mov	r0, r7
 800c832:	f7ff ffa7 	bl	800c784 <sbrk_aligned>
 800c836:	3001      	adds	r0, #1
 800c838:	d037      	beq.n	800c8aa <_malloc_r+0xe6>
 800c83a:	6823      	ldr	r3, [r4, #0]
 800c83c:	442b      	add	r3, r5
 800c83e:	6023      	str	r3, [r4, #0]
 800c840:	f8d8 3000 	ldr.w	r3, [r8]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d038      	beq.n	800c8ba <_malloc_r+0xf6>
 800c848:	685a      	ldr	r2, [r3, #4]
 800c84a:	42a2      	cmp	r2, r4
 800c84c:	d12b      	bne.n	800c8a6 <_malloc_r+0xe2>
 800c84e:	2200      	movs	r2, #0
 800c850:	605a      	str	r2, [r3, #4]
 800c852:	e00f      	b.n	800c874 <_malloc_r+0xb0>
 800c854:	6822      	ldr	r2, [r4, #0]
 800c856:	1b52      	subs	r2, r2, r5
 800c858:	d41f      	bmi.n	800c89a <_malloc_r+0xd6>
 800c85a:	2a0b      	cmp	r2, #11
 800c85c:	d917      	bls.n	800c88e <_malloc_r+0xca>
 800c85e:	1961      	adds	r1, r4, r5
 800c860:	42a3      	cmp	r3, r4
 800c862:	6025      	str	r5, [r4, #0]
 800c864:	bf18      	it	ne
 800c866:	6059      	strne	r1, [r3, #4]
 800c868:	6863      	ldr	r3, [r4, #4]
 800c86a:	bf08      	it	eq
 800c86c:	f8c8 1000 	streq.w	r1, [r8]
 800c870:	5162      	str	r2, [r4, r5]
 800c872:	604b      	str	r3, [r1, #4]
 800c874:	4638      	mov	r0, r7
 800c876:	f104 060b 	add.w	r6, r4, #11
 800c87a:	f000 f829 	bl	800c8d0 <__malloc_unlock>
 800c87e:	f026 0607 	bic.w	r6, r6, #7
 800c882:	1d23      	adds	r3, r4, #4
 800c884:	1af2      	subs	r2, r6, r3
 800c886:	d0ae      	beq.n	800c7e6 <_malloc_r+0x22>
 800c888:	1b9b      	subs	r3, r3, r6
 800c88a:	50a3      	str	r3, [r4, r2]
 800c88c:	e7ab      	b.n	800c7e6 <_malloc_r+0x22>
 800c88e:	42a3      	cmp	r3, r4
 800c890:	6862      	ldr	r2, [r4, #4]
 800c892:	d1dd      	bne.n	800c850 <_malloc_r+0x8c>
 800c894:	f8c8 2000 	str.w	r2, [r8]
 800c898:	e7ec      	b.n	800c874 <_malloc_r+0xb0>
 800c89a:	4623      	mov	r3, r4
 800c89c:	6864      	ldr	r4, [r4, #4]
 800c89e:	e7ac      	b.n	800c7fa <_malloc_r+0x36>
 800c8a0:	4634      	mov	r4, r6
 800c8a2:	6876      	ldr	r6, [r6, #4]
 800c8a4:	e7b4      	b.n	800c810 <_malloc_r+0x4c>
 800c8a6:	4613      	mov	r3, r2
 800c8a8:	e7cc      	b.n	800c844 <_malloc_r+0x80>
 800c8aa:	230c      	movs	r3, #12
 800c8ac:	603b      	str	r3, [r7, #0]
 800c8ae:	4638      	mov	r0, r7
 800c8b0:	f000 f80e 	bl	800c8d0 <__malloc_unlock>
 800c8b4:	e797      	b.n	800c7e6 <_malloc_r+0x22>
 800c8b6:	6025      	str	r5, [r4, #0]
 800c8b8:	e7dc      	b.n	800c874 <_malloc_r+0xb0>
 800c8ba:	605b      	str	r3, [r3, #4]
 800c8bc:	deff      	udf	#255	; 0xff
 800c8be:	bf00      	nop
 800c8c0:	20000bc0 	.word	0x20000bc0

0800c8c4 <__malloc_lock>:
 800c8c4:	4801      	ldr	r0, [pc, #4]	; (800c8cc <__malloc_lock+0x8>)
 800c8c6:	f000 bb14 	b.w	800cef2 <__retarget_lock_acquire_recursive>
 800c8ca:	bf00      	nop
 800c8cc:	20000d08 	.word	0x20000d08

0800c8d0 <__malloc_unlock>:
 800c8d0:	4801      	ldr	r0, [pc, #4]	; (800c8d8 <__malloc_unlock+0x8>)
 800c8d2:	f000 bb0f 	b.w	800cef4 <__retarget_lock_release_recursive>
 800c8d6:	bf00      	nop
 800c8d8:	20000d08 	.word	0x20000d08

0800c8dc <_strtol_l.constprop.0>:
 800c8dc:	2b01      	cmp	r3, #1
 800c8de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e2:	d001      	beq.n	800c8e8 <_strtol_l.constprop.0+0xc>
 800c8e4:	2b24      	cmp	r3, #36	; 0x24
 800c8e6:	d906      	bls.n	800c8f6 <_strtol_l.constprop.0+0x1a>
 800c8e8:	f000 fad8 	bl	800ce9c <__errno>
 800c8ec:	2316      	movs	r3, #22
 800c8ee:	6003      	str	r3, [r0, #0]
 800c8f0:	2000      	movs	r0, #0
 800c8f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8f6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c9dc <_strtol_l.constprop.0+0x100>
 800c8fa:	460d      	mov	r5, r1
 800c8fc:	462e      	mov	r6, r5
 800c8fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c902:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c906:	f017 0708 	ands.w	r7, r7, #8
 800c90a:	d1f7      	bne.n	800c8fc <_strtol_l.constprop.0+0x20>
 800c90c:	2c2d      	cmp	r4, #45	; 0x2d
 800c90e:	d132      	bne.n	800c976 <_strtol_l.constprop.0+0x9a>
 800c910:	782c      	ldrb	r4, [r5, #0]
 800c912:	2701      	movs	r7, #1
 800c914:	1cb5      	adds	r5, r6, #2
 800c916:	2b00      	cmp	r3, #0
 800c918:	d05b      	beq.n	800c9d2 <_strtol_l.constprop.0+0xf6>
 800c91a:	2b10      	cmp	r3, #16
 800c91c:	d109      	bne.n	800c932 <_strtol_l.constprop.0+0x56>
 800c91e:	2c30      	cmp	r4, #48	; 0x30
 800c920:	d107      	bne.n	800c932 <_strtol_l.constprop.0+0x56>
 800c922:	782c      	ldrb	r4, [r5, #0]
 800c924:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c928:	2c58      	cmp	r4, #88	; 0x58
 800c92a:	d14d      	bne.n	800c9c8 <_strtol_l.constprop.0+0xec>
 800c92c:	786c      	ldrb	r4, [r5, #1]
 800c92e:	2310      	movs	r3, #16
 800c930:	3502      	adds	r5, #2
 800c932:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c936:	f108 38ff 	add.w	r8, r8, #4294967295
 800c93a:	f04f 0e00 	mov.w	lr, #0
 800c93e:	fbb8 f9f3 	udiv	r9, r8, r3
 800c942:	4676      	mov	r6, lr
 800c944:	fb03 8a19 	mls	sl, r3, r9, r8
 800c948:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c94c:	f1bc 0f09 	cmp.w	ip, #9
 800c950:	d816      	bhi.n	800c980 <_strtol_l.constprop.0+0xa4>
 800c952:	4664      	mov	r4, ip
 800c954:	42a3      	cmp	r3, r4
 800c956:	dd24      	ble.n	800c9a2 <_strtol_l.constprop.0+0xc6>
 800c958:	f1be 3fff 	cmp.w	lr, #4294967295
 800c95c:	d008      	beq.n	800c970 <_strtol_l.constprop.0+0x94>
 800c95e:	45b1      	cmp	r9, r6
 800c960:	d31c      	bcc.n	800c99c <_strtol_l.constprop.0+0xc0>
 800c962:	d101      	bne.n	800c968 <_strtol_l.constprop.0+0x8c>
 800c964:	45a2      	cmp	sl, r4
 800c966:	db19      	blt.n	800c99c <_strtol_l.constprop.0+0xc0>
 800c968:	fb06 4603 	mla	r6, r6, r3, r4
 800c96c:	f04f 0e01 	mov.w	lr, #1
 800c970:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c974:	e7e8      	b.n	800c948 <_strtol_l.constprop.0+0x6c>
 800c976:	2c2b      	cmp	r4, #43	; 0x2b
 800c978:	bf04      	itt	eq
 800c97a:	782c      	ldrbeq	r4, [r5, #0]
 800c97c:	1cb5      	addeq	r5, r6, #2
 800c97e:	e7ca      	b.n	800c916 <_strtol_l.constprop.0+0x3a>
 800c980:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c984:	f1bc 0f19 	cmp.w	ip, #25
 800c988:	d801      	bhi.n	800c98e <_strtol_l.constprop.0+0xb2>
 800c98a:	3c37      	subs	r4, #55	; 0x37
 800c98c:	e7e2      	b.n	800c954 <_strtol_l.constprop.0+0x78>
 800c98e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c992:	f1bc 0f19 	cmp.w	ip, #25
 800c996:	d804      	bhi.n	800c9a2 <_strtol_l.constprop.0+0xc6>
 800c998:	3c57      	subs	r4, #87	; 0x57
 800c99a:	e7db      	b.n	800c954 <_strtol_l.constprop.0+0x78>
 800c99c:	f04f 3eff 	mov.w	lr, #4294967295
 800c9a0:	e7e6      	b.n	800c970 <_strtol_l.constprop.0+0x94>
 800c9a2:	f1be 3fff 	cmp.w	lr, #4294967295
 800c9a6:	d105      	bne.n	800c9b4 <_strtol_l.constprop.0+0xd8>
 800c9a8:	2322      	movs	r3, #34	; 0x22
 800c9aa:	6003      	str	r3, [r0, #0]
 800c9ac:	4646      	mov	r6, r8
 800c9ae:	b942      	cbnz	r2, 800c9c2 <_strtol_l.constprop.0+0xe6>
 800c9b0:	4630      	mov	r0, r6
 800c9b2:	e79e      	b.n	800c8f2 <_strtol_l.constprop.0+0x16>
 800c9b4:	b107      	cbz	r7, 800c9b8 <_strtol_l.constprop.0+0xdc>
 800c9b6:	4276      	negs	r6, r6
 800c9b8:	2a00      	cmp	r2, #0
 800c9ba:	d0f9      	beq.n	800c9b0 <_strtol_l.constprop.0+0xd4>
 800c9bc:	f1be 0f00 	cmp.w	lr, #0
 800c9c0:	d000      	beq.n	800c9c4 <_strtol_l.constprop.0+0xe8>
 800c9c2:	1e69      	subs	r1, r5, #1
 800c9c4:	6011      	str	r1, [r2, #0]
 800c9c6:	e7f3      	b.n	800c9b0 <_strtol_l.constprop.0+0xd4>
 800c9c8:	2430      	movs	r4, #48	; 0x30
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1b1      	bne.n	800c932 <_strtol_l.constprop.0+0x56>
 800c9ce:	2308      	movs	r3, #8
 800c9d0:	e7af      	b.n	800c932 <_strtol_l.constprop.0+0x56>
 800c9d2:	2c30      	cmp	r4, #48	; 0x30
 800c9d4:	d0a5      	beq.n	800c922 <_strtol_l.constprop.0+0x46>
 800c9d6:	230a      	movs	r3, #10
 800c9d8:	e7ab      	b.n	800c932 <_strtol_l.constprop.0+0x56>
 800c9da:	bf00      	nop
 800c9dc:	0800d761 	.word	0x0800d761

0800c9e0 <strtol>:
 800c9e0:	4613      	mov	r3, r2
 800c9e2:	460a      	mov	r2, r1
 800c9e4:	4601      	mov	r1, r0
 800c9e6:	4802      	ldr	r0, [pc, #8]	; (800c9f0 <strtol+0x10>)
 800c9e8:	6800      	ldr	r0, [r0, #0]
 800c9ea:	f7ff bf77 	b.w	800c8dc <_strtol_l.constprop.0>
 800c9ee:	bf00      	nop
 800c9f0:	20000064 	.word	0x20000064

0800c9f4 <std>:
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	b510      	push	{r4, lr}
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	e9c0 3300 	strd	r3, r3, [r0]
 800c9fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca02:	6083      	str	r3, [r0, #8]
 800ca04:	8181      	strh	r1, [r0, #12]
 800ca06:	6643      	str	r3, [r0, #100]	; 0x64
 800ca08:	81c2      	strh	r2, [r0, #14]
 800ca0a:	6183      	str	r3, [r0, #24]
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	2208      	movs	r2, #8
 800ca10:	305c      	adds	r0, #92	; 0x5c
 800ca12:	f000 f9e5 	bl	800cde0 <memset>
 800ca16:	4b0d      	ldr	r3, [pc, #52]	; (800ca4c <std+0x58>)
 800ca18:	6263      	str	r3, [r4, #36]	; 0x24
 800ca1a:	4b0d      	ldr	r3, [pc, #52]	; (800ca50 <std+0x5c>)
 800ca1c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca1e:	4b0d      	ldr	r3, [pc, #52]	; (800ca54 <std+0x60>)
 800ca20:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca22:	4b0d      	ldr	r3, [pc, #52]	; (800ca58 <std+0x64>)
 800ca24:	6323      	str	r3, [r4, #48]	; 0x30
 800ca26:	4b0d      	ldr	r3, [pc, #52]	; (800ca5c <std+0x68>)
 800ca28:	6224      	str	r4, [r4, #32]
 800ca2a:	429c      	cmp	r4, r3
 800ca2c:	d006      	beq.n	800ca3c <std+0x48>
 800ca2e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ca32:	4294      	cmp	r4, r2
 800ca34:	d002      	beq.n	800ca3c <std+0x48>
 800ca36:	33d0      	adds	r3, #208	; 0xd0
 800ca38:	429c      	cmp	r4, r3
 800ca3a:	d105      	bne.n	800ca48 <std+0x54>
 800ca3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca44:	f000 ba54 	b.w	800cef0 <__retarget_lock_init_recursive>
 800ca48:	bd10      	pop	{r4, pc}
 800ca4a:	bf00      	nop
 800ca4c:	0800cc31 	.word	0x0800cc31
 800ca50:	0800cc53 	.word	0x0800cc53
 800ca54:	0800cc8b 	.word	0x0800cc8b
 800ca58:	0800ccaf 	.word	0x0800ccaf
 800ca5c:	20000bc8 	.word	0x20000bc8

0800ca60 <stdio_exit_handler>:
 800ca60:	4a02      	ldr	r2, [pc, #8]	; (800ca6c <stdio_exit_handler+0xc>)
 800ca62:	4903      	ldr	r1, [pc, #12]	; (800ca70 <stdio_exit_handler+0x10>)
 800ca64:	4803      	ldr	r0, [pc, #12]	; (800ca74 <stdio_exit_handler+0x14>)
 800ca66:	f000 b869 	b.w	800cb3c <_fwalk_sglue>
 800ca6a:	bf00      	nop
 800ca6c:	2000000c 	.word	0x2000000c
 800ca70:	0800d0b9 	.word	0x0800d0b9
 800ca74:	20000018 	.word	0x20000018

0800ca78 <cleanup_stdio>:
 800ca78:	6841      	ldr	r1, [r0, #4]
 800ca7a:	4b0c      	ldr	r3, [pc, #48]	; (800caac <cleanup_stdio+0x34>)
 800ca7c:	4299      	cmp	r1, r3
 800ca7e:	b510      	push	{r4, lr}
 800ca80:	4604      	mov	r4, r0
 800ca82:	d001      	beq.n	800ca88 <cleanup_stdio+0x10>
 800ca84:	f000 fb18 	bl	800d0b8 <_fflush_r>
 800ca88:	68a1      	ldr	r1, [r4, #8]
 800ca8a:	4b09      	ldr	r3, [pc, #36]	; (800cab0 <cleanup_stdio+0x38>)
 800ca8c:	4299      	cmp	r1, r3
 800ca8e:	d002      	beq.n	800ca96 <cleanup_stdio+0x1e>
 800ca90:	4620      	mov	r0, r4
 800ca92:	f000 fb11 	bl	800d0b8 <_fflush_r>
 800ca96:	68e1      	ldr	r1, [r4, #12]
 800ca98:	4b06      	ldr	r3, [pc, #24]	; (800cab4 <cleanup_stdio+0x3c>)
 800ca9a:	4299      	cmp	r1, r3
 800ca9c:	d004      	beq.n	800caa8 <cleanup_stdio+0x30>
 800ca9e:	4620      	mov	r0, r4
 800caa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caa4:	f000 bb08 	b.w	800d0b8 <_fflush_r>
 800caa8:	bd10      	pop	{r4, pc}
 800caaa:	bf00      	nop
 800caac:	20000bc8 	.word	0x20000bc8
 800cab0:	20000c30 	.word	0x20000c30
 800cab4:	20000c98 	.word	0x20000c98

0800cab8 <global_stdio_init.part.0>:
 800cab8:	b510      	push	{r4, lr}
 800caba:	4b0b      	ldr	r3, [pc, #44]	; (800cae8 <global_stdio_init.part.0+0x30>)
 800cabc:	4c0b      	ldr	r4, [pc, #44]	; (800caec <global_stdio_init.part.0+0x34>)
 800cabe:	4a0c      	ldr	r2, [pc, #48]	; (800caf0 <global_stdio_init.part.0+0x38>)
 800cac0:	601a      	str	r2, [r3, #0]
 800cac2:	4620      	mov	r0, r4
 800cac4:	2200      	movs	r2, #0
 800cac6:	2104      	movs	r1, #4
 800cac8:	f7ff ff94 	bl	800c9f4 <std>
 800cacc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800cad0:	2201      	movs	r2, #1
 800cad2:	2109      	movs	r1, #9
 800cad4:	f7ff ff8e 	bl	800c9f4 <std>
 800cad8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800cadc:	2202      	movs	r2, #2
 800cade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cae2:	2112      	movs	r1, #18
 800cae4:	f7ff bf86 	b.w	800c9f4 <std>
 800cae8:	20000d00 	.word	0x20000d00
 800caec:	20000bc8 	.word	0x20000bc8
 800caf0:	0800ca61 	.word	0x0800ca61

0800caf4 <__sfp_lock_acquire>:
 800caf4:	4801      	ldr	r0, [pc, #4]	; (800cafc <__sfp_lock_acquire+0x8>)
 800caf6:	f000 b9fc 	b.w	800cef2 <__retarget_lock_acquire_recursive>
 800cafa:	bf00      	nop
 800cafc:	20000d09 	.word	0x20000d09

0800cb00 <__sfp_lock_release>:
 800cb00:	4801      	ldr	r0, [pc, #4]	; (800cb08 <__sfp_lock_release+0x8>)
 800cb02:	f000 b9f7 	b.w	800cef4 <__retarget_lock_release_recursive>
 800cb06:	bf00      	nop
 800cb08:	20000d09 	.word	0x20000d09

0800cb0c <__sinit>:
 800cb0c:	b510      	push	{r4, lr}
 800cb0e:	4604      	mov	r4, r0
 800cb10:	f7ff fff0 	bl	800caf4 <__sfp_lock_acquire>
 800cb14:	6a23      	ldr	r3, [r4, #32]
 800cb16:	b11b      	cbz	r3, 800cb20 <__sinit+0x14>
 800cb18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb1c:	f7ff bff0 	b.w	800cb00 <__sfp_lock_release>
 800cb20:	4b04      	ldr	r3, [pc, #16]	; (800cb34 <__sinit+0x28>)
 800cb22:	6223      	str	r3, [r4, #32]
 800cb24:	4b04      	ldr	r3, [pc, #16]	; (800cb38 <__sinit+0x2c>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d1f5      	bne.n	800cb18 <__sinit+0xc>
 800cb2c:	f7ff ffc4 	bl	800cab8 <global_stdio_init.part.0>
 800cb30:	e7f2      	b.n	800cb18 <__sinit+0xc>
 800cb32:	bf00      	nop
 800cb34:	0800ca79 	.word	0x0800ca79
 800cb38:	20000d00 	.word	0x20000d00

0800cb3c <_fwalk_sglue>:
 800cb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb40:	4607      	mov	r7, r0
 800cb42:	4688      	mov	r8, r1
 800cb44:	4614      	mov	r4, r2
 800cb46:	2600      	movs	r6, #0
 800cb48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb4c:	f1b9 0901 	subs.w	r9, r9, #1
 800cb50:	d505      	bpl.n	800cb5e <_fwalk_sglue+0x22>
 800cb52:	6824      	ldr	r4, [r4, #0]
 800cb54:	2c00      	cmp	r4, #0
 800cb56:	d1f7      	bne.n	800cb48 <_fwalk_sglue+0xc>
 800cb58:	4630      	mov	r0, r6
 800cb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb5e:	89ab      	ldrh	r3, [r5, #12]
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	d907      	bls.n	800cb74 <_fwalk_sglue+0x38>
 800cb64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb68:	3301      	adds	r3, #1
 800cb6a:	d003      	beq.n	800cb74 <_fwalk_sglue+0x38>
 800cb6c:	4629      	mov	r1, r5
 800cb6e:	4638      	mov	r0, r7
 800cb70:	47c0      	blx	r8
 800cb72:	4306      	orrs	r6, r0
 800cb74:	3568      	adds	r5, #104	; 0x68
 800cb76:	e7e9      	b.n	800cb4c <_fwalk_sglue+0x10>

0800cb78 <_puts_r>:
 800cb78:	6a03      	ldr	r3, [r0, #32]
 800cb7a:	b570      	push	{r4, r5, r6, lr}
 800cb7c:	6884      	ldr	r4, [r0, #8]
 800cb7e:	4605      	mov	r5, r0
 800cb80:	460e      	mov	r6, r1
 800cb82:	b90b      	cbnz	r3, 800cb88 <_puts_r+0x10>
 800cb84:	f7ff ffc2 	bl	800cb0c <__sinit>
 800cb88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb8a:	07db      	lsls	r3, r3, #31
 800cb8c:	d405      	bmi.n	800cb9a <_puts_r+0x22>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	0598      	lsls	r0, r3, #22
 800cb92:	d402      	bmi.n	800cb9a <_puts_r+0x22>
 800cb94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb96:	f000 f9ac 	bl	800cef2 <__retarget_lock_acquire_recursive>
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	0719      	lsls	r1, r3, #28
 800cb9e:	d513      	bpl.n	800cbc8 <_puts_r+0x50>
 800cba0:	6923      	ldr	r3, [r4, #16]
 800cba2:	b18b      	cbz	r3, 800cbc8 <_puts_r+0x50>
 800cba4:	3e01      	subs	r6, #1
 800cba6:	68a3      	ldr	r3, [r4, #8]
 800cba8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cbac:	3b01      	subs	r3, #1
 800cbae:	60a3      	str	r3, [r4, #8]
 800cbb0:	b9e9      	cbnz	r1, 800cbee <_puts_r+0x76>
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	da2e      	bge.n	800cc14 <_puts_r+0x9c>
 800cbb6:	4622      	mov	r2, r4
 800cbb8:	210a      	movs	r1, #10
 800cbba:	4628      	mov	r0, r5
 800cbbc:	f000 f87b 	bl	800ccb6 <__swbuf_r>
 800cbc0:	3001      	adds	r0, #1
 800cbc2:	d007      	beq.n	800cbd4 <_puts_r+0x5c>
 800cbc4:	250a      	movs	r5, #10
 800cbc6:	e007      	b.n	800cbd8 <_puts_r+0x60>
 800cbc8:	4621      	mov	r1, r4
 800cbca:	4628      	mov	r0, r5
 800cbcc:	f000 f8b0 	bl	800cd30 <__swsetup_r>
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	d0e7      	beq.n	800cba4 <_puts_r+0x2c>
 800cbd4:	f04f 35ff 	mov.w	r5, #4294967295
 800cbd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbda:	07da      	lsls	r2, r3, #31
 800cbdc:	d405      	bmi.n	800cbea <_puts_r+0x72>
 800cbde:	89a3      	ldrh	r3, [r4, #12]
 800cbe0:	059b      	lsls	r3, r3, #22
 800cbe2:	d402      	bmi.n	800cbea <_puts_r+0x72>
 800cbe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbe6:	f000 f985 	bl	800cef4 <__retarget_lock_release_recursive>
 800cbea:	4628      	mov	r0, r5
 800cbec:	bd70      	pop	{r4, r5, r6, pc}
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	da04      	bge.n	800cbfc <_puts_r+0x84>
 800cbf2:	69a2      	ldr	r2, [r4, #24]
 800cbf4:	429a      	cmp	r2, r3
 800cbf6:	dc06      	bgt.n	800cc06 <_puts_r+0x8e>
 800cbf8:	290a      	cmp	r1, #10
 800cbfa:	d004      	beq.n	800cc06 <_puts_r+0x8e>
 800cbfc:	6823      	ldr	r3, [r4, #0]
 800cbfe:	1c5a      	adds	r2, r3, #1
 800cc00:	6022      	str	r2, [r4, #0]
 800cc02:	7019      	strb	r1, [r3, #0]
 800cc04:	e7cf      	b.n	800cba6 <_puts_r+0x2e>
 800cc06:	4622      	mov	r2, r4
 800cc08:	4628      	mov	r0, r5
 800cc0a:	f000 f854 	bl	800ccb6 <__swbuf_r>
 800cc0e:	3001      	adds	r0, #1
 800cc10:	d1c9      	bne.n	800cba6 <_puts_r+0x2e>
 800cc12:	e7df      	b.n	800cbd4 <_puts_r+0x5c>
 800cc14:	6823      	ldr	r3, [r4, #0]
 800cc16:	250a      	movs	r5, #10
 800cc18:	1c5a      	adds	r2, r3, #1
 800cc1a:	6022      	str	r2, [r4, #0]
 800cc1c:	701d      	strb	r5, [r3, #0]
 800cc1e:	e7db      	b.n	800cbd8 <_puts_r+0x60>

0800cc20 <puts>:
 800cc20:	4b02      	ldr	r3, [pc, #8]	; (800cc2c <puts+0xc>)
 800cc22:	4601      	mov	r1, r0
 800cc24:	6818      	ldr	r0, [r3, #0]
 800cc26:	f7ff bfa7 	b.w	800cb78 <_puts_r>
 800cc2a:	bf00      	nop
 800cc2c:	20000064 	.word	0x20000064

0800cc30 <__sread>:
 800cc30:	b510      	push	{r4, lr}
 800cc32:	460c      	mov	r4, r1
 800cc34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc38:	f000 f8fc 	bl	800ce34 <_read_r>
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	bfab      	itete	ge
 800cc40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cc42:	89a3      	ldrhlt	r3, [r4, #12]
 800cc44:	181b      	addge	r3, r3, r0
 800cc46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cc4a:	bfac      	ite	ge
 800cc4c:	6563      	strge	r3, [r4, #84]	; 0x54
 800cc4e:	81a3      	strhlt	r3, [r4, #12]
 800cc50:	bd10      	pop	{r4, pc}

0800cc52 <__swrite>:
 800cc52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc56:	461f      	mov	r7, r3
 800cc58:	898b      	ldrh	r3, [r1, #12]
 800cc5a:	05db      	lsls	r3, r3, #23
 800cc5c:	4605      	mov	r5, r0
 800cc5e:	460c      	mov	r4, r1
 800cc60:	4616      	mov	r6, r2
 800cc62:	d505      	bpl.n	800cc70 <__swrite+0x1e>
 800cc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc68:	2302      	movs	r3, #2
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f000 f8d0 	bl	800ce10 <_lseek_r>
 800cc70:	89a3      	ldrh	r3, [r4, #12]
 800cc72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cc7a:	81a3      	strh	r3, [r4, #12]
 800cc7c:	4632      	mov	r2, r6
 800cc7e:	463b      	mov	r3, r7
 800cc80:	4628      	mov	r0, r5
 800cc82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc86:	f000 b8f7 	b.w	800ce78 <_write_r>

0800cc8a <__sseek>:
 800cc8a:	b510      	push	{r4, lr}
 800cc8c:	460c      	mov	r4, r1
 800cc8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc92:	f000 f8bd 	bl	800ce10 <_lseek_r>
 800cc96:	1c43      	adds	r3, r0, #1
 800cc98:	89a3      	ldrh	r3, [r4, #12]
 800cc9a:	bf15      	itete	ne
 800cc9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800cc9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cca2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cca6:	81a3      	strheq	r3, [r4, #12]
 800cca8:	bf18      	it	ne
 800ccaa:	81a3      	strhne	r3, [r4, #12]
 800ccac:	bd10      	pop	{r4, pc}

0800ccae <__sclose>:
 800ccae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb2:	f000 b89d 	b.w	800cdf0 <_close_r>

0800ccb6 <__swbuf_r>:
 800ccb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb8:	460e      	mov	r6, r1
 800ccba:	4614      	mov	r4, r2
 800ccbc:	4605      	mov	r5, r0
 800ccbe:	b118      	cbz	r0, 800ccc8 <__swbuf_r+0x12>
 800ccc0:	6a03      	ldr	r3, [r0, #32]
 800ccc2:	b90b      	cbnz	r3, 800ccc8 <__swbuf_r+0x12>
 800ccc4:	f7ff ff22 	bl	800cb0c <__sinit>
 800ccc8:	69a3      	ldr	r3, [r4, #24]
 800ccca:	60a3      	str	r3, [r4, #8]
 800cccc:	89a3      	ldrh	r3, [r4, #12]
 800ccce:	071a      	lsls	r2, r3, #28
 800ccd0:	d525      	bpl.n	800cd1e <__swbuf_r+0x68>
 800ccd2:	6923      	ldr	r3, [r4, #16]
 800ccd4:	b31b      	cbz	r3, 800cd1e <__swbuf_r+0x68>
 800ccd6:	6823      	ldr	r3, [r4, #0]
 800ccd8:	6922      	ldr	r2, [r4, #16]
 800ccda:	1a98      	subs	r0, r3, r2
 800ccdc:	6963      	ldr	r3, [r4, #20]
 800ccde:	b2f6      	uxtb	r6, r6
 800cce0:	4283      	cmp	r3, r0
 800cce2:	4637      	mov	r7, r6
 800cce4:	dc04      	bgt.n	800ccf0 <__swbuf_r+0x3a>
 800cce6:	4621      	mov	r1, r4
 800cce8:	4628      	mov	r0, r5
 800ccea:	f000 f9e5 	bl	800d0b8 <_fflush_r>
 800ccee:	b9e0      	cbnz	r0, 800cd2a <__swbuf_r+0x74>
 800ccf0:	68a3      	ldr	r3, [r4, #8]
 800ccf2:	3b01      	subs	r3, #1
 800ccf4:	60a3      	str	r3, [r4, #8]
 800ccf6:	6823      	ldr	r3, [r4, #0]
 800ccf8:	1c5a      	adds	r2, r3, #1
 800ccfa:	6022      	str	r2, [r4, #0]
 800ccfc:	701e      	strb	r6, [r3, #0]
 800ccfe:	6962      	ldr	r2, [r4, #20]
 800cd00:	1c43      	adds	r3, r0, #1
 800cd02:	429a      	cmp	r2, r3
 800cd04:	d004      	beq.n	800cd10 <__swbuf_r+0x5a>
 800cd06:	89a3      	ldrh	r3, [r4, #12]
 800cd08:	07db      	lsls	r3, r3, #31
 800cd0a:	d506      	bpl.n	800cd1a <__swbuf_r+0x64>
 800cd0c:	2e0a      	cmp	r6, #10
 800cd0e:	d104      	bne.n	800cd1a <__swbuf_r+0x64>
 800cd10:	4621      	mov	r1, r4
 800cd12:	4628      	mov	r0, r5
 800cd14:	f000 f9d0 	bl	800d0b8 <_fflush_r>
 800cd18:	b938      	cbnz	r0, 800cd2a <__swbuf_r+0x74>
 800cd1a:	4638      	mov	r0, r7
 800cd1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd1e:	4621      	mov	r1, r4
 800cd20:	4628      	mov	r0, r5
 800cd22:	f000 f805 	bl	800cd30 <__swsetup_r>
 800cd26:	2800      	cmp	r0, #0
 800cd28:	d0d5      	beq.n	800ccd6 <__swbuf_r+0x20>
 800cd2a:	f04f 37ff 	mov.w	r7, #4294967295
 800cd2e:	e7f4      	b.n	800cd1a <__swbuf_r+0x64>

0800cd30 <__swsetup_r>:
 800cd30:	b538      	push	{r3, r4, r5, lr}
 800cd32:	4b2a      	ldr	r3, [pc, #168]	; (800cddc <__swsetup_r+0xac>)
 800cd34:	4605      	mov	r5, r0
 800cd36:	6818      	ldr	r0, [r3, #0]
 800cd38:	460c      	mov	r4, r1
 800cd3a:	b118      	cbz	r0, 800cd44 <__swsetup_r+0x14>
 800cd3c:	6a03      	ldr	r3, [r0, #32]
 800cd3e:	b90b      	cbnz	r3, 800cd44 <__swsetup_r+0x14>
 800cd40:	f7ff fee4 	bl	800cb0c <__sinit>
 800cd44:	89a3      	ldrh	r3, [r4, #12]
 800cd46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd4a:	0718      	lsls	r0, r3, #28
 800cd4c:	d422      	bmi.n	800cd94 <__swsetup_r+0x64>
 800cd4e:	06d9      	lsls	r1, r3, #27
 800cd50:	d407      	bmi.n	800cd62 <__swsetup_r+0x32>
 800cd52:	2309      	movs	r3, #9
 800cd54:	602b      	str	r3, [r5, #0]
 800cd56:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd5a:	81a3      	strh	r3, [r4, #12]
 800cd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd60:	e034      	b.n	800cdcc <__swsetup_r+0x9c>
 800cd62:	0758      	lsls	r0, r3, #29
 800cd64:	d512      	bpl.n	800cd8c <__swsetup_r+0x5c>
 800cd66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd68:	b141      	cbz	r1, 800cd7c <__swsetup_r+0x4c>
 800cd6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd6e:	4299      	cmp	r1, r3
 800cd70:	d002      	beq.n	800cd78 <__swsetup_r+0x48>
 800cd72:	4628      	mov	r0, r5
 800cd74:	f000 f8ce 	bl	800cf14 <_free_r>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	6363      	str	r3, [r4, #52]	; 0x34
 800cd7c:	89a3      	ldrh	r3, [r4, #12]
 800cd7e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cd82:	81a3      	strh	r3, [r4, #12]
 800cd84:	2300      	movs	r3, #0
 800cd86:	6063      	str	r3, [r4, #4]
 800cd88:	6923      	ldr	r3, [r4, #16]
 800cd8a:	6023      	str	r3, [r4, #0]
 800cd8c:	89a3      	ldrh	r3, [r4, #12]
 800cd8e:	f043 0308 	orr.w	r3, r3, #8
 800cd92:	81a3      	strh	r3, [r4, #12]
 800cd94:	6923      	ldr	r3, [r4, #16]
 800cd96:	b94b      	cbnz	r3, 800cdac <__swsetup_r+0x7c>
 800cd98:	89a3      	ldrh	r3, [r4, #12]
 800cd9a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cd9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cda2:	d003      	beq.n	800cdac <__swsetup_r+0x7c>
 800cda4:	4621      	mov	r1, r4
 800cda6:	4628      	mov	r0, r5
 800cda8:	f000 f9d4 	bl	800d154 <__smakebuf_r>
 800cdac:	89a0      	ldrh	r0, [r4, #12]
 800cdae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cdb2:	f010 0301 	ands.w	r3, r0, #1
 800cdb6:	d00a      	beq.n	800cdce <__swsetup_r+0x9e>
 800cdb8:	2300      	movs	r3, #0
 800cdba:	60a3      	str	r3, [r4, #8]
 800cdbc:	6963      	ldr	r3, [r4, #20]
 800cdbe:	425b      	negs	r3, r3
 800cdc0:	61a3      	str	r3, [r4, #24]
 800cdc2:	6923      	ldr	r3, [r4, #16]
 800cdc4:	b943      	cbnz	r3, 800cdd8 <__swsetup_r+0xa8>
 800cdc6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cdca:	d1c4      	bne.n	800cd56 <__swsetup_r+0x26>
 800cdcc:	bd38      	pop	{r3, r4, r5, pc}
 800cdce:	0781      	lsls	r1, r0, #30
 800cdd0:	bf58      	it	pl
 800cdd2:	6963      	ldrpl	r3, [r4, #20]
 800cdd4:	60a3      	str	r3, [r4, #8]
 800cdd6:	e7f4      	b.n	800cdc2 <__swsetup_r+0x92>
 800cdd8:	2000      	movs	r0, #0
 800cdda:	e7f7      	b.n	800cdcc <__swsetup_r+0x9c>
 800cddc:	20000064 	.word	0x20000064

0800cde0 <memset>:
 800cde0:	4402      	add	r2, r0
 800cde2:	4603      	mov	r3, r0
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d100      	bne.n	800cdea <memset+0xa>
 800cde8:	4770      	bx	lr
 800cdea:	f803 1b01 	strb.w	r1, [r3], #1
 800cdee:	e7f9      	b.n	800cde4 <memset+0x4>

0800cdf0 <_close_r>:
 800cdf0:	b538      	push	{r3, r4, r5, lr}
 800cdf2:	4d06      	ldr	r5, [pc, #24]	; (800ce0c <_close_r+0x1c>)
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	4604      	mov	r4, r0
 800cdf8:	4608      	mov	r0, r1
 800cdfa:	602b      	str	r3, [r5, #0]
 800cdfc:	f7f6 ffff 	bl	8003dfe <_close>
 800ce00:	1c43      	adds	r3, r0, #1
 800ce02:	d102      	bne.n	800ce0a <_close_r+0x1a>
 800ce04:	682b      	ldr	r3, [r5, #0]
 800ce06:	b103      	cbz	r3, 800ce0a <_close_r+0x1a>
 800ce08:	6023      	str	r3, [r4, #0]
 800ce0a:	bd38      	pop	{r3, r4, r5, pc}
 800ce0c:	20000d04 	.word	0x20000d04

0800ce10 <_lseek_r>:
 800ce10:	b538      	push	{r3, r4, r5, lr}
 800ce12:	4d07      	ldr	r5, [pc, #28]	; (800ce30 <_lseek_r+0x20>)
 800ce14:	4604      	mov	r4, r0
 800ce16:	4608      	mov	r0, r1
 800ce18:	4611      	mov	r1, r2
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	602a      	str	r2, [r5, #0]
 800ce1e:	461a      	mov	r2, r3
 800ce20:	f7f7 f814 	bl	8003e4c <_lseek>
 800ce24:	1c43      	adds	r3, r0, #1
 800ce26:	d102      	bne.n	800ce2e <_lseek_r+0x1e>
 800ce28:	682b      	ldr	r3, [r5, #0]
 800ce2a:	b103      	cbz	r3, 800ce2e <_lseek_r+0x1e>
 800ce2c:	6023      	str	r3, [r4, #0]
 800ce2e:	bd38      	pop	{r3, r4, r5, pc}
 800ce30:	20000d04 	.word	0x20000d04

0800ce34 <_read_r>:
 800ce34:	b538      	push	{r3, r4, r5, lr}
 800ce36:	4d07      	ldr	r5, [pc, #28]	; (800ce54 <_read_r+0x20>)
 800ce38:	4604      	mov	r4, r0
 800ce3a:	4608      	mov	r0, r1
 800ce3c:	4611      	mov	r1, r2
 800ce3e:	2200      	movs	r2, #0
 800ce40:	602a      	str	r2, [r5, #0]
 800ce42:	461a      	mov	r2, r3
 800ce44:	f7f6 ffa2 	bl	8003d8c <_read>
 800ce48:	1c43      	adds	r3, r0, #1
 800ce4a:	d102      	bne.n	800ce52 <_read_r+0x1e>
 800ce4c:	682b      	ldr	r3, [r5, #0]
 800ce4e:	b103      	cbz	r3, 800ce52 <_read_r+0x1e>
 800ce50:	6023      	str	r3, [r4, #0]
 800ce52:	bd38      	pop	{r3, r4, r5, pc}
 800ce54:	20000d04 	.word	0x20000d04

0800ce58 <_sbrk_r>:
 800ce58:	b538      	push	{r3, r4, r5, lr}
 800ce5a:	4d06      	ldr	r5, [pc, #24]	; (800ce74 <_sbrk_r+0x1c>)
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	4604      	mov	r4, r0
 800ce60:	4608      	mov	r0, r1
 800ce62:	602b      	str	r3, [r5, #0]
 800ce64:	f7f7 f800 	bl	8003e68 <_sbrk>
 800ce68:	1c43      	adds	r3, r0, #1
 800ce6a:	d102      	bne.n	800ce72 <_sbrk_r+0x1a>
 800ce6c:	682b      	ldr	r3, [r5, #0]
 800ce6e:	b103      	cbz	r3, 800ce72 <_sbrk_r+0x1a>
 800ce70:	6023      	str	r3, [r4, #0]
 800ce72:	bd38      	pop	{r3, r4, r5, pc}
 800ce74:	20000d04 	.word	0x20000d04

0800ce78 <_write_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	4d07      	ldr	r5, [pc, #28]	; (800ce98 <_write_r+0x20>)
 800ce7c:	4604      	mov	r4, r0
 800ce7e:	4608      	mov	r0, r1
 800ce80:	4611      	mov	r1, r2
 800ce82:	2200      	movs	r2, #0
 800ce84:	602a      	str	r2, [r5, #0]
 800ce86:	461a      	mov	r2, r3
 800ce88:	f7f6 ff9d 	bl	8003dc6 <_write>
 800ce8c:	1c43      	adds	r3, r0, #1
 800ce8e:	d102      	bne.n	800ce96 <_write_r+0x1e>
 800ce90:	682b      	ldr	r3, [r5, #0]
 800ce92:	b103      	cbz	r3, 800ce96 <_write_r+0x1e>
 800ce94:	6023      	str	r3, [r4, #0]
 800ce96:	bd38      	pop	{r3, r4, r5, pc}
 800ce98:	20000d04 	.word	0x20000d04

0800ce9c <__errno>:
 800ce9c:	4b01      	ldr	r3, [pc, #4]	; (800cea4 <__errno+0x8>)
 800ce9e:	6818      	ldr	r0, [r3, #0]
 800cea0:	4770      	bx	lr
 800cea2:	bf00      	nop
 800cea4:	20000064 	.word	0x20000064

0800cea8 <__libc_init_array>:
 800cea8:	b570      	push	{r4, r5, r6, lr}
 800ceaa:	4d0d      	ldr	r5, [pc, #52]	; (800cee0 <__libc_init_array+0x38>)
 800ceac:	4c0d      	ldr	r4, [pc, #52]	; (800cee4 <__libc_init_array+0x3c>)
 800ceae:	1b64      	subs	r4, r4, r5
 800ceb0:	10a4      	asrs	r4, r4, #2
 800ceb2:	2600      	movs	r6, #0
 800ceb4:	42a6      	cmp	r6, r4
 800ceb6:	d109      	bne.n	800cecc <__libc_init_array+0x24>
 800ceb8:	4d0b      	ldr	r5, [pc, #44]	; (800cee8 <__libc_init_array+0x40>)
 800ceba:	4c0c      	ldr	r4, [pc, #48]	; (800ceec <__libc_init_array+0x44>)
 800cebc:	f000 f9a8 	bl	800d210 <_init>
 800cec0:	1b64      	subs	r4, r4, r5
 800cec2:	10a4      	asrs	r4, r4, #2
 800cec4:	2600      	movs	r6, #0
 800cec6:	42a6      	cmp	r6, r4
 800cec8:	d105      	bne.n	800ced6 <__libc_init_array+0x2e>
 800ceca:	bd70      	pop	{r4, r5, r6, pc}
 800cecc:	f855 3b04 	ldr.w	r3, [r5], #4
 800ced0:	4798      	blx	r3
 800ced2:	3601      	adds	r6, #1
 800ced4:	e7ee      	b.n	800ceb4 <__libc_init_array+0xc>
 800ced6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ceda:	4798      	blx	r3
 800cedc:	3601      	adds	r6, #1
 800cede:	e7f2      	b.n	800cec6 <__libc_init_array+0x1e>
 800cee0:	0800d86c 	.word	0x0800d86c
 800cee4:	0800d86c 	.word	0x0800d86c
 800cee8:	0800d86c 	.word	0x0800d86c
 800ceec:	0800d870 	.word	0x0800d870

0800cef0 <__retarget_lock_init_recursive>:
 800cef0:	4770      	bx	lr

0800cef2 <__retarget_lock_acquire_recursive>:
 800cef2:	4770      	bx	lr

0800cef4 <__retarget_lock_release_recursive>:
 800cef4:	4770      	bx	lr

0800cef6 <memcpy>:
 800cef6:	440a      	add	r2, r1
 800cef8:	4291      	cmp	r1, r2
 800cefa:	f100 33ff 	add.w	r3, r0, #4294967295
 800cefe:	d100      	bne.n	800cf02 <memcpy+0xc>
 800cf00:	4770      	bx	lr
 800cf02:	b510      	push	{r4, lr}
 800cf04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf08:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf0c:	4291      	cmp	r1, r2
 800cf0e:	d1f9      	bne.n	800cf04 <memcpy+0xe>
 800cf10:	bd10      	pop	{r4, pc}
	...

0800cf14 <_free_r>:
 800cf14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf16:	2900      	cmp	r1, #0
 800cf18:	d044      	beq.n	800cfa4 <_free_r+0x90>
 800cf1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf1e:	9001      	str	r0, [sp, #4]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	f1a1 0404 	sub.w	r4, r1, #4
 800cf26:	bfb8      	it	lt
 800cf28:	18e4      	addlt	r4, r4, r3
 800cf2a:	f7ff fccb 	bl	800c8c4 <__malloc_lock>
 800cf2e:	4a1e      	ldr	r2, [pc, #120]	; (800cfa8 <_free_r+0x94>)
 800cf30:	9801      	ldr	r0, [sp, #4]
 800cf32:	6813      	ldr	r3, [r2, #0]
 800cf34:	b933      	cbnz	r3, 800cf44 <_free_r+0x30>
 800cf36:	6063      	str	r3, [r4, #4]
 800cf38:	6014      	str	r4, [r2, #0]
 800cf3a:	b003      	add	sp, #12
 800cf3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf40:	f7ff bcc6 	b.w	800c8d0 <__malloc_unlock>
 800cf44:	42a3      	cmp	r3, r4
 800cf46:	d908      	bls.n	800cf5a <_free_r+0x46>
 800cf48:	6825      	ldr	r5, [r4, #0]
 800cf4a:	1961      	adds	r1, r4, r5
 800cf4c:	428b      	cmp	r3, r1
 800cf4e:	bf01      	itttt	eq
 800cf50:	6819      	ldreq	r1, [r3, #0]
 800cf52:	685b      	ldreq	r3, [r3, #4]
 800cf54:	1949      	addeq	r1, r1, r5
 800cf56:	6021      	streq	r1, [r4, #0]
 800cf58:	e7ed      	b.n	800cf36 <_free_r+0x22>
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	b10b      	cbz	r3, 800cf64 <_free_r+0x50>
 800cf60:	42a3      	cmp	r3, r4
 800cf62:	d9fa      	bls.n	800cf5a <_free_r+0x46>
 800cf64:	6811      	ldr	r1, [r2, #0]
 800cf66:	1855      	adds	r5, r2, r1
 800cf68:	42a5      	cmp	r5, r4
 800cf6a:	d10b      	bne.n	800cf84 <_free_r+0x70>
 800cf6c:	6824      	ldr	r4, [r4, #0]
 800cf6e:	4421      	add	r1, r4
 800cf70:	1854      	adds	r4, r2, r1
 800cf72:	42a3      	cmp	r3, r4
 800cf74:	6011      	str	r1, [r2, #0]
 800cf76:	d1e0      	bne.n	800cf3a <_free_r+0x26>
 800cf78:	681c      	ldr	r4, [r3, #0]
 800cf7a:	685b      	ldr	r3, [r3, #4]
 800cf7c:	6053      	str	r3, [r2, #4]
 800cf7e:	440c      	add	r4, r1
 800cf80:	6014      	str	r4, [r2, #0]
 800cf82:	e7da      	b.n	800cf3a <_free_r+0x26>
 800cf84:	d902      	bls.n	800cf8c <_free_r+0x78>
 800cf86:	230c      	movs	r3, #12
 800cf88:	6003      	str	r3, [r0, #0]
 800cf8a:	e7d6      	b.n	800cf3a <_free_r+0x26>
 800cf8c:	6825      	ldr	r5, [r4, #0]
 800cf8e:	1961      	adds	r1, r4, r5
 800cf90:	428b      	cmp	r3, r1
 800cf92:	bf04      	itt	eq
 800cf94:	6819      	ldreq	r1, [r3, #0]
 800cf96:	685b      	ldreq	r3, [r3, #4]
 800cf98:	6063      	str	r3, [r4, #4]
 800cf9a:	bf04      	itt	eq
 800cf9c:	1949      	addeq	r1, r1, r5
 800cf9e:	6021      	streq	r1, [r4, #0]
 800cfa0:	6054      	str	r4, [r2, #4]
 800cfa2:	e7ca      	b.n	800cf3a <_free_r+0x26>
 800cfa4:	b003      	add	sp, #12
 800cfa6:	bd30      	pop	{r4, r5, pc}
 800cfa8:	20000bc0 	.word	0x20000bc0

0800cfac <__sflush_r>:
 800cfac:	898a      	ldrh	r2, [r1, #12]
 800cfae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfb2:	4605      	mov	r5, r0
 800cfb4:	0710      	lsls	r0, r2, #28
 800cfb6:	460c      	mov	r4, r1
 800cfb8:	d458      	bmi.n	800d06c <__sflush_r+0xc0>
 800cfba:	684b      	ldr	r3, [r1, #4]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	dc05      	bgt.n	800cfcc <__sflush_r+0x20>
 800cfc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	dc02      	bgt.n	800cfcc <__sflush_r+0x20>
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cfce:	2e00      	cmp	r6, #0
 800cfd0:	d0f9      	beq.n	800cfc6 <__sflush_r+0x1a>
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cfd8:	682f      	ldr	r7, [r5, #0]
 800cfda:	6a21      	ldr	r1, [r4, #32]
 800cfdc:	602b      	str	r3, [r5, #0]
 800cfde:	d032      	beq.n	800d046 <__sflush_r+0x9a>
 800cfe0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cfe2:	89a3      	ldrh	r3, [r4, #12]
 800cfe4:	075a      	lsls	r2, r3, #29
 800cfe6:	d505      	bpl.n	800cff4 <__sflush_r+0x48>
 800cfe8:	6863      	ldr	r3, [r4, #4]
 800cfea:	1ac0      	subs	r0, r0, r3
 800cfec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cfee:	b10b      	cbz	r3, 800cff4 <__sflush_r+0x48>
 800cff0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cff2:	1ac0      	subs	r0, r0, r3
 800cff4:	2300      	movs	r3, #0
 800cff6:	4602      	mov	r2, r0
 800cff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cffa:	6a21      	ldr	r1, [r4, #32]
 800cffc:	4628      	mov	r0, r5
 800cffe:	47b0      	blx	r6
 800d000:	1c43      	adds	r3, r0, #1
 800d002:	89a3      	ldrh	r3, [r4, #12]
 800d004:	d106      	bne.n	800d014 <__sflush_r+0x68>
 800d006:	6829      	ldr	r1, [r5, #0]
 800d008:	291d      	cmp	r1, #29
 800d00a:	d82b      	bhi.n	800d064 <__sflush_r+0xb8>
 800d00c:	4a29      	ldr	r2, [pc, #164]	; (800d0b4 <__sflush_r+0x108>)
 800d00e:	410a      	asrs	r2, r1
 800d010:	07d6      	lsls	r6, r2, #31
 800d012:	d427      	bmi.n	800d064 <__sflush_r+0xb8>
 800d014:	2200      	movs	r2, #0
 800d016:	6062      	str	r2, [r4, #4]
 800d018:	04d9      	lsls	r1, r3, #19
 800d01a:	6922      	ldr	r2, [r4, #16]
 800d01c:	6022      	str	r2, [r4, #0]
 800d01e:	d504      	bpl.n	800d02a <__sflush_r+0x7e>
 800d020:	1c42      	adds	r2, r0, #1
 800d022:	d101      	bne.n	800d028 <__sflush_r+0x7c>
 800d024:	682b      	ldr	r3, [r5, #0]
 800d026:	b903      	cbnz	r3, 800d02a <__sflush_r+0x7e>
 800d028:	6560      	str	r0, [r4, #84]	; 0x54
 800d02a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d02c:	602f      	str	r7, [r5, #0]
 800d02e:	2900      	cmp	r1, #0
 800d030:	d0c9      	beq.n	800cfc6 <__sflush_r+0x1a>
 800d032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d036:	4299      	cmp	r1, r3
 800d038:	d002      	beq.n	800d040 <__sflush_r+0x94>
 800d03a:	4628      	mov	r0, r5
 800d03c:	f7ff ff6a 	bl	800cf14 <_free_r>
 800d040:	2000      	movs	r0, #0
 800d042:	6360      	str	r0, [r4, #52]	; 0x34
 800d044:	e7c0      	b.n	800cfc8 <__sflush_r+0x1c>
 800d046:	2301      	movs	r3, #1
 800d048:	4628      	mov	r0, r5
 800d04a:	47b0      	blx	r6
 800d04c:	1c41      	adds	r1, r0, #1
 800d04e:	d1c8      	bne.n	800cfe2 <__sflush_r+0x36>
 800d050:	682b      	ldr	r3, [r5, #0]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d0c5      	beq.n	800cfe2 <__sflush_r+0x36>
 800d056:	2b1d      	cmp	r3, #29
 800d058:	d001      	beq.n	800d05e <__sflush_r+0xb2>
 800d05a:	2b16      	cmp	r3, #22
 800d05c:	d101      	bne.n	800d062 <__sflush_r+0xb6>
 800d05e:	602f      	str	r7, [r5, #0]
 800d060:	e7b1      	b.n	800cfc6 <__sflush_r+0x1a>
 800d062:	89a3      	ldrh	r3, [r4, #12]
 800d064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d068:	81a3      	strh	r3, [r4, #12]
 800d06a:	e7ad      	b.n	800cfc8 <__sflush_r+0x1c>
 800d06c:	690f      	ldr	r7, [r1, #16]
 800d06e:	2f00      	cmp	r7, #0
 800d070:	d0a9      	beq.n	800cfc6 <__sflush_r+0x1a>
 800d072:	0793      	lsls	r3, r2, #30
 800d074:	680e      	ldr	r6, [r1, #0]
 800d076:	bf08      	it	eq
 800d078:	694b      	ldreq	r3, [r1, #20]
 800d07a:	600f      	str	r7, [r1, #0]
 800d07c:	bf18      	it	ne
 800d07e:	2300      	movne	r3, #0
 800d080:	eba6 0807 	sub.w	r8, r6, r7
 800d084:	608b      	str	r3, [r1, #8]
 800d086:	f1b8 0f00 	cmp.w	r8, #0
 800d08a:	dd9c      	ble.n	800cfc6 <__sflush_r+0x1a>
 800d08c:	6a21      	ldr	r1, [r4, #32]
 800d08e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d090:	4643      	mov	r3, r8
 800d092:	463a      	mov	r2, r7
 800d094:	4628      	mov	r0, r5
 800d096:	47b0      	blx	r6
 800d098:	2800      	cmp	r0, #0
 800d09a:	dc06      	bgt.n	800d0aa <__sflush_r+0xfe>
 800d09c:	89a3      	ldrh	r3, [r4, #12]
 800d09e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0a2:	81a3      	strh	r3, [r4, #12]
 800d0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a8:	e78e      	b.n	800cfc8 <__sflush_r+0x1c>
 800d0aa:	4407      	add	r7, r0
 800d0ac:	eba8 0800 	sub.w	r8, r8, r0
 800d0b0:	e7e9      	b.n	800d086 <__sflush_r+0xda>
 800d0b2:	bf00      	nop
 800d0b4:	dfbffffe 	.word	0xdfbffffe

0800d0b8 <_fflush_r>:
 800d0b8:	b538      	push	{r3, r4, r5, lr}
 800d0ba:	690b      	ldr	r3, [r1, #16]
 800d0bc:	4605      	mov	r5, r0
 800d0be:	460c      	mov	r4, r1
 800d0c0:	b913      	cbnz	r3, 800d0c8 <_fflush_r+0x10>
 800d0c2:	2500      	movs	r5, #0
 800d0c4:	4628      	mov	r0, r5
 800d0c6:	bd38      	pop	{r3, r4, r5, pc}
 800d0c8:	b118      	cbz	r0, 800d0d2 <_fflush_r+0x1a>
 800d0ca:	6a03      	ldr	r3, [r0, #32]
 800d0cc:	b90b      	cbnz	r3, 800d0d2 <_fflush_r+0x1a>
 800d0ce:	f7ff fd1d 	bl	800cb0c <__sinit>
 800d0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d0f3      	beq.n	800d0c2 <_fflush_r+0xa>
 800d0da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d0dc:	07d0      	lsls	r0, r2, #31
 800d0de:	d404      	bmi.n	800d0ea <_fflush_r+0x32>
 800d0e0:	0599      	lsls	r1, r3, #22
 800d0e2:	d402      	bmi.n	800d0ea <_fflush_r+0x32>
 800d0e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d0e6:	f7ff ff04 	bl	800cef2 <__retarget_lock_acquire_recursive>
 800d0ea:	4628      	mov	r0, r5
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	f7ff ff5d 	bl	800cfac <__sflush_r>
 800d0f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d0f4:	07da      	lsls	r2, r3, #31
 800d0f6:	4605      	mov	r5, r0
 800d0f8:	d4e4      	bmi.n	800d0c4 <_fflush_r+0xc>
 800d0fa:	89a3      	ldrh	r3, [r4, #12]
 800d0fc:	059b      	lsls	r3, r3, #22
 800d0fe:	d4e1      	bmi.n	800d0c4 <_fflush_r+0xc>
 800d100:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d102:	f7ff fef7 	bl	800cef4 <__retarget_lock_release_recursive>
 800d106:	e7dd      	b.n	800d0c4 <_fflush_r+0xc>

0800d108 <__swhatbuf_r>:
 800d108:	b570      	push	{r4, r5, r6, lr}
 800d10a:	460c      	mov	r4, r1
 800d10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d110:	2900      	cmp	r1, #0
 800d112:	b096      	sub	sp, #88	; 0x58
 800d114:	4615      	mov	r5, r2
 800d116:	461e      	mov	r6, r3
 800d118:	da0d      	bge.n	800d136 <__swhatbuf_r+0x2e>
 800d11a:	89a3      	ldrh	r3, [r4, #12]
 800d11c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d120:	f04f 0100 	mov.w	r1, #0
 800d124:	bf0c      	ite	eq
 800d126:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d12a:	2340      	movne	r3, #64	; 0x40
 800d12c:	2000      	movs	r0, #0
 800d12e:	6031      	str	r1, [r6, #0]
 800d130:	602b      	str	r3, [r5, #0]
 800d132:	b016      	add	sp, #88	; 0x58
 800d134:	bd70      	pop	{r4, r5, r6, pc}
 800d136:	466a      	mov	r2, sp
 800d138:	f000 f848 	bl	800d1cc <_fstat_r>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	dbec      	blt.n	800d11a <__swhatbuf_r+0x12>
 800d140:	9901      	ldr	r1, [sp, #4]
 800d142:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d146:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d14a:	4259      	negs	r1, r3
 800d14c:	4159      	adcs	r1, r3
 800d14e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d152:	e7eb      	b.n	800d12c <__swhatbuf_r+0x24>

0800d154 <__smakebuf_r>:
 800d154:	898b      	ldrh	r3, [r1, #12]
 800d156:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d158:	079d      	lsls	r5, r3, #30
 800d15a:	4606      	mov	r6, r0
 800d15c:	460c      	mov	r4, r1
 800d15e:	d507      	bpl.n	800d170 <__smakebuf_r+0x1c>
 800d160:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d164:	6023      	str	r3, [r4, #0]
 800d166:	6123      	str	r3, [r4, #16]
 800d168:	2301      	movs	r3, #1
 800d16a:	6163      	str	r3, [r4, #20]
 800d16c:	b002      	add	sp, #8
 800d16e:	bd70      	pop	{r4, r5, r6, pc}
 800d170:	ab01      	add	r3, sp, #4
 800d172:	466a      	mov	r2, sp
 800d174:	f7ff ffc8 	bl	800d108 <__swhatbuf_r>
 800d178:	9900      	ldr	r1, [sp, #0]
 800d17a:	4605      	mov	r5, r0
 800d17c:	4630      	mov	r0, r6
 800d17e:	f7ff fb21 	bl	800c7c4 <_malloc_r>
 800d182:	b948      	cbnz	r0, 800d198 <__smakebuf_r+0x44>
 800d184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d188:	059a      	lsls	r2, r3, #22
 800d18a:	d4ef      	bmi.n	800d16c <__smakebuf_r+0x18>
 800d18c:	f023 0303 	bic.w	r3, r3, #3
 800d190:	f043 0302 	orr.w	r3, r3, #2
 800d194:	81a3      	strh	r3, [r4, #12]
 800d196:	e7e3      	b.n	800d160 <__smakebuf_r+0xc>
 800d198:	89a3      	ldrh	r3, [r4, #12]
 800d19a:	6020      	str	r0, [r4, #0]
 800d19c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1a0:	81a3      	strh	r3, [r4, #12]
 800d1a2:	9b00      	ldr	r3, [sp, #0]
 800d1a4:	6163      	str	r3, [r4, #20]
 800d1a6:	9b01      	ldr	r3, [sp, #4]
 800d1a8:	6120      	str	r0, [r4, #16]
 800d1aa:	b15b      	cbz	r3, 800d1c4 <__smakebuf_r+0x70>
 800d1ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1b0:	4630      	mov	r0, r6
 800d1b2:	f000 f81d 	bl	800d1f0 <_isatty_r>
 800d1b6:	b128      	cbz	r0, 800d1c4 <__smakebuf_r+0x70>
 800d1b8:	89a3      	ldrh	r3, [r4, #12]
 800d1ba:	f023 0303 	bic.w	r3, r3, #3
 800d1be:	f043 0301 	orr.w	r3, r3, #1
 800d1c2:	81a3      	strh	r3, [r4, #12]
 800d1c4:	89a3      	ldrh	r3, [r4, #12]
 800d1c6:	431d      	orrs	r5, r3
 800d1c8:	81a5      	strh	r5, [r4, #12]
 800d1ca:	e7cf      	b.n	800d16c <__smakebuf_r+0x18>

0800d1cc <_fstat_r>:
 800d1cc:	b538      	push	{r3, r4, r5, lr}
 800d1ce:	4d07      	ldr	r5, [pc, #28]	; (800d1ec <_fstat_r+0x20>)
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	4604      	mov	r4, r0
 800d1d4:	4608      	mov	r0, r1
 800d1d6:	4611      	mov	r1, r2
 800d1d8:	602b      	str	r3, [r5, #0]
 800d1da:	f7f6 fe1c 	bl	8003e16 <_fstat>
 800d1de:	1c43      	adds	r3, r0, #1
 800d1e0:	d102      	bne.n	800d1e8 <_fstat_r+0x1c>
 800d1e2:	682b      	ldr	r3, [r5, #0]
 800d1e4:	b103      	cbz	r3, 800d1e8 <_fstat_r+0x1c>
 800d1e6:	6023      	str	r3, [r4, #0]
 800d1e8:	bd38      	pop	{r3, r4, r5, pc}
 800d1ea:	bf00      	nop
 800d1ec:	20000d04 	.word	0x20000d04

0800d1f0 <_isatty_r>:
 800d1f0:	b538      	push	{r3, r4, r5, lr}
 800d1f2:	4d06      	ldr	r5, [pc, #24]	; (800d20c <_isatty_r+0x1c>)
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	4604      	mov	r4, r0
 800d1f8:	4608      	mov	r0, r1
 800d1fa:	602b      	str	r3, [r5, #0]
 800d1fc:	f7f6 fe1b 	bl	8003e36 <_isatty>
 800d200:	1c43      	adds	r3, r0, #1
 800d202:	d102      	bne.n	800d20a <_isatty_r+0x1a>
 800d204:	682b      	ldr	r3, [r5, #0]
 800d206:	b103      	cbz	r3, 800d20a <_isatty_r+0x1a>
 800d208:	6023      	str	r3, [r4, #0]
 800d20a:	bd38      	pop	{r3, r4, r5, pc}
 800d20c:	20000d04 	.word	0x20000d04

0800d210 <_init>:
 800d210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d212:	bf00      	nop
 800d214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d216:	bc08      	pop	{r3}
 800d218:	469e      	mov	lr, r3
 800d21a:	4770      	bx	lr

0800d21c <_fini>:
 800d21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d21e:	bf00      	nop
 800d220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d222:	bc08      	pop	{r3}
 800d224:	469e      	mov	lr, r3
 800d226:	4770      	bx	lr
