// Seed: 3645368023
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5
    , id_19,
    input tri0 id_6,
    output wire id_7,
    input tri id_8,
    output tri0 id_9,
    output tri id_10
    , id_20,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wand id_16,
    output wor id_17
);
  parameter id_21 = -1'b0 / -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    input uwire id_0,
    output wand id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire _id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri id_10
    , id_12
);
  logic id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_5,
      id_4,
      id_4,
      id_2,
      id_5,
      id_8,
      id_2,
      id_10,
      id_4,
      id_7,
      id_10,
      id_0,
      id_4,
      id_8
  );
  wire [1  !==  id_6  *  1 : ~  1] id_14;
  parameter id_15 = 1;
  assign id_2 = id_10;
endmodule
