// Seed: 1295615343
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  localparam id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  output wand id_1;
  assign id_1 = -1'h0;
endmodule
module module_2 #(
    parameter id_2 = 32'd26
) (
    input uwire id_0,
    output uwire id_1
    , id_17,
    input supply0 _id_2,
    output tri id_3,
    output tri id_4,
    output supply1 id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input tri id_12,
    input wand id_13,
    output wire id_14,
    input wor id_15
);
  logic [id_2  *  1 : 1 'd0] id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18
  );
endmodule
