library ieee;
use ieee.std_logic_1164.all;

entity d_ff_tb is

end entity d_ff_tb;

architecture behavioural of d_ff_tb is

component d_ff
		port(
			d : in std_logic;
			clk : in std_logic;
			reset : in std_logic;
			q : out std_logic
			);
end component d_ff;

signal d, clk, reset, q : std_logic;

begin
	uut: d_ff port map(
				d => d,
				clk => clk,
				reset => reset,
				q => q
				);
	
	-- clock cycle
	process begin
		
		clk <= '1';
		wait for 10 ns;
		clk <= '0';
		wait for 10 ns;
		
	end process;
	
	-- setting values for inputs
	process begin

		d <= '0';
		reset <= '1';
		wait for 100 ns;
		
		reset <= '0';
		d <= '1';
		wait for 75 ns;

		d <= '0';
		wait for 100 ns;
	
	end process;

end behavioural;
