--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Stopwatch2019fall.twx Stopwatch2019fall.ncd -o
Stopwatch2019fall.twr Stopwatch2019fall.pcf -ucf Stopwatch2019Nexys3.ucf

Design file:              Stopwatch2019fall.ncd
Physical constraint file: Stopwatch2019fall.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ControlButton|    1.241(R)|      FAST  |   -0.289(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset        |    5.258(R)|      SLOW  |   -0.439(R)|      SLOW  |Clock_BUFGP       |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
Display<0>    |        12.034(R)|      SLOW  |         5.350(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<1>    |        11.805(R)|      SLOW  |         5.060(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<2>    |        11.911(R)|      SLOW  |         5.368(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<3>    |        11.599(R)|      SLOW  |         5.417(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<4>    |        12.548(R)|      SLOW  |         5.510(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<5>    |        11.992(R)|      SLOW  |         5.419(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<6>    |        11.744(R)|      SLOW  |         5.337(R)|      FAST  |Clock_BUFGP       |   0.000|
Display<7>    |        12.295(R)|      SLOW  |         5.281(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<0>|        10.399(R)|      SLOW  |         5.746(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<1>|        10.416(R)|      SLOW  |         5.790(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<2>|        10.660(R)|      SLOW  |         6.033(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<3>|        10.830(R)|      SLOW  |         6.115(R)|      FAST  |Clock_BUFGP       |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    3.289|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 25 23:14:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



