12:29:12 PM
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:53:17 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD541 :"D:\FPGA Code\SPI\testSPI2.vhd":41:4:41:7|Expecting ;
@E: CD126 :"D:\FPGA Code\SPI\testSPI2.vhd":42:1:42:1|Expecting identifier
@E: CD124 :"D:\FPGA Code\SPI\testSPI2.vhd":64:16:64:16|Expecting attribute name
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":267:1:267:6|Expecting keyword end
4 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:18 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:18 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:53:35 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD126 :"D:\FPGA Code\SPI\testSPI2.vhd":42:1:42:1|Expecting identifier
@E: CD124 :"D:\FPGA Code\SPI\testSPI2.vhd":64:16:64:16|Expecting attribute name
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":267:1:267:6|Expecting keyword end
3 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:35 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:35 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:53:58 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD124 :"D:\FPGA Code\SPI\testSPI2.vhd":64:16:64:16|Expecting attribute name
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":267:1:267:6|Expecting keyword end
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:58 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:53:58 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:54:11 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD242 :"D:\FPGA Code\SPI\testSPI2.vhd":64:19:64:19|Expecting ;
@E: CD204 :"D:\FPGA Code\SPI\testSPI2.vhd":64:19:64:19|Expecting sequential statement
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":267:1:267:6|Expecting keyword end
3 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:54:11 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:54:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:54:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":221:7:221:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":108:7:108:8|Expecting keyword process
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":267:1:267:6|Expecting keyword end
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:54:29 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:54:29 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:56:47 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD415 :"D:\FPGA Code\SPI\testSPI2.vhd":265:1:265:6|Expecting keyword end
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:56:48 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:56:48 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:57:06 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD178 :"D:\FPGA Code\SPI\testSPI2.vhd":289:147:289:150|Can't find formal busy
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:57:06 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:57:06 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:57:49 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":248:11:248:13|Unbound component spi mapped to black box
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Port spi_done of entity work.spi is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":265:8:265:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":267:8:267:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal senddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":248:11:248:13|Synthesizing work.spi.syn_black_box.
Post processing for work.spi.syn_black_box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Input busy of instance spi_inst is floating

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:57:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:57:50 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:57:50 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:57:51 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 12:57:52 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                           Clock                     Clock
Clock                              Frequency      Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz        1000.000      system                          system_clkgroup           0    
mypll|PLLOUTCORE_derived_clock     1417.2 MHz     0.706         derived (from spi_test|clk)     Autoconstr_clkgroup_0     8    
spi_test|clk                       354.3 MHz      2.822         inferred                        Autoconstr_clkgroup_0     0    
===============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:57:52 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 12:57:52 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT246 :"d:\fpga code\spi\testspi2.vhd":290:1:290:8|Blackbox spi is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock spi_test|clk with period 2.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 12:57:53 2018
#


Top view:               spi_test
Requested Frequency:    340.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       340.1 MHz     NA            2.940         NA            NA        inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA        system       system_clkgroup      
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
VCC             1 use
spi             1 use
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   spi_test|clk: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:57:54 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Error: Module spi is not a valid primitive. Please check!
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 12:59:36 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":248:11:248:13|Unbound component spi mapped to black box
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Port spi_done of entity work.spi is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":265:8:265:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":267:8:267:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal senddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":248:11:248:13|Synthesizing work.spi.syn_black_box.
Post processing for work.spi.syn_black_box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Input busy of instance spi_inst is floating

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:59:36 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:59:37 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:59:37 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 12:59:38 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 12:59:38 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                           Clock                     Clock
Clock                              Frequency      Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz        1000.000      system                          system_clkgroup           0    
mypll|PLLOUTCORE_derived_clock     1417.2 MHz     0.706         derived (from spi_test|clk)     Autoconstr_clkgroup_0     8    
spi_test|clk                       354.3 MHz      2.822         inferred                        Autoconstr_clkgroup_0     0    
===============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:59:38 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 12:59:38 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":294:2:294:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock mypll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT246 :"d:\fpga code\spi\testspi2.vhd":290:1:290:8|Blackbox spi is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock spi_test|clk with period 2.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 12:59:39 2018
#


Top view:               spi_test
Requested Frequency:    340.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
spi_test|clk       340.1 MHz     NA            2.940         NA            NA        inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA        system       system_clkgroup      
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             1 use
VCC             1 use
spi             1 use
SB_LUT4         0 uses

I/O ports: 7
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   spi_test|clk: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 12:59:39 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Error: Module spi is not a valid primitive. Please check!
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:01:51 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD276 :"D:\FPGA Code\SPI\testSPI2.vhd":31:4:31:11|Map for port reset_in of component spi_slave not found
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":259:1:259:4|Port direction mismatch between component and entity
@W: CD730 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Component declaration has 10 ports but entity declares 11 ports
@E: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":290:1:290:8|Port reset_in of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":265:8:265:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":267:8:267:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:9|Signal rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":273:8:273:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":275:8:275:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:15|Signal senddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:11|Signal busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:01:52 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:01:52 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:02:41 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CG234 :"D:\FPGA Code\SPI\testSPI2.vhd":282:8:282:12|Duplicate definition of reset
@E: CD178 :"D:\FPGA Code\SPI\testSPI2.vhd":290:40:290:44|Can't find formal reset_in
2 errors parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:02:41 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:02:41 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:03:04 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@E: CD178 :"D:\FPGA Code\SPI\testSPI2.vhd":290:40:290:47|Can't find formal reset_in
1 error parsing file D:\FPGA Code\SPI\testSPI2.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:03:04 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:03:04 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:03:34 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:15|Signal senddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
@E: CD716 :"D:\FPGA Code\SPI\testSPI2.vhd":63:12:63:14|Expression has ambiguous type
@E: CD716 :"D:\FPGA Code\SPI\testSPI2.vhd":65:11:65:13|Expression has ambiguous type
enum:'0'
@E: CD308 :"D:\FPGA Code\SPI\testSPI2.vhd":63:12:63:14|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:03:35 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:03:35 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:04:29 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":277:8:277:15|Signal senddata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
Post processing for work.spi_slave.behavior
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Input reset_in of instance spi_inst is floating

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:04:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:04:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:04:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:04:31 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 13:04:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:04:32 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 13:04:32 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavior)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 13:04:32 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:04:33 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 2 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:06:07 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
Post processing for work.spi_slave.behavior
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Input reset_in of instance spi_inst is floating

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:08 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:08 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:09 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 13:06:09 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     33   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:06:10 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 13:06:10 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavior)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|User-specified initial value defined for instance sendData is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance sendData (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 13:06:10 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                Required           
Instance               Reference                          Type        Pin     Net              Time         Slack 
                       Clock                                                                                      
------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched     3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]        3.724        0.360 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:06:10 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:06:40 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":266:8:266:16|Signal bit_count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":268:8:268:16|Signal byte_rcvd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":283:8:283:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":284:8:284:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
Post processing for work.spi_slave.behavior
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":276:8:276:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":291:1:291:8|Input reset_in of instance spi_inst is floating

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:06:42 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 13:06:42 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     33   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:06:42 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 13:06:42 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavior)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|User-specified initial value defined for instance tx[7:0] is being ignored. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|User-specified initial value defined for instance sendData is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance sendData (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":295:2:295:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 13:06:43 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                Required           
Instance               Reference                          Type        Pin     Net              Time         Slack 
                       Clock                                                                                      
------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_5[0]      3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched     3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]        3.724        0.360 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_5[0]                     Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:06:43 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:07:20 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
Post processing for work.spi_slave.behavior
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Input reset_in of instance spi_inst is floating
@W: CL305 :"D:\FPGA Code\SPI\testSPI2.vhd":290:2:290:3|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:20 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:20 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:22 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 13:07:22 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:07:22 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 13:07:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavior)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 13:07:23 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:07:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SPITEST_syn.prj" -log "SPITEST_Implmnt/SPITEST.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SPITEST_Implmnt/SPITEST.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Mon Feb 05 13:07:53 2018

#Implementation: SPITEST_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Top entity is set to spi_test.
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
VHDL syntax check successful!
File D:\FPGA Code\SPI\testSPI2.vhd changed - recompiling
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Synthesizing work.spi_test.behavioral.
@W: CD277 :"D:\FPGA Code\SPI\testSPI2.vhd":260:1:260:4|Port direction mismatch between component and entity
@W: CD326 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Port spi_done of entity work.spi_slave is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":269:8:269:13|Signal action is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":278:8:278:12|Signal reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":279:8:279:13|Signal bypass is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":29:7:29:15|Synthesizing work.spi_slave.behavior.
Post processing for work.spi_slave.behavior
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":122:7:122:11|Synthesizing work.mypll.behavior.
@W: CD280 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Unbound component SB_PLL40_PAD mapped to black box
@N: CD630 :"D:\FPGA Code\SPI\testSPI2.vhd":136:10:136:21|Synthesizing work.sb_pll40_pad.syn_black_box.
Post processing for work.sb_pll40_pad.syn_black_box
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mypll.behavior
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"D:\FPGA Code\SPI\testSPI2.vhd":135:7:135:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":134:7:134:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input extfeedback of instance mypll_inst is floating
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 0 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 1 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 2 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 3 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 4 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 5 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 6 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Bit 7 of input dynamicdelay of instance mypll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input latchinputvalue of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sdi of instance mypll_inst is floating
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":177:0:177:9|Input sclk of instance mypll_inst is floating
Post processing for work.spi_test.behavioral
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":274:8:274:15|Signal reset_in is floating; a simulation mismatch is possible.
@W: CL240 :"D:\FPGA Code\SPI\testSPI2.vhd":271:8:271:11|Signal done is floating; a simulation mismatch is possible.
@W: CL167 :"D:\FPGA Code\SPI\testSPI2.vhd":286:1:286:8|Input reset_in of instance spi_inst is floating
@N: CL189 :"D:\FPGA Code\SPI\testSPI2.vhd":290:2:290:3|Register bit sendData is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:53 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:53 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level
@N: NF107 :"D:\FPGA Code\SPI\testSPI2.vhd":219:7:219:14|Selected library: work cell: spi_test view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 05 13:07:55 2018

###########################################################]
Pre-mapping Report

# Mon Feb 05 13:07:55 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SPI_DONE (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance busy (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist spi_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                           Clock                     Clock
Clock                              Frequency     Period        Type                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     163.2 MHz     6.126         derived (from spi_test|clk)     Autoconstr_clkgroup_0     32   
spi_test|clk                       40.8 MHz      24.504        inferred                        Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[6] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[5] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[4] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[3] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[2] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[1] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:07:55 2018

###########################################################]
Map & Optimize Report

# Mon Feb 05 13:07:55 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance index[2:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance RxdData[7:0] (in view: work.spi_slave(behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance SS_old (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Removing sequential instance MOSI_latched (in view: work.spi_slave(behavior)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"d:\fpga code\spi\testspi2.vhd":62:4:62:5|Boundary register MOSI_latched (in view: work.spi_slave(behavior)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|User-specified initial value defined for instance tx[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[0] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[1] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[2] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[3] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[4] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[5] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[6] (in view: work.spi_test(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\fpga code\spi\testspi2.vhd":290:2:290:3|Removing sequential instance tx[7] (in view: work.spi_test(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   1 /        11




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------------
@K:CKID0001       mypll_inst.mypll_inst     SB_PLL40_PAD           11         spi_inst.SCLK_old
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\synwork\SPITEST_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\SPITEST\SPITEST_Implmnt\SPITEST.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_test|clk with period 3.88ns. Please declare a user-defined clock on object "p:clk"
@N: MT615 |Found clock mypll|PLLOUTCORE_derived_clock with period 3.88ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 05 13:07:56 2018
#


Top view:               spi_test
Requested Frequency:    257.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.685

                                   Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock     257.8 MHz     219.1 MHz     3.879         4.564         -0.685      derived (from spi_test|clk)     Autoconstr_clkgroup_0
spi_test|clk                       257.8 MHz     NA            3.879         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
mypll|PLLOUTCORE_derived_clock  mypll|PLLOUTCORE_derived_clock  |  3.879       -0.685  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                Arrival           
Instance                  Reference                          Type        Pin     Net              Time        Slack 
                          Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------
spi_inst.SCLK_latched     mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_latched     0.796       -0.685
spi_inst.SCLK_old         mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SCLK_old         0.796       -0.612
spi_inst.SS_latched       mypll|PLLOUTCORE_derived_clock     SB_DFF      Q       SS_latched       0.796       -0.581
spi_inst.TxData[0]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[0]        0.796       0.360 
spi_inst.TxData[1]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[1]        0.796       0.360 
spi_inst.TxData[2]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[2]        0.796       0.360 
spi_inst.TxData[3]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[3]        0.796       0.360 
spi_inst.TxData[4]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[4]        0.796       0.360 
spi_inst.TxData[5]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[5]        0.796       0.360 
spi_inst.TxData[6]        mypll|PLLOUTCORE_derived_clock     SB_DFFE     Q       TxData[6]        0.796       0.360 
====================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                   Required           
Instance               Reference                          Type        Pin     Net                 Time         Slack 
                       Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------
spi_inst.TxData[0]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[2]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[3]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[4]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[5]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[6]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.TxData[7]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     E       TxData_1_sqmuxa     3.879        -0.685
spi_inst.SCLK_old      mypll|PLLOUTCORE_derived_clock     SB_DFF      D       SCLK_latched        3.724        0.360 
spi_inst.TxData[1]     mypll|PLLOUTCORE_derived_clock     SB_DFFE     D       TxData[0]           3.724        0.360 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[0] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[0]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[7] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[7]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[6] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[6]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[5] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[5]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.879
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.879

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.684

    Number of logic level(s):                1
    Starting point:                          spi_inst.SCLK_latched / Q
    Ending point:                            spi_inst.TxData[4] / E
    The start point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            mypll|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
spi_inst.SCLK_latched           SB_DFF      Q        Out     0.796     0.796       -         
SCLK_latched                    Net         -        -       1.599     -           2         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     I0       In      -         2.395       -         
spi_inst.SS_latched_RNIB7EQ     SB_LUT4     O        Out     0.661     3.056       -         
TxData_1_sqmuxa                 Net         -        -       1.507     -           8         
spi_inst.TxData[4]              SB_DFFE     E        In      -         4.563       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.563 is 1.458(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_test 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFE         8 uses
VCC             2 uses
SB_LUT4         1 use

I/O ports: 7
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   spi_test|clk: 1
   mypll|PLLOUTCORE_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 05 13:07:56 2018

###########################################################]


Synthesis exit by 0.
Current Implementation SPITEST_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf " "D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist" "-pSG48" "-yD:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.edf...
Parsing constraint file: D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/sbt/constraint/spi_test_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt/SPITEST.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt\netlist\oadb-spi_test...
Warning: The terminal spi_inst.TxData[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPITEST/SPITEST_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_test

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name spi_test
Ignore unconnected port:MOSI, when loading IO constraint.
1:08:19 PM
