// Seed: 1914230273
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  tri0 id_7 = id_7 == 1, id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2
);
  initial begin : LABEL_0
    $unsigned(25);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd40,
    parameter id_6  = 32'd17
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = -1;
  logic [7:0] id_5;
  logic _id_6;
  ;
  parameter id_7 = 1;
  wire id_8;
  wire id_9;
  wire _id_10;
  logic [7:0] id_11;
  ;
  assign id_11[id_6] = -1;
  wire id_12;
  ;
  logic id_13 = 1;
  bit ["" : 1] id_14;
  wire [-1 : id_10] id_15;
  always @* begin : LABEL_0
    id_14 <= id_5[-1];
  end
  logic [7:0] id_16;
  logic id_17;
  assign id_16[1] = -1;
  logic id_18;
  wire  id_19;
  ;
  always @(id_4 or id_17) id_11[1] <= -1;
  wire id_20;
  ;
  `define pp_21 0
  assign id_13 = -1'b0;
  logic id_22 = -1'b0;
endmodule
