# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd" \
"../../../../project_1.srcs/Mux_3_2_to_1/imports/lab9ak.sim/TB_Mux_2_1.vhd" \

# Do not sort compile order
nosort
