#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Feb  5 10:01:20 2025
# Process ID: 31680
# Current directory: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18820 C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Moltiplicatore_Booth_modificato\Moltiplicatore_Booth.xpr
# Log file: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/vivado.log
# Journal file: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato\vivado.jou
# Running On: MadamImAdam, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 16, Host memory: 33752 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth - Copia' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1556.164 ; gain = 470.922
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_molt_booth'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1615.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3048
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1646.059 ; gain = 30.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3048
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1657.918 ; gain = 4.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3048
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1665.844 ; gain = 7.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=4856
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1665.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=4856
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3964
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=2428
Time: 315 ns  Iteration: 5  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 315 ns  Iteration: 5  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=4856
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3964
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.328 ; gain = 0.000
open_project C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_operativa'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
ERROR: [VRFC 10-3353] formal port 'selm' has no actual or default value [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd:8]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_molt_booth in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2752.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=3964
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2752.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.559 ; gain = 37.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 325 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 325 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2789.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:147]
ERROR: [VRFC 10-9458] unit 'structural' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:20]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 325 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 325 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 6.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=542
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=542
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
ERROR: [VRFC 10-2989] 'avvia_fshift' is not declared [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:142]
ERROR: [VRFC 10-9458] unit 'structural' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:20]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
ERROR: [VRFC 10-2989] 'avvia_fshift' is not declared [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:142]
ERROR: [VRFC 10-9458] unit 'structural' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:20]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=542
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 315 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 315 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=542
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=542
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=64773
Time: 105 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 105 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 295 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 295 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: X=5, Y=3 -> P=1084
Time: 285 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 285 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:103]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:120]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST CASE 1: 5 x 3
Time: 305 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Risultato ottenuto: 542
Time: 305 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Errore! Il risultato dovrebbe essere 15
Time: 305 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: TEST CASE 2: -7 x 4
Time: 365 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Risultato ottenuto: 64761
Time: 365 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Errore! Il risultato dovrebbe essere -28
Time: 365 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: TEST CASE 3: 12 x -5
Time: 425 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Risultato ottenuto: 12
Time: 425 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Errore! Il risultato dovrebbe essere -60
Time: 425 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: TEST CASE 4: -8 x -8
Time: 485 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Risultato ottenuto: 248
Time: 485 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Errore! Il risultato dovrebbe essere 64
Time: 485 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Tutti i test completati.
Time: 485 ns  Iteration: 0  Process: /tb_molt_booth/line__59  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
ERROR: [VRFC 10-3219] choice 'avvia_shift' is already covered [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:144]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_molt_booth in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2795.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
ERROR: [VRFC 10-2989] 'avvia_fshift' is not declared [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:146]
ERROR: [VRFC 10-9458] unit 'structural' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd:20]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 17 is different from right argument length 16 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:77]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:87]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:107]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2959.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_operativa'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:77]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:87]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:107]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.160 ; gain = 0.000
save_wave_config {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
set_property xsim.view C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Moltiplicatore_Booth_modificato\Moltiplicatore_Booth.srcs\sim_1\new\tb_molt_booth.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_operativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\molt_rob.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_controllo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Moltiplicatore_Booth_modificato\Moltiplicatore_Booth.srcs\sim_1\new\tb_molt_booth.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_operativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\molt_rob.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_controllo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Moltiplicatore_Booth_modificato\Moltiplicatore_Booth.srcs\sim_1\new\tb_molt_booth.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_operativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\molt_rob.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_controllo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Moltiplicatore_Booth_modificato\Moltiplicatore_Booth.srcs\sim_1\new\tb_molt_booth.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_operativa.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\molt_rob.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\shift_register.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ladyc\Desktop\ASDI\VIVADO-PROJECTS\13_ROBERTSON_SIM\13_ROBERTSON_SIM\13_ROBERTSON_SIM.srcs\sources_1\imports\new\unita_controllo.vhd:]
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:77]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:87]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:107]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:117]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unita_controllo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:77]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:87]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:107]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Note: Test 1: X=5, Y=3 -> P=30
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 335 ns  Iteration: 4  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:79]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:90]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:112]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Note: Test 1: X=5, Y=3 -> P=15
Time: 345 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 2: X=-4, Y=2 -> P=126
Time: 405 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 2 Failed!
Time: 405 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 3: X=-7, Y=-3 -> P=508
Time: 475 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 3 Failed!
Time: 475 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 4: X=0, Y=10 -> P=0
Time: 535 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 4 Failed!
Time: 535 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 5: X=7, Y=0 -> P=3
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 5 Failed!
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Final values: test_sum=0 test_Mreg=0
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Testbench completed successfully!
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L secureip --snapshot tb_molt_booth_behav xil_defaultlib.tb_molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:79]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:90]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:112]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 17 for 'std_logic_vector_93' array [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth [molt_booth_default]
Compiling architecture testbench of entity xil_defaultlib.tb_molt_booth
Built simulation snapshot tb_molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_molt_booth_behav -key {Behavioral:sim_1:Functional:tb_molt_booth} -tclbatch {tb_molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
source tb_molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Note: Test 1: X=5, Y=3 -> P=15
Time: 345 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 1 Failed!
Time: 345 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 2: X=-4, Y=2 -> P=126
Time: 405 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 2 Failed!
Time: 405 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 3: X=-7, Y=-3 -> P=508
Time: 475 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 3 Failed!
Time: 475 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 4: X=0, Y=10 -> P=0
Time: 535 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 4 Failed!
Time: 535 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Test 5: X=7, Y=0 -> P=3
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Error: Test 5 Failed!
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Final values: test_sum=0 test_Mreg=0
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
Note: Testbench completed successfully!
Time: 605 ns  Iteration: 0  Process: /tb_molt_booth/stim_proc  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.srcs/sim_1/new/tb_molt_booth.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.262 ; gain = 0.000
update_compile_order -fileset sim_1
set_property top molt_booth [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'molt_booth'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'molt_booth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj molt_booth_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'molt_booth'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot molt_booth_behav xil_defaultlib.molt_booth -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture behavioural of entity xil_defaultlib.registro8 [registro8_default]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [\mux_21(width=8)\]
Compiling architecture rtl of entity xil_defaultlib.mux_21 [mux_21_default]
Compiling architecture behavioural of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod8 [cont_mod8_default]
Compiling architecture structural of entity xil_defaultlib.unita_operativa [unita_operativa_default]
Compiling architecture structural of entity xil_defaultlib.molt_booth
Built simulation snapshot molt_booth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/Moltiplicatore_Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "molt_booth_behav -key {Behavioral:sim_1:Functional:molt_booth} -tclbatch {molt_booth.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Moltiplicatore_Booth_modificato/tb_molt_booth_behav.wcfg
WARNING: Simulation object /tb_molt_booth/clock was not found in the design.
WARNING: Simulation object /tb_molt_booth/reset was not found in the design.
WARNING: Simulation object /tb_molt_booth/start was not found in the design.
WARNING: Simulation object /tb_molt_booth/X was not found in the design.
WARNING: Simulation object /tb_molt_booth/Y was not found in the design.
WARNING: Simulation object /tb_molt_booth/P was not found in the design.
WARNING: Simulation object /tb_molt_booth/stop_cu was not found in the design.
WARNING: Simulation object /tb_molt_booth/stato was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_sum was not found in the design.
WARNING: Simulation object /tb_molt_booth/test_Mreg was not found in the design.
WARNING: Simulation object /tb_molt_booth/clk_period was not found in the design.
source molt_booth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'molt_booth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3085.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:18:04 2025...
