// Seed: 3027845587
module module_0 (
    input  tri  id_0,
    input  tri0 module_0,
    input  tri  id_2,
    output tri1 id_3,
    output tri1 id_4
);
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_6 = 32'd21
) (
    output uwire _id_0,
    output uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire _id_6
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic [1 : id_6  +  id_0] id_8 = id_2;
endmodule
