
(instruction
  xor_a16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 14) (reg-flag op dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  xorz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 1) (reg-flag ag dst))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  max_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp sgt (constant ? 40) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_r16_any16++
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 1) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  maxs_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp sgt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 39)))
      (= (tmp 6) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp sgt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  cmpz_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag mi dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 0) (reg-flag ac dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (icmp eq (constant ? 16) dst src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp ult (constant ? 16) dst src))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_r16_any16--
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 1) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  maxz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp ugt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 39)))
      (= (tmp 6) (zext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp ugt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  xorz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 32) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  maxz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag ag dst)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 2) (icmp ugt (constant ? 32) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 6) (constant ? 0)))))

(instruction
  mv_r16_any16++Imm
  (pattern
    (constraints
      (immediate UImm ((1 . 15)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm src))
      (set-reg rN (tmp 0))
      (= (tmp 1) (add (constant ? 16) rN UImm))
      (set-reg rN (tmp 1)))))

(instruction
  min_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 40) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_r16_any16--Imm
  (pattern
    (constraints
      (immediate SImm ((-15 . -1)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm src))
      (set-reg rN (tmp 0))
      (= (tmp 1) (sub (constant ? 16) rN SImm))
      (set-reg rN (tmp 1)))))

(instruction
  xor_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac (tmp 0)))
      (allocate-in (tmp 4) (reg-flag mi (tmp 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op (tmp 0)))
      (allocate-in (tmp 8) (reg-flag ls (tmp 0)))
      (allocate-in (tmp 6) (reg-flag ms (tmp 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_xor (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range (tmp 0) (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mins_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 2) (icmp slt (constant ? 32) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 7) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 6) (tmp 7)))))

(instruction
  mv_r16_any16++m
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in (tmp 1) (reg-flag m rN)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  xorh_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac (tmp 0)))
      (allocate-in (tmp 4) (reg-flag mi (tmp 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op (tmp 0)))
      (allocate-in (tmp 8) (reg-flag ls (tmp 0)))
      (allocate-in (tmp 6) (reg-flag ms (tmp 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_xor (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range (tmp 0) (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mv_r16_any16--m
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in (tmp 1) (reg-flag m rN)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 2) (sub (constant ? 16) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  mac_a16_a16_a40l
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 35) (tmp 36)) ((tmp 37) (tmp 38)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 32) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 34) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 35) (mul (constant ? 40) (tmp 32) (tmp 34)))
      (= (tmp 37) (add (constant ? 40) dst (tmp 36)))
      (set-reg dst (tmp 38))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 11) (tmp 18)) ((tmp 38) (tmp 19)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 8) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 10) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 11) (mul (constant ? 40) (tmp 8) (tmp 10)))
      (= (tmp 19) (add (constant ? 40) dst (tmp 18)))
      (set-reg dst (tmp 38)))))

(instruction
  min2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 2) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (icmp slt (constant ? 16) (tmp 1) (tmp 2)))
      (br (tmp 3) bb_0 bb_1)
      (label bb_0)
      (set-reg (tmp 0) (tmp 1))
      (br bb_2)
      (label bb_1)
      (set-reg (tmp 0) (tmp 2))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 6) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 7) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 8) (icmp slt (constant ? 16) (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (set-reg (tmp 5) (tmp 6))
      (br bb_5)
      (label bb_4)
      (set-reg (tmp 5) (tmp 7))
      (br bb_5)
      (label bb_5)
      (= (tmp 9) (phi ((no-value . bb_3) (no-value . bb_4))))
      (= (tmp 11) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 10) (tmp 11)))))

(instruction
  mv_r16_any16-no-modifier
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0)))))

(instruction
  xor_nimm16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  mv_any16
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (immediate imm16b ((0 . 65535))))
    (code
      (set-reg dst imm16b))))

(instruction
  mas_a16_a16_a40l
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 35) (tmp 36)) ((tmp 37) (tmp 38)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 32) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 34) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 35) (mul (constant ? 40) (tmp 32) (tmp 34)))
      (= (tmp 37) (sub (constant ? 40) dst (tmp 36)))
      (set-reg dst (tmp 38))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 11) (tmp 18)) ((tmp 38) (tmp 19)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 8) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 10) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 11) (mul (constant ? 40) (tmp 8) (tmp 10)))
      (= (tmp 19) (sub (constant ? 40) dst (tmp 18)))
      (set-reg dst (tmp 38)))))

(instruction
  min2_a40_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp slt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 7) (reg-range (tmp 6) (constant ? 16) (constant ? 39)))
      (= (tmp 8) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp slt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_any16_r16_nimm12
  (pattern
    (constraints
      (aliases (src (tmp 5)))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  xor_nimm16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  xnorz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) src1 src2))
      (= (tmp 1) (bit_not (constant ? 16) (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 4) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in (tmp 2) (reg-flag ag dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) src1 src2))
      (= (tmp 1) (bit_not (constant ? 16) (tmp 0)))
      (set-reg dst (tmp 1))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 4) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13)))))

(instruction
  minz2_a40_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp ult (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 7) (reg-range (tmp 6) (constant ? 16) (constant ? 39)))
      (= (tmp 8) (zext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp ult (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_r16_nimm12_any16
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  notz_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 1) (reg-flag ag dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 32) src))
      (set-reg dst (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 3) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mpy_nimm1_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 167) (tmp 166) (tmp 165) (tmp 168) (tmp 144)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 140) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 142) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 143) (mul (constant ? 40) (tmp 140) (tmp 142)))
      (= (tmp 144) (shl (constant ? 40) (tmp 143) (constant ? 1)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 167) (tmp 166) (tmp 168) (tmp 135)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 132) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 134) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 135) (mul (constant ? 40) (tmp 132) (tmp 134)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 167) (tmp 168) (tmp 127) (tmp 126) (tmp 105)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 101) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 103) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 104) (mul (constant ? 40) (tmp 101) (tmp 103)))
      (= (tmp 105) (shl (constant ? 40) (tmp 104) (constant ? 1)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 167) (tmp 168) (tmp 127) (tmp 96)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 93) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 95) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 96) (mul (constant ? 40) (tmp 93) (tmp 95)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 60) (tmp 81) (tmp 82) (tmp 83)) ((tmp 84) (tmp 168)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 56) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 58) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 59) (mul (constant ? 40) (tmp 56) (tmp 58)))
      (= (tmp 60) (shl (constant ? 40) (tmp 59) (constant ? 1)))
      (= (tmp 84) (add (constant ? 40) (tmp 83) (constant ? 32768)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 82) (tmp 83) (tmp 51)) ((tmp 84) (tmp 168)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 48) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 50) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 51) (mul (constant ? 40) (tmp 48) (tmp 50)))
      (= (tmp 84) (add (constant ? 40) (tmp 83) (constant ? 32768)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 83) (tmp 43) (tmp 42) (tmp 21)) ((tmp 84) (tmp 168)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 17) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 19) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 20) (mul (constant ? 40) (tmp 17) (tmp 19)))
      (= (tmp 21) (shl (constant ? 40) (tmp 20) (constant ? 1)))
      (= (tmp 84) (add (constant ? 40) (tmp 83) (constant ? 32768)))
      (set-reg dst (tmp 168))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 83) (tmp 43) (tmp 12)) ((tmp 84) (tmp 168)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 9) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 11) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 12) (mul (constant ? 40) (tmp 9) (tmp 11)))
      (= (tmp 84) (add (constant ? 40) (tmp 83) (constant ? 32768)))
      (set-reg dst (tmp 168)))))

(instruction
  min4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 2) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 3) (icmp slt (constant ? 8) (tmp 1) (tmp 2)))
      (br (tmp 3) bb_0 bb_1)
      (label bb_0)
      (set-reg (tmp 0) (tmp 1))
      (br bb_2)
      (label bb_1)
      (set-reg (tmp 0) (tmp 2))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 6) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 7) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 8) (icmp slt (constant ? 8) (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (set-reg (tmp 5) (tmp 6))
      (br bb_5)
      (label bb_4)
      (set-reg (tmp 5) (tmp 7))
      (br bb_5)
      (label bb_5)
      (= (tmp 9) (phi ((no-value . bb_3) (no-value . bb_4))))
      (= (tmp 10) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 11) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 12) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 13) (icmp slt (constant ? 8) (tmp 11) (tmp 12)))
      (br (tmp 13) bb_6 bb_7)
      (label bb_6)
      (set-reg (tmp 10) (tmp 11))
      (br bb_8)
      (label bb_7)
      (set-reg (tmp 10) (tmp 12))
      (br bb_8)
      (label bb_8)
      (= (tmp 14) (phi ((no-value . bb_6) (no-value . bb_7))))
      (= (tmp 15) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 16) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 17) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 18) (icmp slt (constant ? 8) (tmp 16) (tmp 17)))
      (br (tmp 18) bb_9 bb_10)
      (label bb_9)
      (set-reg (tmp 15) (tmp 16))
      (br bb_11)
      (label bb_10)
      (set-reg (tmp 15) (tmp 17))
      (br bb_11)
      (label bb_11)
      (= (tmp 19) (phi ((no-value . bb_9) (no-value . bb_10))))
      (= (tmp 21) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 20) (tmp 21)))))

(instruction
  mv_any16_r16_a16l
  (pattern
    (constraints
      (aliases (src (tmp 5)))
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  xnorz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag op dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag ac dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 11) (reg-flag mi dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 32) src1 src2))
      (= (tmp 1) (bit_not (constant ? 32) (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 3) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 3) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 6) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 11) (tmp 12)))))

(instruction
  not_a16
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 14) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 16) dst))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  subz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag ag dst)))
    (code
      (= (tmp 6) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 7) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 8) (sub (constant ? 32) (tmp 6) (tmp 7)))
      (set-reg dst (tmp 8))
      (set-reg (tmp 10) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 5) (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag ag dst)))
    (code
      (= (tmp 1) (icmp ugt (constant ? 32) src2 src1))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (constant ? 0))
      (br bb_2)
      (label bb_1)
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 4) (sub (constant ? 32) (tmp 2) (tmp 3)))
      (set-reg dst (tmp 4))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 10) (constant ? 0)))))

(instruction
  mv_any16_r16_a16h
  (pattern
    (constraints
      (aliases (src (tmp 5)))
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  mv_r16_a16l_any16
  (pattern
    (constraints
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  not_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 14) (reg-flag op dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 16) src))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  mv_r16_a16h_any16
  (pattern
    (constraints
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  copy_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (set-reg dst src))))

(instruction
  addsp_nimm13
  (pattern
    (constraints
      (immediate UImm ((0 . 8191))))
    (code
      (= (tmp 0) (add (constant ? 16) (register sp) UImm))
      (set-reg (register sp) (tmp 0)))))

(instruction
  mins_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 39)))
      (= (tmp 6) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  or_a40_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (bit_or (constant ? 40) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  div16
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag al (register a4h)))
      (allocate-in (tmp 1) (reg-flag ag (register a4h))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (udiv (register a4h) (register a5h)))
      (set-reg (register a4h) (tmp 2)))))

(instruction
  subsp_nimm13
  (pattern
    (constraints
      (immediate UImm ((0 . 8191))))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) UImm))
      (set-reg (register sp) (tmp 0)))))

(instruction
  mpy_a16_a16_a40l
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 37) (tmp 38) (tmp 16)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag ap cuc ((0 . 0))))
    (code
      (= (tmp 12) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 14) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 15) (mul (constant ? 40) (tmp 12) (tmp 14)))
      (= (tmp 16) (shl (constant ? 40) (tmp 15) (constant ? 1)))
      (set-reg dst (tmp 38))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 38) (tmp 7)))
      (allocate-in dst (a0 a1 a2 a3))
      (reg-flag ap cuc ((1 . 3))))
    (code
      (= (tmp 4) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 6) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 7) (mul (constant ? 40) (tmp 4) (tmp 6)))
      (set-reg dst (tmp 38)))))

(instruction
  mas_nimm1_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 341) (tmp 340) (tmp 309)) ((tmp 343) (tmp 342) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 306) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 308) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 309) (mul (constant ? 40) (tmp 306) (tmp 308)))
      (= (tmp 342) (sub (constant ? 40) dst (tmp 341)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 318) (tmp 341) (tmp 340) (tmp 339)) ((tmp 343) (tmp 342) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 314) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 316) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 317) (mul (constant ? 40) (tmp 314) (tmp 316)))
      (= (tmp 318) (shl (constant ? 40) (tmp 317) (constant ? 1)))
      (= (tmp 342) (sub (constant ? 40) dst (tmp 341)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 255) (tmp 256) (tmp 224)) ((tmp 343) (tmp 258) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 221) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 223) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 224) (mul (constant ? 40) (tmp 221) (tmp 223)))
      (= (tmp 257) (sub (constant ? 40) dst (tmp 256)))
      (= (tmp 258) (add (constant ? 40) (tmp 257) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 255) (tmp 254) (tmp 256) (tmp 233)) ((tmp 343) (tmp 258) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 229) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 231) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 232) (mul (constant ? 40) (tmp 229) (tmp 231)))
      (= (tmp 233) (shl (constant ? 40) (tmp 232) (constant ? 1)))
      (= (tmp 257) (sub (constant ? 40) dst (tmp 256)))
      (= (tmp 258) (add (constant ? 40) (tmp 257) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 170) (tmp 130) (tmp 99)) ((tmp 344) (tmp 171) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 96) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 98) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 99) (mul (constant ? 40) (tmp 96) (tmp 98)))
      (= (tmp 171) (sub (constant ? 40) dst (tmp 170)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 170) (tmp 130) (tmp 129) (tmp 108)) ((tmp 344) (tmp 171) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 104) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 106) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 107) (mul (constant ? 40) (tmp 104) (tmp 106)))
      (= (tmp 108) (shl (constant ? 40) (tmp 107) (constant ? 1)))
      (= (tmp 171) (sub (constant ? 40) dst (tmp 170)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 85) (tmp 45) (tmp 14)) ((tmp 344) (tmp 87) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 11) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 13) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 14) (mul (constant ? 40) (tmp 11) (tmp 13)))
      (= (tmp 86) (sub (constant ? 40) dst (tmp 85)))
      (= (tmp 87) (add (constant ? 40) (tmp 86) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 85) (tmp 45) (tmp 44) (tmp 23)) ((tmp 344) (tmp 87) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 19) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 21) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 22) (mul (constant ? 40) (tmp 19) (tmp 21)))
      (= (tmp 23) (shl (constant ? 40) (tmp 22) (constant ? 1)))
      (= (tmp 86) (sub (constant ? 40) dst (tmp 85)))
      (= (tmp 87) (add (constant ? 40) (tmp 86) (constant ? 32768)))
      (set-reg dst (tmp 344)))))

(instruction
  minz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp ult (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 39)))
      (= (tmp 6) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 1) (reg-flag c dst)))
    (code
      (= (tmp 0) (icmp ult (constant ? 16) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst src1)
      (set-reg (tmp 1) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst src2)
      (set-reg (tmp 2) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_r16ll_nimm4_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 16)))
      (allocate-in rN (r1 r2 r3 r0)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  addsp_m16
  (pattern
    (constraints
      (allocate-in mN (m0 m1 m2 m3)))
    (code
      (= (tmp 0) (add (constant ? 16) (register sp) mN))
      (set-reg (register sp) (tmp 0)))))

(instruction
  or_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_or (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  div24
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ag (tmp 1)))
      (allocate-in (tmp 2) (reg-flag al (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 16) (constant ? 39)))
      (= (tmp 1) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (set-reg (tmp 2) (constant ? 0))
      (set-reg (tmp 3) (constant ? 0))
      (= (tmp 4) (udiv (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 4)))))

(instruction
  neg_a40_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (satsub (constant ? 32) (constant ? 0) src))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (sub (constant ? 40) (constant ? 0) src))
      (set-reg dst (tmp 2)))))

(instruction
  subsp_m16
  (pattern
    (constraints
      (allocate-in mN (m0 m1 m2 m3)))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) mN))
      (set-reg (register sp) (tmp 0)))))

(instruction
  mva_a40_r16++
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  div32
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ag (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (udiv (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 3)))))

(instruction
  mpysu_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 26) (tmp 10) (tmp 25)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((0 . 0))))
    (code
      (= (tmp 7) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 8) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 9) (mul (constant ? 40) (tmp 7) (tmp 8)))
      (= (tmp 10) (shl (constant ? 40) (tmp 9) (constant ? 1)))
      (set-reg dst (tmp 26))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 26) (tmp 4)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((1 . 3))))
    (code
      (= (tmp 2) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 3) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 4) (mul (constant ? 40) (tmp 2) (tmp 3)))
      (set-reg dst (tmp 26)))))

(instruction
  mva_a40_r16--
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  not_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 1) (reg-flag ac dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 40) src))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  neg_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (satsub (constant ? 16) (constant ? 0) src))
      (set-reg dst (tmp 0))
      (= (tmp 2) (reg-range (tmp 1) (constant ? 16) (constant ? 39)))
      (= (tmp 3) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 2) (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (satsub (constant ? 16) (constant ? 0) src))
      (set-reg dst (tmp 0)))))

(instruction
  or_a16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 14) (reg-flag op dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  macsu_nimm1_a16_a16_a40
  (pattern
    (constraints
      (immediate imm1b ((0 . 0)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 8) (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 6) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 7) (mul (constant ? 40) (tmp 5) (tmp 6)))
      (= (tmp 8) (add (constant ? 40) dst (tmp 7)))
      (set-reg dst (tmp 9))))
  (pattern
    (constraints
      (immediate imm1b ((1 . 1)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 4) (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 2) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 3) (mul (constant ? 40) (tmp 1) (tmp 2)))
      (= (tmp 4) (add (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 9)))))

(instruction
  neg_a16_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (sub (constant ? 40) (constant ? 0) (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  divm16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ah (register a4h)))
      (allocate-in (tmp 2) (reg-flag al (register a4h))))
    (code
      (= (tmp 0) (udiv (register a4h) (register a5h)))
      (= (tmp 1) (urem (register a4h) (register a5h)))
      (set-reg (tmp 2) (constant ? 0))
      (set-reg (tmp 3) (constant ? 0))
      (set-reg (register a4h) (tmp 0))
      (set-reg (register a5h) (tmp 1)))))

(instruction
  mva_a40_r16--Imm
  (pattern
    (constraints
      (immediate Imm ((-15 . -1)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 5)))))

(instruction
  or_a16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 14) (reg-flag op dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  negh_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) (constant ? 0) (tmp 2)))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 4) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 32) (constant ? 0) (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  orz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 1) (reg-flag ag dst))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mva_a40_r16++m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  divm24
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag al (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 16) (constant ? 39)))
      (= (tmp 1) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (= (tmp 2) (udiv (tmp 1) (tmp 0)))
      (= (tmp 3) (urem (tmp 1) (tmp 0)))
      (set-reg (tmp 4) (constant ? 0))
      (set-reg (tmp 1) (tmp 2))
      (set-reg (tmp 0) (tmp 3)))))

(instruction
  mva_a40_r16--m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 6) (sub (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  orz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 1) (reg-flag ag dst))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (bit_or (constant ? 32) src1 src2))
      (set-reg dst (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 3) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mach_nimm1_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 37) (tmp 20) (tmp 21)) ((tmp 76) (tmp 38)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 2) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 17) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 19) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 20) (mul (constant ? 40) (tmp 17) (tmp 19)))
      (= (tmp 38) (add (constant ? 40) (tmp 2) (tmp 37)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 37) (tmp 14) (tmp 21)) ((tmp 76) (tmp 38)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 2) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 10) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 12) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 13) (mul (constant ? 40) (tmp 10) (tmp 12)))
      (= (tmp 14) (add (constant ? 40) (tmp 13) (constant ? 32768)))
      (= (tmp 38) (add (constant ? 40) (tmp 2) (tmp 37)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 73) (tmp 72) (tmp 74)) ((tmp 75) (tmp 76)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 39) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 69) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 71) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 72) (mul (constant ? 40) (tmp 69) (tmp 71)))
      (= (tmp 75) (add (constant ? 40) (tmp 39) (tmp 74)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 66) (tmp 73) (tmp 74)) ((tmp 75) (tmp 76)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 39) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 62) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 64) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 65) (mul (constant ? 40) (tmp 62) (tmp 64)))
      (= (tmp 66) (add (constant ? 40) (tmp 65) (constant ? 32768)))
      (= (tmp 75) (add (constant ? 40) (tmp 39) (tmp 74)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0)))))

(instruction
  mva_a40_r16-no-modifier
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3)))))

(instruction
  divm32
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag ag (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (= (tmp 2) (udiv (tmp 1) (tmp 0)))
      (= (tmp 3) (urem (tmp 1) (tmp 0)))
      (set-reg (tmp 4) (constant ? 0))
      (set-reg (tmp 1) (tmp 2))
      (set-reg (tmp 0) (tmp 3)))))

(instruction
  or_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_or (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mva_r16_a40++
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 6) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 6)))))

(instruction
  mash_nimm1_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 37) (tmp 20) (tmp 21)) ((tmp 76) (tmp 38)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 2) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 17) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 19) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 20) (mul (constant ? 40) (tmp 17) (tmp 19)))
      (= (tmp 38) (add (constant ? 40) (tmp 2) (tmp 37)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 37) (tmp 14) (tmp 21)) ((tmp 76) (tmp 38)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 2) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 10) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 12) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 13) (mul (constant ? 40) (tmp 10) (tmp 12)))
      (= (tmp 14) (add (constant ? 40) (tmp 13) (constant ? 32768)))
      (= (tmp 38) (add (constant ? 40) (tmp 2) (tmp 37)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 73) (tmp 72) (tmp 74)) ((tmp 75) (tmp 76)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 39) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 69) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 71) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 72) (mul (constant ? 40) (tmp 69) (tmp 71)))
      (= (tmp 75) (add (constant ? 40) (tmp 39) (tmp 74)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 66) (tmp 73) (tmp 74)) ((tmp 75) (tmp 76)))
      (allocate-in (tmp 77) (reg-flag al dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 39) (bit_and (constant ? 40) dst (constant ? 1099511562240)))
      (= (tmp 62) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 64) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 65) (mul (constant ? 40) (tmp 62) (tmp 64)))
      (= (tmp 66) (add (constant ? 40) (tmp 65) (constant ? 32768)))
      (= (tmp 75) (add (constant ? 40) (tmp 39) (tmp 74)))
      (set-reg dst (tmp 76))
      (set-reg (tmp 77) (constant ? 0)))))

(instruction
  mva_r16_a40--
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 6) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 6)))))

(instruction
  divm40
  (pattern
    (constraints)
    (code
      (= (tmp 0) (udiv (register a4) (register a5)))
      (= (tmp 1) (urem (register a4) (register a5)))
      (set-reg (register a4) (tmp 0))
      (set-reg (register a5) (tmp 1)))))

(instruction
  mva_r16_a40++Imm
  (pattern
    (constraints
      (immediate Imm ((1 . 15)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 6) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 6)))))

(instruction
  not_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in (tmp 1) (reg-flag ac dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 40) dst))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  fdiv16
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag al (register a4h)))
      (allocate-in (tmp 1) (reg-flag ag (register a4h))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (fixpointdiv (register a4h) (register a5h)))
      (set-reg (register a4h) (tmp 2)))))

(instruction
  mva_r16_a40--Imm
  (pattern
    (constraints
      (immediate Imm ((-15 . -1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 6) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 6)))))

(instruction
  maclh_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag al dst))
      (allocate-in (tmp 1) (reg-flag al dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (zext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (sext (constant ? 16) (tmp 1) (constant ? 40)))
      (= (tmp 3) (mul (constant ? 40) (tmp 0) (tmp 2)))
      (= (tmp 4) (add (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 4))
      (set-reg (tmp 5) (constant ? 0)))))

(instruction
  mva_r16_a40++m
  (pattern
    (constraints
      (allocate-in (tmp 6) (reg-flag m rN))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 7) (add (constant ? 16) rN (tmp 6)))
      (set-reg rN (tmp 7)))))

(instruction
  or_nimm16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag a dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 14) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  mva_a40_r16++Imm
  (pattern
    (constraints
      (immediate Imm ((1 . 15)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 5)))))

(instruction
  mva_r16_a40--m
  (pattern
    (constraints
      (allocate-in (tmp 6) (reg-flag m rN))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 7) (sub (constant ? 16) rN (tmp 6)))
      (set-reg rN (tmp 7)))))

(instruction
  fdiv32
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ag (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (fixpointdiv (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 3)))))

(instruction
  massu_nimm1_a16_a16_a40
  (pattern
    (constraints
      (immediate imm1b ((0 . 0)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 8) (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 6) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 7) (mul (constant ? 40) (tmp 5) (tmp 6)))
      (= (tmp 8) (sub (constant ? 40) dst (tmp 7)))
      (set-reg dst (tmp 9))))
  (pattern
    (constraints
      (immediate imm1b ((1 . 1)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 4) (tmp 9)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 2) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 3) (mul (constant ? 40) (tmp 1) (tmp 2)))
      (= (tmp 4) (sub (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 9)))))

(instruction
  mva_r16_a40-no-modifier
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (= (tmp 2) (bit_and (constant ? 8) (tmp 1) (constant ? 255)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) rN (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  mva_a40_r16_nimm10
  (pattern
    (constraints
      (immediate UImm ((0 . 1023)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (= (tmp 1) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 0) (tmp 1))
      (= (tmp 3) (add (constant ? 16) UImm (constant ? 1)))
      (= (tmp 4) (add (constant ? 16) rN (tmp 3)))
      (= (tmp 5) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 4) (tmp 5)))))

(instruction
  fdiv40
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag ag (register a4))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (= (tmp 1) (fixpointdiv (register a4) (register a5)))
      (set-reg (register a4) (tmp 1)))))

(instruction
  mac_nimm1_a16_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 341) (tmp 340) (tmp 309)) ((tmp 343) (tmp 342) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 306) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 308) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 309) (mul (constant ? 40) (tmp 306) (tmp 308)))
      (= (tmp 342) (add (constant ? 40) dst (tmp 341)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 318) (tmp 341) (tmp 340) (tmp 339)) ((tmp 343) (tmp 342) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 314) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 316) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 317) (mul (constant ? 40) (tmp 314) (tmp 316)))
      (= (tmp 318) (shl (constant ? 40) (tmp 317) (constant ? 1)))
      (= (tmp 342) (add (constant ? 40) dst (tmp 341)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 255) (tmp 256) (tmp 224)) ((tmp 343) (tmp 258) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 221) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 223) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 224) (mul (constant ? 40) (tmp 221) (tmp 223)))
      (= (tmp 257) (add (constant ? 40) dst (tmp 256)))
      (= (tmp 258) (add (constant ? 40) (tmp 257) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 255) (tmp 254) (tmp 256) (tmp 233)) ((tmp 343) (tmp 258) (tmp 344)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 229) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 231) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 232) (mul (constant ? 40) (tmp 229) (tmp 231)))
      (= (tmp 233) (shl (constant ? 40) (tmp 232) (constant ? 1)))
      (= (tmp 257) (add (constant ? 40) dst (tmp 256)))
      (= (tmp 258) (add (constant ? 40) (tmp 257) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 170) (tmp 130) (tmp 99)) ((tmp 344) (tmp 171) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 96) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 98) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 99) (mul (constant ? 40) (tmp 96) (tmp 98)))
      (= (tmp 171) (add (constant ? 40) dst (tmp 170)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 170) (tmp 130) (tmp 129) (tmp 108)) ((tmp 344) (tmp 171) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 104) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 106) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 107) (mul (constant ? 40) (tmp 104) (tmp 106)))
      (= (tmp 108) (shl (constant ? 40) (tmp 107) (constant ? 1)))
      (= (tmp 171) (add (constant ? 40) dst (tmp 170)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((1 . 3)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 85) (tmp 45) (tmp 14)) ((tmp 344) (tmp 87) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 11) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 13) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 14) (mul (constant ? 40) (tmp 11) (tmp 13)))
      (= (tmp 86) (add (constant ? 40) dst (tmp 85)))
      (= (tmp 87) (add (constant ? 40) (tmp 86) (constant ? 32768)))
      (set-reg dst (tmp 344))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag ap cuc ((0 . 0)))
      (immediate imm1b ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (aliases ((tmp 85) (tmp 45) (tmp 44) (tmp 23)) ((tmp 344) (tmp 87) (tmp 172)))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 19) (sext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 21) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 22) (mul (constant ? 40) (tmp 19) (tmp 21)))
      (= (tmp 23) (shl (constant ? 40) (tmp 22) (constant ? 1)))
      (= (tmp 86) (add (constant ? 40) dst (tmp 85)))
      (= (tmp 87) (add (constant ? 40) (tmp 86) (constant ? 32768)))
      (set-reg dst (tmp 344)))))

(instruction
  fsqr16
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag al (register a4h)))
      (allocate-in (tmp 1) (reg-flag ag (register a4h))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (fixpointsqrt (register a4h)))
      (set-reg (register a4h) (tmp 2)))))

(instruction
  neg4_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (sub (constant ? 8) (constant ? 0) (constant ? 7)))
      (= (tmp 2) (add (constant ? 8) (constant ? 1) (tmp 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 4) (satsub (tmp 2) (constant ? 0) (tmp 3)))
      (set-reg (tmp 0) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 6) (sub (constant ? 8) (constant ? 8) (constant ? 15)))
      (= (tmp 7) (add (constant ? 8) (constant ? 1) (tmp 6)))
      (= (tmp 8) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 9) (satsub (tmp 7) (constant ? 0) (tmp 8)))
      (set-reg (tmp 5) (tmp 9))
      (= (tmp 10) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 11) (sub (constant ? 8) (constant ? 16) (constant ? 23)))
      (= (tmp 12) (add (constant ? 8) (constant ? 1) (tmp 11)))
      (= (tmp 13) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 14) (satsub (tmp 12) (constant ? 0) (tmp 13)))
      (set-reg (tmp 10) (tmp 14))
      (= (tmp 15) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 16) (sub (constant ? 8) (constant ? 24) (constant ? 31)))
      (= (tmp 17) (add (constant ? 8) (constant ? 1) (tmp 16)))
      (= (tmp 18) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 19) (satsub (tmp 17) (constant ? 0) (tmp 18)))
      (set-reg (tmp 15) (tmp 19))
      (= (tmp 21) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 20) (tmp 21)))))

(instruction
  mva_r16_nimm10_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 1023)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (add (constant ? 16) rN UImm))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 1)))
      (= (tmp 3) (bit_and (constant ? 8) (tmp 2) (constant ? 255)))
      (set-reg (tmp 0) (tmp 3))
      (= (tmp 4) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 5) (add (constant ? 16) UImm (constant ? 1)))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (= (tmp 7) (load-mem (constant ? 16) ldm (tmp 6)))
      (set-reg (tmp 4) (tmp 7)))))

(instruction
  fsqr24
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag al (tmp 0))))
    (code
      (= (tmp 0) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (fixpointsqrt (tmp 0)))
      (set-reg (tmp 0) (tmp 2)))))

(instruction
  mv_any16_r16++Imm
  (pattern
    (constraints
      (immediate UImm ((1 . 15)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 1) (add (constant ? 16) rN UImm))
      (set-reg rN (tmp 1)))))

(instruction
  fsqr32
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag ag (tmp 0))))
    (code
      (= (tmp 0) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (fixpointsqrt (tmp 0)))
      (set-reg (tmp 0) (tmp 2)))))

(instruction
  orh_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_or (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mva_a40_r16_a16
  (pattern
    (constraints
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (= (tmp 1) (reg-range src (constant ? 32) (constant ? 39)))
      (store (constant ? 8) ldm (tmp 0) (tmp 1))
      (= (tmp 3) (add (constant ? 16) regi (constant ? 1)))
      (= (tmp 4) (add (constant ? 16) rN (tmp 3)))
      (= (tmp 5) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 4) (tmp 5)))))

(instruction
  fsqr40
  (pattern
    (constraints)
    (code
      (= (tmp 0) (fixpointsqrt (register a4)))
      (set-reg (register a4) (tmp 0)))))

(instruction
  orh_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_or (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mv_any16_r16++m
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 2) (add (constant ? 16) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  mod16
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag ag (register a4h)))
      (allocate-in (tmp 1) (reg-flag al (register a4h))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (urem (register a4h) (register a5h)))
      (set-reg (register a4h) (tmp 2)))))

(instruction
  mva_r16_a16_a40
  (pattern
    (constraints
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 32) (constant ? 39)))
      (= (tmp 1) (add (constant ? 16) rN regi))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 1)))
      (= (tmp 3) (bit_and (constant ? 8) (tmp 2) (constant ? 255)))
      (set-reg (tmp 0) (tmp 3))
      (= (tmp 4) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 5) (add (constant ? 16) regi (constant ? 1)))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (= (tmp 7) (load-mem (constant ? 16) ldm (tmp 6)))
      (set-reg (tmp 4) (tmp 7)))))

(instruction
  mv_any16_r16--m
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 2) (sub (constant ? 16) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  div40
  (pattern
    (constraints)
    (code
      (= (tmp 0) (udiv (register a4) (register a5)))
      (set-reg (register a4) (tmp 0)))))

(instruction
  mv_ar32_r16_nimm12
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (r01 r23 r45 r67 r89 r1011 r1213 r1415)))
    (code
      (= (tmp 5) (add (constant ? 16) rN UImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) rN UImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) rN UImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  mv_r16_nimm12_ar32
  (pattern
    (constraints
      (allocate-in dst (r1213 r1415 r1011 r01 r23 r45 r67 r89 a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 4095)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  mod40
  (pattern
    (constraints)
    (code
      (= (tmp 0) (urem (register a4) (register a5)))
      (set-reg (register a4) (tmp 0)))))

(instruction
  mv_any32_dp16_nimm13
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (aliases (src (tmp 4)))
      (allocate-in dpop (dp))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (add (constant ? 16) dpop SImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in dpop (dp))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) dpop SImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in dpop (dp))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) dpop SImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  neg2_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (sub (constant ? 8) (constant ? 0) (constant ? 15)))
      (= (tmp 2) (add (constant ? 8) (constant ? 1) (tmp 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 4) (satsub (tmp 2) (constant ? 0) (tmp 3)))
      (set-reg (tmp 0) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 6) (sub (constant ? 8) (constant ? 16) (constant ? 31)))
      (= (tmp 7) (add (constant ? 8) (constant ? 1) (tmp 6)))
      (= (tmp 8) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 9) (satsub (tmp 7) (constant ? 0) (tmp 8)))
      (set-reg (tmp 5) (tmp 9))
      (= (tmp 11) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 10) (tmp 11)))))

(instruction
  sqr16
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag al (register a4h)))
      (allocate-in (tmp 1) (reg-flag ag (register a4h))))
    (code
      (set-reg (tmp 0) (constant ? 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (usqrt (register a4h)))
      (set-reg (register a4h) (tmp 2)))))

(instruction
  nop_instr
  (pattern
    (constraints)
    (code)))

(instruction
  mv_dp16_nimm13_any32
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in dpop (dp)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  sqr24
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag al (tmp 0))))
    (code
      (= (tmp 0) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (usqrt (tmp 0)))
      (set-reg (tmp 0) (tmp 2)))))

(instruction
  mv_any32_r16_a0l_a7l
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  mpysu_nimm1_a40_a40_a80
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((1 . 3)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (aliases ((tmp 27) (tmp 31) (tmp 5)))
      (immediate align-mode ((1 . 1)))
      (allocate-in (tmp 32) (reg-flag even-guard dst)))
    (code
      (= (tmp 3) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (mul (constant ? 40) (tmp 3) (tmp 4)))
      (set-reg dst (tmp 31))
      (set-reg (tmp 32) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((0 . 0)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (aliases ((tmp 27) (tmp 26) (tmp 31) (tmp 11)))
      (immediate align-mode ((1 . 1)))
      (allocate-in (tmp 32) (reg-flag even-guard dst)))
    (code
      (= (tmp 8) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 9) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 10) (mul (constant ? 40) (tmp 8) (tmp 9)))
      (= (tmp 11) (shl (constant ? 40) (tmp 10) (constant ? 1)))
      (set-reg dst (tmp 31))
      (set-reg (tmp 32) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate align-mode ((0 . 0)))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 32) (reg-flag even-guard dst))
      (aliases ((tmp 31) (tmp 30)))
      (allocate-in dst (a10 a32 a54 a76)))
    (code
      (= (tmp 28) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 29) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 30) (mul (constant ? 40) (tmp 28) (tmp 29)))
      (set-reg dst (tmp 31))
      (set-reg (tmp 32) (constant ? 0)))))

(instruction
  max2_a40_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp sgt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 7) (reg-range (tmp 6) (constant ? 16) (constant ? 39)))
      (= (tmp 8) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp sgt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_any32_r16_a0h_a7h
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) rN regi))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  mv_r16_a16l_any32
  (pattern
    (constraints
      (allocate-in regi (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  rev_a40_a16h_a40
  (pattern
    (constraints
      (allocate-in src2 (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in (tmp 68) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 70) (reg-flag mi dst))
      (allocate-in (tmp 72) (reg-flag ms dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 76) (reg-flag op dst))
      (allocate-in (tmp 74) (reg-flag ls dst))
      (allocate-in (tmp 67) (reg-flag ag dst)))
    (code
      (= (tmp 0) (bit_and (constant ? 40) src1 (constant ? 15)))
      (= (tmp 1) (bit_and (constant ? 40) src1 (constant ? 3840)))
      (= (tmp 2) (lshr (constant ? 40) (tmp 1) (constant ? 8)))
      (= (tmp 3) (add (constant ? 40) (tmp 0) (tmp 2)))
      (= (tmp 4) (reg-range src1 (tmp 0) (tmp 3)))
      (set-reg dst (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 31) (constant ? 31)))
      (= (tmp 6) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 7) (reg-range dst (constant ? 30) (constant ? 30)))
      (= (tmp 8) (reg-range dst (constant ? 1) (constant ? 1)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 9) (reg-range dst (constant ? 29) (constant ? 29)))
      (= (tmp 10) (reg-range dst (constant ? 2) (constant ? 2)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 11) (reg-range dst (constant ? 28) (constant ? 28)))
      (= (tmp 12) (reg-range dst (constant ? 3) (constant ? 3)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 13) (reg-range dst (constant ? 27) (constant ? 27)))
      (= (tmp 14) (reg-range dst (constant ? 4) (constant ? 4)))
      (set-reg (tmp 13) (tmp 14))
      (= (tmp 15) (reg-range dst (constant ? 26) (constant ? 26)))
      (= (tmp 16) (reg-range dst (constant ? 5) (constant ? 5)))
      (set-reg (tmp 15) (tmp 16))
      (= (tmp 17) (reg-range dst (constant ? 25) (constant ? 25)))
      (= (tmp 18) (reg-range dst (constant ? 6) (constant ? 6)))
      (set-reg (tmp 17) (tmp 18))
      (= (tmp 19) (reg-range dst (constant ? 24) (constant ? 24)))
      (= (tmp 20) (reg-range dst (constant ? 7) (constant ? 7)))
      (set-reg (tmp 19) (tmp 20))
      (= (tmp 21) (reg-range dst (constant ? 23) (constant ? 23)))
      (= (tmp 22) (reg-range dst (constant ? 8) (constant ? 8)))
      (set-reg (tmp 21) (tmp 22))
      (= (tmp 23) (reg-range dst (constant ? 22) (constant ? 22)))
      (= (tmp 24) (reg-range dst (constant ? 9) (constant ? 9)))
      (set-reg (tmp 23) (tmp 24))
      (= (tmp 25) (reg-range dst (constant ? 21) (constant ? 21)))
      (= (tmp 26) (reg-range dst (constant ? 10) (constant ? 10)))
      (set-reg (tmp 25) (tmp 26))
      (= (tmp 27) (reg-range dst (constant ? 20) (constant ? 20)))
      (= (tmp 28) (reg-range dst (constant ? 11) (constant ? 11)))
      (set-reg (tmp 27) (tmp 28))
      (= (tmp 29) (reg-range dst (constant ? 19) (constant ? 19)))
      (= (tmp 30) (reg-range dst (constant ? 12) (constant ? 12)))
      (set-reg (tmp 29) (tmp 30))
      (= (tmp 31) (reg-range dst (constant ? 18) (constant ? 18)))
      (= (tmp 32) (reg-range dst (constant ? 13) (constant ? 13)))
      (set-reg (tmp 31) (tmp 32))
      (= (tmp 33) (reg-range dst (constant ? 17) (constant ? 17)))
      (= (tmp 34) (reg-range dst (constant ? 14) (constant ? 14)))
      (set-reg (tmp 33) (tmp 34))
      (= (tmp 35) (reg-range dst (constant ? 16) (constant ? 16)))
      (= (tmp 36) (reg-range dst (constant ? 15) (constant ? 15)))
      (set-reg (tmp 35) (tmp 36))
      (= (tmp 37) (reg-range dst (constant ? 15) (constant ? 15)))
      (= (tmp 38) (reg-range dst (constant ? 16) (constant ? 16)))
      (set-reg (tmp 37) (tmp 38))
      (= (tmp 39) (reg-range dst (constant ? 14) (constant ? 14)))
      (= (tmp 40) (reg-range dst (constant ? 17) (constant ? 17)))
      (set-reg (tmp 39) (tmp 40))
      (= (tmp 41) (reg-range dst (constant ? 13) (constant ? 13)))
      (= (tmp 42) (reg-range dst (constant ? 18) (constant ? 18)))
      (set-reg (tmp 41) (tmp 42))
      (= (tmp 43) (reg-range dst (constant ? 12) (constant ? 12)))
      (= (tmp 44) (reg-range dst (constant ? 19) (constant ? 19)))
      (set-reg (tmp 43) (tmp 44))
      (= (tmp 45) (reg-range dst (constant ? 11) (constant ? 11)))
      (= (tmp 46) (reg-range dst (constant ? 20) (constant ? 20)))
      (set-reg (tmp 45) (tmp 46))
      (= (tmp 47) (reg-range dst (constant ? 10) (constant ? 10)))
      (= (tmp 48) (reg-range dst (constant ? 21) (constant ? 21)))
      (set-reg (tmp 47) (tmp 48))
      (= (tmp 49) (reg-range dst (constant ? 9) (constant ? 9)))
      (= (tmp 50) (reg-range dst (constant ? 22) (constant ? 22)))
      (set-reg (tmp 49) (tmp 50))
      (= (tmp 51) (reg-range dst (constant ? 8) (constant ? 8)))
      (= (tmp 52) (reg-range dst (constant ? 23) (constant ? 23)))
      (set-reg (tmp 51) (tmp 52))
      (= (tmp 53) (reg-range dst (constant ? 7) (constant ? 7)))
      (= (tmp 54) (reg-range dst (constant ? 24) (constant ? 24)))
      (set-reg (tmp 53) (tmp 54))
      (= (tmp 55) (reg-range dst (constant ? 6) (constant ? 6)))
      (= (tmp 56) (reg-range dst (constant ? 25) (constant ? 25)))
      (set-reg (tmp 55) (tmp 56))
      (= (tmp 57) (reg-range dst (constant ? 5) (constant ? 5)))
      (= (tmp 58) (reg-range dst (constant ? 26) (constant ? 26)))
      (set-reg (tmp 57) (tmp 58))
      (= (tmp 59) (reg-range dst (constant ? 4) (constant ? 4)))
      (= (tmp 60) (reg-range dst (constant ? 27) (constant ? 27)))
      (set-reg (tmp 59) (tmp 60))
      (= (tmp 61) (reg-range dst (constant ? 3) (constant ? 3)))
      (= (tmp 62) (reg-range dst (constant ? 28) (constant ? 28)))
      (set-reg (tmp 61) (tmp 62))
      (= (tmp 63) (reg-range dst (constant ? 2) (constant ? 2)))
      (= (tmp 64) (reg-range dst (constant ? 29) (constant ? 29)))
      (set-reg (tmp 63) (tmp 64))
      (= (tmp 65) (reg-range dst (constant ? 1) (constant ? 1)))
      (= (tmp 66) (reg-range dst (constant ? 30) (constant ? 30)))
      (set-reg (tmp 65) (tmp 66))
      (set-reg (tmp 67) (constant ? 0))
      (= (tmp 69) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 68) (tmp 69))
      (= (tmp 71) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 70) (tmp 71))
      (= (tmp 73) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 72) (tmp 73))
      (= (tmp 75) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 74) (tmp 75))
      (= (tmp 77) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 77) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 78) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 76) (tmp 78)))))

(instruction
  scale2_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 6) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (ashr (constant ? 40) (tmp 1) (constant ? 1)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 4) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 5) (ashr (constant ? 40) (tmp 4) (constant ? 1)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 7) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 6) (tmp 7)))))

(instruction
  sqr40
  (pattern
    (constraints)
    (code
      (= (tmp 0) (usqrt (register a4)))
      (set-reg (register a4) (tmp 0)))))

(instruction
  mv_r16_a16h_any32
  (pattern
    (constraints
      (allocate-in regi (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01)))
    (code
      (= (tmp 0) (add (constant ? 16) rN regi))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  or_nimm16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 1) (reg-flag a dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 14) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_or (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  max4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 2) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 3) (icmp sgt (constant ? 8) (tmp 1) (tmp 2)))
      (br (tmp 3) bb_0 bb_1)
      (label bb_0)
      (set-reg (tmp 0) (tmp 1))
      (br bb_2)
      (label bb_1)
      (set-reg (tmp 0) (tmp 2))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 6) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 7) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 8) (icmp sgt (constant ? 8) (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (set-reg (tmp 5) (tmp 6))
      (br bb_5)
      (label bb_4)
      (set-reg (tmp 5) (tmp 7))
      (br bb_5)
      (label bb_5)
      (= (tmp 9) (phi ((no-value . bb_3) (no-value . bb_4))))
      (= (tmp 10) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 11) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 12) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 13) (icmp sgt (constant ? 8) (tmp 11) (tmp 12)))
      (br (tmp 13) bb_6 bb_7)
      (label bb_6)
      (set-reg (tmp 10) (tmp 11))
      (br bb_8)
      (label bb_7)
      (set-reg (tmp 10) (tmp 12))
      (br bb_8)
      (label bb_8)
      (= (tmp 14) (phi ((no-value . bb_6) (no-value . bb_7))))
      (= (tmp 15) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 16) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 17) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 18) (icmp sgt (constant ? 8) (tmp 16) (tmp 17)))
      (br (tmp 18) bb_9 bb_10)
      (label bb_9)
      (set-reg (tmp 15) (tmp 16))
      (br bb_11)
      (label bb_10)
      (set-reg (tmp 15) (tmp 17))
      (br bb_11)
      (label bb_11)
      (= (tmp 19) (phi ((no-value . bb_9) (no-value . bb_10))))
      (= (tmp 21) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 20) (tmp 21)))))

(instruction
  mv_any32_r16++
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10)))))

(instruction
  rev_a40_nimm5_nimm5_a40
  (pattern
    (constraints
      (allocate-in (tmp 67) (reg-flag mi dst))
      (immediate ww ((0 . 31)))
      (allocate-in (tmp 73) (reg-flag op dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 69) (reg-flag ms dst))
      (allocate-in (tmp 71) (reg-flag ls dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 64) (reg-flag ag dst))
      (immediate ss ((0 . 31)))
      (allocate-in (tmp 65) (reg-flag ac dst)))
    (code
      (= (tmp 0) (add (constant ? 32) ss ww))
      (= (tmp 1) (reg-range src ss (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 31) (constant ? 31)))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 4) (reg-range dst (constant ? 30) (constant ? 30)))
      (= (tmp 5) (reg-range dst (constant ? 1) (constant ? 1)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 6) (reg-range dst (constant ? 29) (constant ? 29)))
      (= (tmp 7) (reg-range dst (constant ? 2) (constant ? 2)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 8) (reg-range dst (constant ? 28) (constant ? 28)))
      (= (tmp 9) (reg-range dst (constant ? 3) (constant ? 3)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 10) (reg-range dst (constant ? 27) (constant ? 27)))
      (= (tmp 11) (reg-range dst (constant ? 4) (constant ? 4)))
      (set-reg (tmp 10) (tmp 11))
      (= (tmp 12) (reg-range dst (constant ? 26) (constant ? 26)))
      (= (tmp 13) (reg-range dst (constant ? 5) (constant ? 5)))
      (set-reg (tmp 12) (tmp 13))
      (= (tmp 14) (reg-range dst (constant ? 25) (constant ? 25)))
      (= (tmp 15) (reg-range dst (constant ? 6) (constant ? 6)))
      (set-reg (tmp 14) (tmp 15))
      (= (tmp 16) (reg-range dst (constant ? 24) (constant ? 24)))
      (= (tmp 17) (reg-range dst (constant ? 7) (constant ? 7)))
      (set-reg (tmp 16) (tmp 17))
      (= (tmp 18) (reg-range dst (constant ? 23) (constant ? 23)))
      (= (tmp 19) (reg-range dst (constant ? 8) (constant ? 8)))
      (set-reg (tmp 18) (tmp 19))
      (= (tmp 20) (reg-range dst (constant ? 22) (constant ? 22)))
      (= (tmp 21) (reg-range dst (constant ? 9) (constant ? 9)))
      (set-reg (tmp 20) (tmp 21))
      (= (tmp 22) (reg-range dst (constant ? 21) (constant ? 21)))
      (= (tmp 23) (reg-range dst (constant ? 10) (constant ? 10)))
      (set-reg (tmp 22) (tmp 23))
      (= (tmp 24) (reg-range dst (constant ? 20) (constant ? 20)))
      (= (tmp 25) (reg-range dst (constant ? 11) (constant ? 11)))
      (set-reg (tmp 24) (tmp 25))
      (= (tmp 26) (reg-range dst (constant ? 19) (constant ? 19)))
      (= (tmp 27) (reg-range dst (constant ? 12) (constant ? 12)))
      (set-reg (tmp 26) (tmp 27))
      (= (tmp 28) (reg-range dst (constant ? 18) (constant ? 18)))
      (= (tmp 29) (reg-range dst (constant ? 13) (constant ? 13)))
      (set-reg (tmp 28) (tmp 29))
      (= (tmp 30) (reg-range dst (constant ? 17) (constant ? 17)))
      (= (tmp 31) (reg-range dst (constant ? 14) (constant ? 14)))
      (set-reg (tmp 30) (tmp 31))
      (= (tmp 32) (reg-range dst (constant ? 16) (constant ? 16)))
      (= (tmp 33) (reg-range dst (constant ? 15) (constant ? 15)))
      (set-reg (tmp 32) (tmp 33))
      (= (tmp 34) (reg-range dst (constant ? 15) (constant ? 15)))
      (= (tmp 35) (reg-range dst (constant ? 16) (constant ? 16)))
      (set-reg (tmp 34) (tmp 35))
      (= (tmp 36) (reg-range dst (constant ? 14) (constant ? 14)))
      (= (tmp 37) (reg-range dst (constant ? 17) (constant ? 17)))
      (set-reg (tmp 36) (tmp 37))
      (= (tmp 38) (reg-range dst (constant ? 13) (constant ? 13)))
      (= (tmp 39) (reg-range dst (constant ? 18) (constant ? 18)))
      (set-reg (tmp 38) (tmp 39))
      (= (tmp 40) (reg-range dst (constant ? 12) (constant ? 12)))
      (= (tmp 41) (reg-range dst (constant ? 19) (constant ? 19)))
      (set-reg (tmp 40) (tmp 41))
      (= (tmp 42) (reg-range dst (constant ? 11) (constant ? 11)))
      (= (tmp 43) (reg-range dst (constant ? 20) (constant ? 20)))
      (set-reg (tmp 42) (tmp 43))
      (= (tmp 44) (reg-range dst (constant ? 10) (constant ? 10)))
      (= (tmp 45) (reg-range dst (constant ? 21) (constant ? 21)))
      (set-reg (tmp 44) (tmp 45))
      (= (tmp 46) (reg-range dst (constant ? 9) (constant ? 9)))
      (= (tmp 47) (reg-range dst (constant ? 22) (constant ? 22)))
      (set-reg (tmp 46) (tmp 47))
      (= (tmp 48) (reg-range dst (constant ? 8) (constant ? 8)))
      (= (tmp 49) (reg-range dst (constant ? 23) (constant ? 23)))
      (set-reg (tmp 48) (tmp 49))
      (= (tmp 50) (reg-range dst (constant ? 7) (constant ? 7)))
      (= (tmp 51) (reg-range dst (constant ? 24) (constant ? 24)))
      (set-reg (tmp 50) (tmp 51))
      (= (tmp 52) (reg-range dst (constant ? 6) (constant ? 6)))
      (= (tmp 53) (reg-range dst (constant ? 25) (constant ? 25)))
      (set-reg (tmp 52) (tmp 53))
      (= (tmp 54) (reg-range dst (constant ? 5) (constant ? 5)))
      (= (tmp 55) (reg-range dst (constant ? 26) (constant ? 26)))
      (set-reg (tmp 54) (tmp 55))
      (= (tmp 56) (reg-range dst (constant ? 4) (constant ? 4)))
      (= (tmp 57) (reg-range dst (constant ? 27) (constant ? 27)))
      (set-reg (tmp 56) (tmp 57))
      (= (tmp 58) (reg-range dst (constant ? 3) (constant ? 3)))
      (= (tmp 59) (reg-range dst (constant ? 28) (constant ? 28)))
      (set-reg (tmp 58) (tmp 59))
      (= (tmp 60) (reg-range dst (constant ? 2) (constant ? 2)))
      (= (tmp 61) (reg-range dst (constant ? 29) (constant ? 29)))
      (set-reg (tmp 60) (tmp 61))
      (= (tmp 62) (reg-range dst (constant ? 1) (constant ? 1)))
      (= (tmp 63) (reg-range dst (constant ? 30) (constant ? 30)))
      (set-reg (tmp 62) (tmp 63))
      (set-reg (tmp 64) (constant ? 0))
      (= (tmp 66) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 65) (tmp 66))
      (= (tmp 68) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 67) (tmp 68))
      (= (tmp 70) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 69) (tmp 70))
      (= (tmp 72) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 71) (tmp 72))
      (= (tmp 74) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 74) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 75) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 73) (tmp 75)))))

(instruction
  mv_any32_r16--
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 10)))))

(instruction
  acc_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (add (constant ? 40) src1 src2))
      (= (tmp 2) (satadd (constant ? 40) dst (tmp 1)))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 3) (add (constant ? 40) src1 src2))
      (= (tmp 4) (add (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  fdiv24
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag al (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 16) (constant ? 39)))
      (= (tmp 1) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (fixpointdiv (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 3)))))

(instruction
  mv_any32_r16++Imm
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (immediate Imm ((1 . 15)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (immediate Imm ((1 . 15)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (immediate Imm ((1 . 15)))
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 10)))))

(instruction
  mod32
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ag (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (urem (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 3)))))

(instruction
  mv_any32_r16--Imm
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (immediate Imm ((-15 . -1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (immediate Imm ((-15 . -1)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 10))))
  (pattern
    (constraints
      (immediate Imm ((-15 . -1)))
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 10) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 10)))))

(instruction
  shfta_nimm6_a40
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (aliases ((tmp 10) (tmp 11)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (icmp sgt (constant ? 40) SImm (constant ? 0)))
      (br (tmp 1) bb_3 bb_4)
      (label bb_3)
      (= (tmp 2) (shl (constant ? 32) (constant ? 1) SImm))
      (= (tmp 3) (satmul (constant ? 32) dst (tmp 2)))
      (set-reg dst (tmp 3))
      (br bb_5)
      (label bb_4)
      (= (tmp 4) (icmp sgt (constant ? 32) SImm (constant ? 0)))
      (br (tmp 4) bb_0 bb_1)
      (label bb_0)
      (= (tmp 5) (shl (constant ? 32) dst SImm))
      (set-reg dst (tmp 5))
      (br bb_2)
      (label bb_1)
      (= (tmp 6) (sub (constant ? 32) (constant ? 0) SImm))
      (= (tmp 7) (ashr (constant ? 32) dst (tmp 6)))
      (= (tmp 8) (sext (constant ? 32) (tmp 7) (constant ? 40)))
      (set-reg dst (tmp 8))
      (br bb_2)
      (label bb_2)
      (= (tmp 9) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 10) (phi ((no-value . bb_3) ((tmp 9) . bb_4))))))
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (aliases (no-value (tmp 11)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code)))

(instruction
  mv_any32_r16++m
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (add (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (add (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11))))
  (pattern
    (constraints
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (add (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11)))))

(instruction
  shfta_a40_nimm7_a40
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 10) (tmp 11)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (icmp sgt (constant ? 40) SImm (constant ? 0)))
      (br (tmp 1) bb_3 bb_4)
      (label bb_3)
      (= (tmp 2) (shl (constant ? 32) (constant ? 1) SImm))
      (= (tmp 3) (satmul (constant ? 32) src (tmp 2)))
      (set-reg dst (tmp 3))
      (br bb_5)
      (label bb_4)
      (= (tmp 4) (icmp sgt (constant ? 32) SImm (constant ? 0)))
      (br (tmp 4) bb_0 bb_1)
      (label bb_0)
      (= (tmp 5) (shl (constant ? 32) src SImm))
      (set-reg dst (tmp 5))
      (br bb_2)
      (label bb_1)
      (= (tmp 6) (sub (constant ? 32) (constant ? 0) SImm))
      (= (tmp 7) (ashr (constant ? 32) src (tmp 6)))
      (= (tmp 8) (sext (constant ? 32) (tmp 7) (constant ? 40)))
      (set-reg dst (tmp 8))
      (br bb_2)
      (label bb_2)
      (= (tmp 9) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 10) (phi ((no-value . bb_3) ((tmp 9) . bb_4))))))
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 11)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code)))

(instruction
  mv_any32_r16--m
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (sub (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (sub (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11))))
  (pattern
    (constraints
      (allocate-in (tmp 10) (reg-flag m rN))
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))
      (= (tmp 11) (sub (constant ? 16) rN (tmp 10)))
      (set-reg rN (tmp 11)))))

(instruction
  shfta_a16_a16
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 14) (tmp 15)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? -16)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src (constant ? 16)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 16) . bb_0) (src . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -16) . bb_3) ((tmp 2) . bb_4))))
      (= (tmp 5) (icmp sgt (constant ? 16) (tmp 3) (constant ? 0)))
      (br (tmp 5) bb_9 bb_10)
      (label bb_9)
      (= (tmp 6) (shl (constant ? 16) (constant ? 1) (tmp 3)))
      (= (tmp 7) (satmul (constant ? 16) dst (tmp 6)))
      (set-reg dst (tmp 7))
      (br bb_11)
      (label bb_10)
      (= (tmp 8) (icmp sgt (constant ? 16) (tmp 3) (constant ? 0)))
      (br (tmp 8) bb_6 bb_7)
      (label bb_6)
      (= (tmp 9) (shl (constant ? 16) dst (tmp 3)))
      (set-reg dst (tmp 9))
      (br bb_8)
      (label bb_7)
      (= (tmp 10) (sub (constant ? 16) (constant ? 0) (tmp 3)))
      (= (tmp 11) (ashr (constant ? 16) dst (tmp 10)))
      (= (tmp 12) (sext (constant ? 16) (tmp 11) (constant ? 16)))
      (set-reg dst (tmp 12))
      (br bb_8)
      (label bb_8)
      (= (tmp 13) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 14) (phi ((no-value . bb_9) ((tmp 13) . bb_10))))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 15)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? -16)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src (constant ? 16)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 16) . bb_0) (src . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -16) . bb_3) ((tmp 2) . bb_4)))))))

(instruction
  mv_any32_r16-no-modifier
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 5))
      (= (tmp 7) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 8) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 7) (tmp 8)))))

(instruction
  mv_r16_any32++
  (pattern
    (constraints
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  minz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag ag dst)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 2) (icmp ult (constant ? 32) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 6) (constant ? 0)))))

(instruction
  shfta_a16_nimm6_a16
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 10) (tmp 11)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 1) bb_3 bb_4)
      (label bb_3)
      (= (tmp 2) (shl (constant ? 16) (constant ? 1) SImm))
      (= (tmp 3) (satmul (constant ? 16) src (tmp 2)))
      (set-reg dst (tmp 3))
      (br bb_5)
      (label bb_4)
      (= (tmp 4) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 4) bb_0 bb_1)
      (label bb_0)
      (= (tmp 5) (shl (constant ? 16) src SImm))
      (set-reg dst (tmp 5))
      (br bb_2)
      (label bb_1)
      (= (tmp 6) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 7) (ashr (constant ? 16) src (tmp 6)))
      (= (tmp 8) (sext (constant ? 16) (tmp 7) (constant ? 16)))
      (set-reg dst (tmp 8))
      (br bb_2)
      (label bb_2)
      (= (tmp 9) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 10) (phi ((no-value . bb_3) ((tmp 9) . bb_4))))))
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 11)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code)))

(instruction
  mv_r16_any32++Imm
  (pattern
    (constraints
      (immediate Imm ((1 . 15)))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (add (constant ? 16) rN Imm))
      (set-reg rN (tmp 5)))))

(instruction
  shfts_a40_nimm7_a40
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 11) (tmp 12)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (sext (constant ? 32) src (constant ? 40)))
      (= (tmp 2) (icmp sgt (constant ? 40) SImm (constant ? 0)))
      (br (tmp 2) bb_3 bb_4)
      (label bb_3)
      (= (tmp 3) (shl (constant ? 32) (constant ? 1) SImm))
      (= (tmp 4) (satmul (constant ? 32) (tmp 0) (tmp 3)))
      (set-reg dst (tmp 4))
      (br bb_5)
      (label bb_4)
      (= (tmp 5) (icmp sgt (constant ? 32) SImm (constant ? 0)))
      (br (tmp 5) bb_0 bb_1)
      (label bb_0)
      (= (tmp 6) (shl (constant ? 32) (tmp 0) SImm))
      (set-reg dst (tmp 6))
      (br bb_2)
      (label bb_1)
      (= (tmp 7) (sub (constant ? 32) (constant ? 0) SImm))
      (= (tmp 8) (ashr (constant ? 32) (tmp 0) (tmp 7)))
      (= (tmp 9) (sext (constant ? 32) (tmp 8) (constant ? 40)))
      (set-reg dst (tmp 9))
      (br bb_2)
      (label bb_2)
      (= (tmp 10) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 11) (phi ((no-value . bb_3) ((tmp 10) . bb_4))))))
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 12)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (sext (constant ? 32) src (constant ? 40))))))

(instruction
  mv_r16_any32++m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  macsu_nimm1_a40_a40_a80
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate align-mode ((0 . 0)))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 31) (tmp 30)))
      (allocate-in dst (a10 a32 a54 a76)))
    (code
      (= (tmp 28) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 29) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 30) (mul (constant ? 40) (tmp 28) (tmp 29)))
      (= (tmp 32) (add (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((0 . 0)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 27) (tmp 26) (tmp 31) (tmp 11)))
      (immediate align-mode ((1 . 1))))
    (code
      (= (tmp 8) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 9) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 10) (mul (constant ? 40) (tmp 8) (tmp 9)))
      (= (tmp 11) (shl (constant ? 40) (tmp 10) (constant ? 1)))
      (= (tmp 32) (add (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((1 . 3)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 27) (tmp 31) (tmp 5)))
      (immediate align-mode ((1 . 1))))
    (code
      (= (tmp 3) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (mul (constant ? 40) (tmp 3) (tmp 4)))
      (= (tmp 32) (add (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0)))))

(instruction
  negs_a40_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (satsub (constant ? 32) (constant ? 0) src))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (sub (constant ? 32) (constant ? 0) src))
      (set-reg dst (tmp 2)))))

(instruction
  shfts_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 15) (tmp 16)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? -40)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src2 (constant ? 40)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 40) . bb_0) (src2 . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -40) . bb_3) ((tmp 2) . bb_4))))
      (= (tmp 4) (sext (constant ? 32) src1 (constant ? 40)))
      (= (tmp 6) (icmp sgt (constant ? 40) (tmp 3) (constant ? 0)))
      (br (tmp 6) bb_9 bb_10)
      (label bb_9)
      (= (tmp 7) (shl (constant ? 32) (constant ? 1) (tmp 3)))
      (= (tmp 8) (satmul (constant ? 32) (tmp 4) (tmp 7)))
      (set-reg dst (tmp 8))
      (br bb_11)
      (label bb_10)
      (= (tmp 9) (icmp sgt (constant ? 32) (tmp 3) (constant ? 0)))
      (br (tmp 9) bb_6 bb_7)
      (label bb_6)
      (= (tmp 10) (shl (constant ? 32) (tmp 4) (tmp 3)))
      (set-reg dst (tmp 10))
      (br bb_8)
      (label bb_7)
      (= (tmp 11) (sub (constant ? 32) (constant ? 0) (tmp 3)))
      (= (tmp 12) (ashr (constant ? 32) (tmp 4) (tmp 11)))
      (= (tmp 13) (sext (constant ? 32) (tmp 12) (constant ? 40)))
      (set-reg dst (tmp 13))
      (br bb_8)
      (label bb_8)
      (= (tmp 14) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 15) (phi ((no-value . bb_9) ((tmp 14) . bb_10))))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases (no-value (tmp 16)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? -40)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src2 (constant ? 40)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 40) . bb_0) (src2 . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -40) . bb_3) ((tmp 2) . bb_4))))
      (= (tmp 4) (sext (constant ? 32) src1 (constant ? 40))))))

(instruction
  scale4_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 12) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 2) (ashr (constant ? 8) (tmp 1) (constant ? 1)))
      (set-reg (tmp 0) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 4) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 5) (ashr (constant ? 8) (tmp 4) (constant ? 1)))
      (set-reg (tmp 3) (tmp 5))
      (= (tmp 6) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 7) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 8) (ashr (constant ? 8) (tmp 7) (constant ? 1)))
      (set-reg (tmp 6) (tmp 8))
      (= (tmp 9) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 10) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 11) (ashr (constant ? 8) (tmp 10) (constant ? 1)))
      (set-reg (tmp 9) (tmp 11))
      (= (tmp 13) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 12) (tmp 13)))))

(instruction
  mv_r16_any32--
  (pattern
    (constraints
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  mod24
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag al (tmp 1))))
    (code
      (= (tmp 0) (reg-range (register a5) (constant ? 16) (constant ? 39)))
      (= (tmp 1) (reg-range (register a4) (constant ? 16) (constant ? 39)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (urem (tmp 1) (tmp 0)))
      (set-reg (tmp 1) (tmp 3)))))

(instruction
  mv_r16_any32--Imm
  (pattern
    (constraints
      (immediate Imm ((-15 . -1)))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (sub (constant ? 16) rN Imm))
      (set-reg rN (tmp 5)))))

(instruction
  massu_nimm1_a40_a40_a80
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate align-mode ((0 . 0)))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 31) (tmp 30)))
      (allocate-in dst (a10 a32 a54 a76)))
    (code
      (= (tmp 28) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 29) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 30) (mul (constant ? 40) (tmp 28) (tmp 29)))
      (= (tmp 32) (sub (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((0 . 0)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 27) (tmp 26) (tmp 31) (tmp 11)))
      (immediate align-mode ((1 . 1))))
    (code
      (= (tmp 8) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 9) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 10) (mul (constant ? 40) (tmp 8) (tmp 9)))
      (= (tmp 11) (shl (constant ? 40) (tmp 10) (constant ? 1)))
      (= (tmp 32) (sub (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag ap cuc ((1 . 3)))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a10 a32 a54 a76))
      (allocate-in (tmp 33) (reg-flag even-guard dst))
      (aliases ((tmp 27) (tmp 31) (tmp 5)))
      (immediate align-mode ((1 . 1))))
    (code
      (= (tmp 3) (zext (constant ? 16) src1 (constant ? 40)))
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (mul (constant ? 40) (tmp 3) (tmp 4)))
      (= (tmp 32) (sub (constant ? 40) dst (tmp 31)))
      (set-reg dst (tmp 32))
      (set-reg (tmp 33) (constant ? 0)))))

(instruction
  mv_r16_any32--m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 6) (sub (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  shftz_a40_nimm7_a40
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in (tmp 13) (reg-flag ag dst))
      (aliases (no-value (tmp 12)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (zext (constant ? 32) src (constant ? 40)))
      (set-reg (tmp 13) (constant ? 0))))
  (pattern
    (constraints
      (immediate SImm ((-32 . -1) (1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in (tmp 13) (reg-flag ag dst))
      (aliases ((tmp 11) (tmp 12)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (zext (constant ? 32) src (constant ? 40)))
      (= (tmp 2) (icmp sgt (constant ? 40) SImm (constant ? 0)))
      (br (tmp 2) bb_3 bb_4)
      (label bb_3)
      (= (tmp 3) (shl (constant ? 32) (constant ? 1) SImm))
      (= (tmp 4) (satmul (constant ? 32) (tmp 0) (tmp 3)))
      (set-reg dst (tmp 4))
      (br bb_5)
      (label bb_4)
      (= (tmp 5) (icmp sgt (constant ? 32) SImm (constant ? 0)))
      (br (tmp 5) bb_0 bb_1)
      (label bb_0)
      (= (tmp 6) (shl (constant ? 32) (tmp 0) SImm))
      (set-reg dst (tmp 6))
      (br bb_2)
      (label bb_1)
      (= (tmp 7) (sub (constant ? 32) (constant ? 0) SImm))
      (= (tmp 8) (ashr (constant ? 32) (tmp 0) (tmp 7)))
      (= (tmp 9) (sext (constant ? 32) (tmp 8) (constant ? 40)))
      (set-reg dst (tmp 9))
      (br bb_2)
      (label bb_2)
      (= (tmp 10) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 11) (phi ((no-value . bb_3) ((tmp 10) . bb_4))))
      (set-reg (tmp 13) (constant ? 0)))))

(instruction
  mv_r16_any32-no-modifier
  (pattern
    (constraints
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm rN))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4)))))

(instruction
  mv_ext32_ext32
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((1 . 1)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 12) (zext (constant ? 32) (tmp 4) (constant ? 40)))
      (set-reg dst (tmp 12))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((0 . 0)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 13) (sext (constant ? 32) (tmp 4) (constant ? 40)))
      (set-reg dst (tmp 13))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in dst (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (set-reg dst (tmp 4))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((1 . 1)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 12) (zext (constant ? 32) (tmp 4) (constant ? 40)))
      (set-reg dst (tmp 12))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((0 . 0)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 13) (sext (constant ? 32) (tmp 4) (constant ? 40)))
      (set-reg dst (tmp 13))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in dst (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (set-reg dst (tmp 4))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((1 . 1)))
      (allocate-in src (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 21) (zext (constant ? 32) src (constant ? 40)))
      (set-reg dst (tmp 21))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag u dst ((0 . 0)))
      (allocate-in src (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 22) (sext (constant ? 32) src (constant ? 40)))
      (set-reg dst (tmp 22))))
  (pattern
    (constraints
      (allocate-in dst (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc))
      (allocate-in src (dmref dmmask dmaddr dmpc dmpcl1 dmpcc0 dmpcc1 ppc msgnr msgsl dirqpc trcd psid dmsd dmpcl0 a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 brad0 brad1 brlen01 lpa cpa cdo cpo cdl cpl retpc pce bfn pref0 pref1 ipl01 isr0 isr1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (set-reg dst src))))

(instruction
  roli8_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag ag dst))
      (allocate-in (tmp 7) (reg-flag mi dst))
      (allocate-in (tmp 9) (reg-flag ms dst))
      (allocate-in (tmp 5) (reg-flag ac dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 13) (reg-flag op dst))
      (allocate-in (tmp 11) (reg-flag ls dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 8) (constant ? 31)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 23)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 3) (reg-range src2 (constant ? 8) (constant ? 15)))
      (set-reg (tmp 2) (tmp 3))
      (set-reg (tmp 4) (constant ? 0))
      (= (tmp 6) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 14) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 14) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 15) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 13) (tmp 15)))))

(instruction
  fldiv
  (pattern
    (constraints)
    (code
      (= (tmp 0) (fdiv (register a4) (register a5)))
      (set-reg (register a4) (tmp 0)))))

(instruction
  rori8_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag ag dst))
      (allocate-in (tmp 7) (reg-flag mi dst))
      (allocate-in (tmp 9) (reg-flag ms dst))
      (allocate-in (tmp 5) (reg-flag ac dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 13) (reg-flag op dst))
      (allocate-in (tmp 11) (reg-flag ls dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 23)))
      (= (tmp 1) (reg-range src1 (constant ? 8) (constant ? 31)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 7)))
      (set-reg (tmp 2) (tmp 3))
      (set-reg (tmp 4) (constant ? 0))
      (= (tmp 6) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 14) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 14) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 15) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 13) (tmp 15)))))

(instruction
  flsqr
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ls (register a4)))
      (allocate-in (tmp 1) (reg-flag ms (register a4))))
    (code
      (= (tmp 0) (sqrt (register a4)))
      (set-reg (register a4) (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (set-reg (tmp 2) (constant ? 0)))))

(instruction
  shfta2_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 28) (reg-flag a dst))
      (aliases ((tmp 27) (tmp 26)) ((tmp 12) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (icmp sgt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 3) bb_3 bb_4)
      (label bb_3)
      (= (tmp 4) (shl (constant ? 16) (constant ? 1) src2))
      (= (tmp 5) (satmul (constant ? 16) (tmp 1) (tmp 4)))
      (set-reg (tmp 0) (tmp 5))
      (br bb_5)
      (label bb_4)
      (= (tmp 6) (icmp sgt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 6) bb_0 bb_1)
      (label bb_0)
      (= (tmp 7) (shl (constant ? 16) (tmp 1) src2))
      (set-reg (tmp 0) (tmp 7))
      (br bb_2)
      (label bb_1)
      (= (tmp 8) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 9) (ashr (constant ? 16) (tmp 1) (tmp 8)))
      (= (tmp 10) (sext (constant ? 16) (tmp 9) (constant ? 16)))
      (set-reg (tmp 0) (tmp 10))
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 12) (phi ((no-value . bb_3) ((tmp 11) . bb_4))))
      (= (tmp 14) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 17) (icmp sgt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 17) bb_9 bb_10)
      (label bb_9)
      (= (tmp 18) (shl (constant ? 16) (constant ? 1) src2))
      (= (tmp 19) (satmul (constant ? 16) (tmp 15) (tmp 18)))
      (set-reg (tmp 14) (tmp 19))
      (br bb_11)
      (label bb_10)
      (= (tmp 20) (icmp sgt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 20) bb_6 bb_7)
      (label bb_6)
      (= (tmp 21) (shl (constant ? 16) (tmp 15) src2))
      (set-reg (tmp 14) (tmp 21))
      (br bb_8)
      (label bb_7)
      (= (tmp 22) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 23) (ashr (constant ? 16) (tmp 15) (tmp 22)))
      (= (tmp 24) (sext (constant ? 16) (tmp 23) (constant ? 16)))
      (set-reg (tmp 14) (tmp 24))
      (br bb_8)
      (label bb_8)
      (= (tmp 25) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 26) (phi ((no-value . bb_9) ((tmp 25) . bb_10))))
      (= (tmp 29) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 28) (tmp 29))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 28) (reg-flag a dst))
      (aliases (no-value (tmp 27) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 14) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 29) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 28) (tmp 29)))))

(instruction
  abs_a40_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases ((tmp 2) (tmp 5)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (icmp slt (constant ? 32) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 32) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (set-reg dst (tmp 5))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 4) (tmp 5)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (icmp slt (constant ? 32) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 32) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (= (tmp 4) (satadd (constant ? 32) (tmp 2) (constant ? 0)))
      (set-reg dst (tmp 5)))))

(instruction
  roli16_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag ag dst))
      (allocate-in (tmp 7) (reg-flag mi dst))
      (allocate-in (tmp 9) (reg-flag ms dst))
      (allocate-in (tmp 5) (reg-flag ac dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 13) (reg-flag op dst))
      (allocate-in (tmp 11) (reg-flag ls dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 15)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 15)))
      (set-reg (tmp 2) (tmp 3))
      (set-reg (tmp 4) (constant ? 0))
      (= (tmp 6) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 14) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 14) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 15) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 13) (tmp 15)))))

(instruction
  shfta2_a40_nimm6_a40
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (allocate-in (tmp 28) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 27) (tmp 26)) ((tmp 12) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 3) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 3) bb_3 bb_4)
      (label bb_3)
      (= (tmp 4) (shl (constant ? 16) (constant ? 1) SImm))
      (= (tmp 5) (satmul (constant ? 16) (tmp 1) (tmp 4)))
      (set-reg (tmp 0) (tmp 5))
      (br bb_5)
      (label bb_4)
      (= (tmp 6) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 6) bb_0 bb_1)
      (label bb_0)
      (= (tmp 7) (shl (constant ? 16) (tmp 1) SImm))
      (set-reg (tmp 0) (tmp 7))
      (br bb_2)
      (label bb_1)
      (= (tmp 8) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 9) (ashr (constant ? 16) (tmp 1) (tmp 8)))
      (= (tmp 10) (sext (constant ? 16) (tmp 9) (constant ? 16)))
      (set-reg (tmp 0) (tmp 10))
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 12) (phi ((no-value . bb_3) ((tmp 11) . bb_4))))
      (= (tmp 14) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 17) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 17) bb_9 bb_10)
      (label bb_9)
      (= (tmp 18) (shl (constant ? 16) (constant ? 1) SImm))
      (= (tmp 19) (satmul (constant ? 16) (tmp 15) (tmp 18)))
      (set-reg (tmp 14) (tmp 19))
      (br bb_11)
      (label bb_10)
      (= (tmp 20) (icmp sgt (constant ? 16) SImm (constant ? 0)))
      (br (tmp 20) bb_6 bb_7)
      (label bb_6)
      (= (tmp 21) (shl (constant ? 16) (tmp 15) SImm))
      (set-reg (tmp 14) (tmp 21))
      (br bb_8)
      (label bb_7)
      (= (tmp 22) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 23) (ashr (constant ? 16) (tmp 15) (tmp 22)))
      (= (tmp 24) (sext (constant ? 16) (tmp 23) (constant ? 16)))
      (set-reg (tmp 14) (tmp 24))
      (br bb_8)
      (label bb_8)
      (= (tmp 25) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 26) (phi ((no-value . bb_9) ((tmp 25) . bb_10))))
      (= (tmp 29) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 28) (tmp 29))))
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (allocate-in (tmp 28) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 27) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 14) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 29) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 28) (tmp 29)))))

(instruction
  lcallr_addr
  (pattern
    (constraints
      (rel-address addr -524288 524287))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (= (tmp 2) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 2))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 1)))))

(instruction
  abss_a40_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases ((tmp 2) (tmp 5)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (icmp slt (constant ? 32) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 32) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (set-reg dst (tmp 5))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 4) (tmp 5)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (icmp slt (constant ? 32) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 32) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (= (tmp 4) (satadd (constant ? 32) (tmp 2) (constant ? 0)))
      (set-reg dst (tmp 5)))))

(instruction
  cfixs_a40_a16h_a16h
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (fptosi (constant ? 32) src1 (constant ? 16)))
      (set-reg dst (tmp 0)))))

(instruction
  abs_a16_a16
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in (tmp 6) (reg-flag ag dst))
      (aliases ((tmp 4) (tmp 5)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 16) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (= (tmp 4) (satadd (constant ? 16) (tmp 2) (constant ? 0)))
      (set-reg dst (tmp 5))
      (set-reg (tmp 6) (constant ? 0))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 4) (tmp 5)))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 16) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (= (tmp 4) (satadd (constant ? 16) (tmp 2) (constant ? 0)))
      (set-reg dst (tmp 5))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in (tmp 6) (reg-flag ag dst))
      (aliases ((tmp 2) (tmp 5)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 16) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (set-reg dst (tmp 5))
      (set-reg (tmp 6) (constant ? 0))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases ((tmp 2) (tmp 5)))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (sub (constant ? 16) (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (set-reg dst (tmp 5)))))

(instruction
  rori16_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag ag dst))
      (allocate-in (tmp 7) (reg-flag mi dst))
      (allocate-in (tmp 9) (reg-flag ms dst))
      (allocate-in (tmp 5) (reg-flag ac dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 13) (reg-flag op dst))
      (allocate-in (tmp 11) (reg-flag ls dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src1 (constant ? 16) (constant ? 31)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 15)))
      (set-reg (tmp 2) (tmp 3))
      (set-reg (tmp 4) (constant ? 0))
      (= (tmp 6) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 14) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 14) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 15) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 13) (tmp 15)))))

(instruction
  abs_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases ((tmp 3) (tmp 6)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (icmp slt (constant ? 16) (tmp 0) (constant ? 0)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (sub (constant ? 16) (constant ? 0) (tmp 0)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg dst (tmp 6))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 5) (tmp 6)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (icmp slt (constant ? 16) (tmp 0) (constant ? 0)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (sub (constant ? 16) (constant ? 0) (tmp 0)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (= (tmp 5) (satadd (constant ? 16) (tmp 3) (constant ? 0)))
      (set-reg dst (tmp 6)))))

(instruction
  fcallr_addr
  (pattern
    (constraints
      (rel-address addr -1073741824 1073741823))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (= (tmp 2) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 2))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 1)))))

(instruction
  absh_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases ((tmp 4) (tmp 7)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (shl (constant ? 40) (tmp 0) (constant ? 16)))
      (= (tmp 2) (icmp slt (constant ? 16) (tmp 1) (constant ? 0)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) (tmp 1)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi (((tmp 3) . bb_0) ((tmp 1) . bb_1))))
      (set-reg dst (tmp 7))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 6) (tmp 7)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (shl (constant ? 40) (tmp 0) (constant ? 16)))
      (= (tmp 2) (icmp slt (constant ? 16) (tmp 1) (constant ? 0)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) (tmp 1)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi (((tmp 3) . bb_0) ((tmp 1) . bb_1))))
      (= (tmp 6) (satadd (constant ? 16) (tmp 4) (constant ? 0)))
      (set-reg dst (tmp 7)))))

(instruction
  fcallr_addr_alias
  (pattern
    (constraints
      (rel-address addr -1073741824 1073741823))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (= (tmp 2) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 2))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 1)))))

(instruction
  callr_acc
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (add (size pc) (register pc) aN))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (= (tmp 2) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 2))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 1)))))

(instruction
  shftz_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 16)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 17) (reg-flag ag dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? -40)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src2 (constant ? 40)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 40) . bb_0) (src2 . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -40) . bb_3) ((tmp 2) . bb_4))))
      (= (tmp 4) (zext (constant ? 32) src1 (constant ? 40)))
      (set-reg (tmp 17) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 15) (tmp 16)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 17) (reg-flag ag dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? -40)))
      (br (tmp 0) bb_3 bb_4)
      (label bb_3)
      (br bb_5)
      (label bb_4)
      (= (tmp 1) (icmp sgt (constant ? 16) src2 (constant ? 40)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((constant ? 40) . bb_0) (src2 . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 3) (phi (((constant ? -40) . bb_3) ((tmp 2) . bb_4))))
      (= (tmp 4) (zext (constant ? 32) src1 (constant ? 40)))
      (= (tmp 6) (icmp sgt (constant ? 40) (tmp 3) (constant ? 0)))
      (br (tmp 6) bb_9 bb_10)
      (label bb_9)
      (= (tmp 7) (shl (constant ? 32) (constant ? 1) (tmp 3)))
      (= (tmp 8) (satmul (constant ? 32) (tmp 4) (tmp 7)))
      (set-reg dst (tmp 8))
      (br bb_11)
      (label bb_10)
      (= (tmp 9) (icmp sgt (constant ? 32) (tmp 3) (constant ? 0)))
      (br (tmp 9) bb_6 bb_7)
      (label bb_6)
      (= (tmp 10) (shl (constant ? 32) (tmp 4) (tmp 3)))
      (set-reg dst (tmp 10))
      (br bb_8)
      (label bb_7)
      (= (tmp 11) (sub (constant ? 32) (constant ? 0) (tmp 3)))
      (= (tmp 12) (ashr (constant ? 32) (tmp 4) (tmp 11)))
      (= (tmp 13) (sext (constant ? 32) (tmp 12) (constant ? 40)))
      (set-reg dst (tmp 13))
      (br bb_8)
      (label bb_8)
      (= (tmp 14) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 15) (phi ((no-value . bb_9) ((tmp 14) . bb_10))))
      (set-reg (tmp 17) (constant ? 0)))))

(instruction
  cfixt_a40_a16h
  (pattern
    (constraints
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fptosi (constant ? 32) src (constant ? 16)))
      (set-reg dst (tmp 0)))))

(instruction
  fladd_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fadd src1 src2))
      (set-reg dst (tmp 0)))))

(instruction
  lcalla_addr
  (pattern
    (constraints
      (abs-address addr 0 1048575))
    (code)))

(instruction
  lcalla_addr_alias
  (pattern
    (constraints
      (abs-address addr 0 1048575))
    (code)))

(instruction
  fcalla_addr
  (pattern
    (constraints
      (abs-address addr 0 2147483647))
    (code)))

(instruction
  fcalla_addr_alias
  (pattern
    (constraints
      (abs-address addr 0 2147483647))
    (code)))

(instruction
  add_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satadd (constant ? 32) src1 src2))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (add (constant ? 40) src1 src2))
      (set-reg dst (tmp 2)))))

(instruction
  flmin_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fcmp olt (constant ? 32) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi ((src1 . bb_0) (src2 . bb_1))))
      (set-reg dst (tmp 1)))))

(instruction
  sqr32
  (pattern
    (constraints
      (allocate-in (tmp 1) (reg-flag ag (tmp 0))))
    (code
      (= (tmp 0) (reg-range (register a4) (constant ? 0) (constant ? 31)))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 2) (usqrt (tmp 0)))
      (set-reg (tmp 0) (tmp 2)))))

(instruction
  lbrr_offset
  (pattern
    (constraints
      (rel-address addr -524288 524287))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (set-reg (register pc) (tmp 1)))))

(instruction
  adda_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (add (constant ? 40) src1 src2))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (satadd (constant ? 40) src1 src2))
      (set-reg dst (tmp 2)))))

(instruction
  flmax_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fcmp ogt (constant ? 32) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi ((src1 . bb_0) (src2 . bb_1))))
      (set-reg dst (tmp 1)))))

(instruction
  flmpy_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fmul (constant ? 32) src1 src2))
      (set-reg dst (tmp 0)))))

(instruction
  add_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (satadd (constant ? 32) (tmp 1) dst))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 3) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 4) (add (constant ? 40) (tmp 3) dst))
      (set-reg dst (tmp 4)))))

(instruction
  flabs_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fcmp olt (constant ? 32) src (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (fsub (constant ? 0) src))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 2) (phi (((tmp 1) . bb_0) (src . bb_1))))
      (set-reg dst (tmp 2)))))

(instruction
  sub_nimm5_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 2) (satsub (constant ? 32) dst (tmp 1)))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 3) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 4) (sub (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  lcallr_addr_alias
  (pattern
    (constraints
      (rel-address addr -524288 524287))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (= (tmp 2) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 2))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 1)))))

(instruction
  fbrr_offset
  (pattern
    (constraints
      (rel-address addr -1073741824 1073741823))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (set-reg (register pc) (tmp 1)))))

(instruction
  flneg_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fsub (constant ? 0) src))
      (set-reg dst (tmp 0)))))

(instruction
  add_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (satadd (constant ? 32) (tmp 1) src1))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 3) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 4) (add (constant ? 40) (tmp 3) src1))
      (set-reg dst (tmp 4)))))

(instruction
  subh_nimm5_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) dst (tmp 2)))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 40) dst (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  fbrr_offset_alias
  (pattern
    (constraints
      (rel-address addr -1073741824 1073741823))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (set-reg (register pc) (tmp 1)))))

(instruction
  and_a40_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (bit_and (constant ? 40) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  addh_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) dst))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 4) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) dst))
      (set-reg dst (tmp 6)))))

(instruction
  brr_offset_acc
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (add (size pc) (register pc) aN))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (set-reg (register pc) (tmp 1)))))

(instruction
  sub_nimm16_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 2) (satsub (constant ? 32) dst (tmp 1)))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 3) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 4) (sub (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  shfta4_a40_nimm5_a40
  (pattern
    (constraints
      (immediate SImm ((-8 . -1) (1 . 8)))
      (reg-flag sa (register cuc) ((1 . 1)))
      (aliases ((tmp 55) (tmp 54)) ((tmp 41) (tmp 40)) ((tmp 27) (tmp 26)) ((tmp 12) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 56) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 3) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 3) bb_3 bb_4)
      (label bb_3)
      (= (tmp 4) (shl (constant ? 8) (constant ? 1) SImm))
      (= (tmp 5) (satmul (constant ? 8) (tmp 1) (tmp 4)))
      (set-reg (tmp 0) (tmp 5))
      (br bb_5)
      (label bb_4)
      (= (tmp 6) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 6) bb_0 bb_1)
      (label bb_0)
      (= (tmp 7) (shl (constant ? 8) (tmp 1) SImm))
      (set-reg (tmp 0) (tmp 7))
      (br bb_2)
      (label bb_1)
      (= (tmp 8) (sub (constant ? 8) (constant ? 0) SImm))
      (= (tmp 9) (ashr (constant ? 8) (tmp 1) (tmp 8)))
      (= (tmp 10) (sext (constant ? 8) (tmp 9) (constant ? 8)))
      (set-reg (tmp 0) (tmp 10))
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 12) (phi ((no-value . bb_3) ((tmp 11) . bb_4))))
      (= (tmp 14) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 17) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 17) bb_9 bb_10)
      (label bb_9)
      (= (tmp 18) (shl (constant ? 8) (constant ? 1) SImm))
      (= (tmp 19) (satmul (constant ? 8) (tmp 15) (tmp 18)))
      (set-reg (tmp 14) (tmp 19))
      (br bb_11)
      (label bb_10)
      (= (tmp 20) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 20) bb_6 bb_7)
      (label bb_6)
      (= (tmp 21) (shl (constant ? 8) (tmp 15) SImm))
      (set-reg (tmp 14) (tmp 21))
      (br bb_8)
      (label bb_7)
      (= (tmp 22) (sub (constant ? 8) (constant ? 0) SImm))
      (= (tmp 23) (ashr (constant ? 8) (tmp 15) (tmp 22)))
      (= (tmp 24) (sext (constant ? 8) (tmp 23) (constant ? 8)))
      (set-reg (tmp 14) (tmp 24))
      (br bb_8)
      (label bb_8)
      (= (tmp 25) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 26) (phi ((no-value . bb_9) ((tmp 25) . bb_10))))
      (= (tmp 28) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 29) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 31) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 31) bb_15 bb_16)
      (label bb_15)
      (= (tmp 32) (shl (constant ? 8) (constant ? 1) SImm))
      (= (tmp 33) (satmul (constant ? 8) (tmp 29) (tmp 32)))
      (set-reg (tmp 28) (tmp 33))
      (br bb_17)
      (label bb_16)
      (= (tmp 34) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 34) bb_12 bb_13)
      (label bb_12)
      (= (tmp 35) (shl (constant ? 8) (tmp 29) SImm))
      (set-reg (tmp 28) (tmp 35))
      (br bb_14)
      (label bb_13)
      (= (tmp 36) (sub (constant ? 8) (constant ? 0) SImm))
      (= (tmp 37) (ashr (constant ? 8) (tmp 29) (tmp 36)))
      (= (tmp 38) (sext (constant ? 8) (tmp 37) (constant ? 8)))
      (set-reg (tmp 28) (tmp 38))
      (br bb_14)
      (label bb_14)
      (= (tmp 39) (phi ((no-value . bb_12) (no-value . bb_13))))
      (br bb_17)
      (label bb_17)
      (= (tmp 40) (phi ((no-value . bb_15) ((tmp 39) . bb_16))))
      (= (tmp 42) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 43) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 45) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 45) bb_21 bb_22)
      (label bb_21)
      (= (tmp 46) (shl (constant ? 8) (constant ? 1) SImm))
      (= (tmp 47) (satmul (constant ? 8) (tmp 43) (tmp 46)))
      (set-reg (tmp 42) (tmp 47))
      (br bb_23)
      (label bb_22)
      (= (tmp 48) (icmp sgt (constant ? 8) SImm (constant ? 0)))
      (br (tmp 48) bb_18 bb_19)
      (label bb_18)
      (= (tmp 49) (shl (constant ? 8) (tmp 43) SImm))
      (set-reg (tmp 42) (tmp 49))
      (br bb_20)
      (label bb_19)
      (= (tmp 50) (sub (constant ? 8) (constant ? 0) SImm))
      (= (tmp 51) (ashr (constant ? 8) (tmp 43) (tmp 50)))
      (= (tmp 52) (sext (constant ? 8) (tmp 51) (constant ? 8)))
      (set-reg (tmp 42) (tmp 52))
      (br bb_20)
      (label bb_20)
      (= (tmp 53) (phi ((no-value . bb_18) (no-value . bb_19))))
      (br bb_23)
      (label bb_23)
      (= (tmp 54) (phi ((no-value . bb_21) ((tmp 53) . bb_22))))
      (= (tmp 57) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 56) (tmp 57))))
  (pattern
    (constraints
      (immediate SImm ((-8 . -1) (1 . 8)))
      (reg-flag sa (register cuc) ((0 . 0)))
      (aliases (no-value (tmp 27) (tmp 41) (tmp 55) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 56) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 14) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 28) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 29) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 42) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 43) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 57) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 56) (tmp 57)))))

(instruction
  andnot_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 40) src2))
      (= (tmp 1) (bit_and (constant ? 40) src1 (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  addh_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) src1))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) src1))
      (set-reg dst (tmp 6)))))

(instruction
  subh_nimm16_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) dst (tmp 2)))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 40) dst (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  lbra_offset
  (pattern
    (constraints
      (abs-address addr 0 1048575))
    (code
      (set-reg (register pc) addr))))

(instruction
  lbra_offset_alias
  (pattern
    (constraints
      (abs-address addr 0 1048575))
    (code
      (set-reg (register pc) addr))))

(instruction
  fbra_offset
  (pattern
    (constraints
      (abs-address addr 0 2147483647))
    (code
      (set-reg (register pc) addr))))

(instruction
  fbra_offset_alias
  (pattern
    (constraints
      (abs-address addr 0 2147483647))
    (code
      (set-reg (register pc) addr))))

(instruction
  bra_accumulator
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (urem aN (size pc)))
      (set-reg (register pc) (tmp 0)))))

(instruction
  flsub_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (fsub src1 src2))
      (set-reg dst (tmp 0)))))

(instruction
  calla_acc
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (urem aN (size pc)))
      (= (tmp 1) (sub (size sp) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 1))
      (store (constant ? 23) ldm (register sp) (register retpc))
      (set-reg (register retpc) (register pc))
      (set-reg (register pc) (tmp 0)))))

(instruction
  add_nimm5_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) dst))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) dst))
      (set-reg dst (tmp 6)))))

(instruction
  rets
  (pattern
    (constraints)
    (code
      (set-reg (register pc) (register retpc))
      (= (tmp 0) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg (register retpc) (tmp 0))
      (= (tmp 1) (add (size sp) (register sp) (constant ? 1)))
      (set-reg (register sp) (tmp 1)))))

(instruction
  reti
  (pattern
    (constraints)
    (code
      (set-reg (register pc) (register retpc))
      (= (tmp 0) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg (register retpc) (tmp 0))
      (= (tmp 1) (add (size sp) (register sp) (constant ? 1)))
      (set-reg (register sp) (tmp 1))
      (set-reg (register isb) (constant ? 1)))))

(instruction
  e_int
  (pattern
    (constraints)
    (code
      (set-reg (register isb) (constant ? 1)))))

(instruction
  d_int
  (pattern
    (constraints)
    (code
      (set-reg (register isb) (constant ? 0)))))

(instruction
  aload_reg
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 8))
      (= (tmp 4) (load-mem (constant ? 32) cm (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  suba_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satsub (constant ? 40) src1 src2))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (sub (constant ? 40) src1 src2))
      (set-reg dst (tmp 2)))))

(instruction
  sub_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (satsub (constant ? 32) src1 (tmp 1)))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 3) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 4) (sub (constant ? 40) src1 (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  addh_nimm5_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) dst))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 32)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 8) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) dst))
      (set-reg dst (tmp 6)))))

(instruction
  and_a16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 1) (reg-flag ac dst)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  lbrr_offset_alias
  (pattern
    (constraints
      (rel-address addr -524288 524287))
    (code
      (= (tmp 0) (add (size pc) (register pc) addr))
      (= (tmp 1) (urem (tmp 0) (size pc)))
      (set-reg (register pc) (tmp 1)))))

(instruction
  aload_acc
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 9))
      (= (tmp 4) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 5) (load-mem (constant ? 32) cm (tmp 3)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 6) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 7) (add (constant ? 32) (tmp 3) (constant ? 1)))
      (= (tmp 8) (load-mem (constant ? 32) cm (tmp 7)))
      (set-reg (tmp 6) (tmp 8)))))

(instruction
  subh_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) dst (tmp 2)))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 4) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 40) dst (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  shfta4_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 55) (tmp 54)) ((tmp 41) (tmp 40)) ((tmp 27) (tmp 26)) ((tmp 12) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 56) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 3) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 3) bb_3 bb_4)
      (label bb_3)
      (= (tmp 4) (shl (constant ? 8) (constant ? 1) src2))
      (= (tmp 5) (satmul (constant ? 8) (tmp 1) (tmp 4)))
      (set-reg (tmp 0) (tmp 5))
      (br bb_5)
      (label bb_4)
      (= (tmp 6) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 6) bb_0 bb_1)
      (label bb_0)
      (= (tmp 7) (shl (constant ? 8) (tmp 1) src2))
      (set-reg (tmp 0) (tmp 7))
      (br bb_2)
      (label bb_1)
      (= (tmp 8) (sub (constant ? 8) (constant ? 0) src2))
      (= (tmp 9) (ashr (constant ? 8) (tmp 1) (tmp 8)))
      (= (tmp 10) (sext (constant ? 8) (tmp 9) (constant ? 8)))
      (set-reg (tmp 0) (tmp 10))
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi ((no-value . bb_0) (no-value . bb_1))))
      (br bb_5)
      (label bb_5)
      (= (tmp 12) (phi ((no-value . bb_3) ((tmp 11) . bb_4))))
      (= (tmp 14) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 17) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 17) bb_9 bb_10)
      (label bb_9)
      (= (tmp 18) (shl (constant ? 8) (constant ? 1) src2))
      (= (tmp 19) (satmul (constant ? 8) (tmp 15) (tmp 18)))
      (set-reg (tmp 14) (tmp 19))
      (br bb_11)
      (label bb_10)
      (= (tmp 20) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 20) bb_6 bb_7)
      (label bb_6)
      (= (tmp 21) (shl (constant ? 8) (tmp 15) src2))
      (set-reg (tmp 14) (tmp 21))
      (br bb_8)
      (label bb_7)
      (= (tmp 22) (sub (constant ? 8) (constant ? 0) src2))
      (= (tmp 23) (ashr (constant ? 8) (tmp 15) (tmp 22)))
      (= (tmp 24) (sext (constant ? 8) (tmp 23) (constant ? 8)))
      (set-reg (tmp 14) (tmp 24))
      (br bb_8)
      (label bb_8)
      (= (tmp 25) (phi ((no-value . bb_6) (no-value . bb_7))))
      (br bb_11)
      (label bb_11)
      (= (tmp 26) (phi ((no-value . bb_9) ((tmp 25) . bb_10))))
      (= (tmp 28) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 29) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 31) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 31) bb_15 bb_16)
      (label bb_15)
      (= (tmp 32) (shl (constant ? 8) (constant ? 1) src2))
      (= (tmp 33) (satmul (constant ? 8) (tmp 29) (tmp 32)))
      (set-reg (tmp 28) (tmp 33))
      (br bb_17)
      (label bb_16)
      (= (tmp 34) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 34) bb_12 bb_13)
      (label bb_12)
      (= (tmp 35) (shl (constant ? 8) (tmp 29) src2))
      (set-reg (tmp 28) (tmp 35))
      (br bb_14)
      (label bb_13)
      (= (tmp 36) (sub (constant ? 8) (constant ? 0) src2))
      (= (tmp 37) (ashr (constant ? 8) (tmp 29) (tmp 36)))
      (= (tmp 38) (sext (constant ? 8) (tmp 37) (constant ? 8)))
      (set-reg (tmp 28) (tmp 38))
      (br bb_14)
      (label bb_14)
      (= (tmp 39) (phi ((no-value . bb_12) (no-value . bb_13))))
      (br bb_17)
      (label bb_17)
      (= (tmp 40) (phi ((no-value . bb_15) ((tmp 39) . bb_16))))
      (= (tmp 42) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 43) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 45) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 45) bb_21 bb_22)
      (label bb_21)
      (= (tmp 46) (shl (constant ? 8) (constant ? 1) src2))
      (= (tmp 47) (satmul (constant ? 8) (tmp 43) (tmp 46)))
      (set-reg (tmp 42) (tmp 47))
      (br bb_23)
      (label bb_22)
      (= (tmp 48) (icmp sgt (constant ? 8) src2 (constant ? 0)))
      (br (tmp 48) bb_18 bb_19)
      (label bb_18)
      (= (tmp 49) (shl (constant ? 8) (tmp 43) src2))
      (set-reg (tmp 42) (tmp 49))
      (br bb_20)
      (label bb_19)
      (= (tmp 50) (sub (constant ? 8) (constant ? 0) src2))
      (= (tmp 51) (ashr (constant ? 8) (tmp 43) (tmp 50)))
      (= (tmp 52) (sext (constant ? 8) (tmp 51) (constant ? 8)))
      (set-reg (tmp 42) (tmp 52))
      (br bb_20)
      (label bb_20)
      (= (tmp 53) (phi ((no-value . bb_18) (no-value . bb_19))))
      (br bb_23)
      (label bb_23)
      (= (tmp 54) (phi ((no-value . bb_21) ((tmp 53) . bb_22))))
      (= (tmp 57) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 56) (tmp 57))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases (no-value (tmp 27) (tmp 41) (tmp 55) (tmp 13)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 56) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 14) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 28) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 29) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 42) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 43) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 57) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 56) (tmp 57)))))

(instruction
  and_a16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 1) (reg-flag ac dst)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  add_nimm16_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) dst))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) dst))
      (set-reg dst (tmp 6)))))

(instruction
  andz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12))))
  (pattern
    (constraints
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in (tmp 1) (reg-flag ag dst))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) src1 src2))
      (set-reg dst (tmp 0))
      (set-reg (tmp 1) (constant ? 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  subh_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) src1 (tmp 2)))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 40) src1 (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  andz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_and (constant ? 32) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  pref16
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 12))
      (= (tmp 4) (load-mem (constant ? 16) cm (tmp 3)))
      (set-reg (register pref0l) (tmp 4)))))

(instruction
  and_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac (tmp 0)))
      (allocate-in (tmp 4) (reg-flag mi (tmp 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op (tmp 0)))
      (allocate-in (tmp 8) (reg-flag ls (tmp 0)))
      (allocate-in (tmp 6) (reg-flag ms (tmp 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_and (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range (tmp 0) (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  add2_a40_a40_a40h
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ah src2))
      (allocate-in (tmp 1) (reg-flag ah src1))
      (allocate-in (tmp 5) (reg-flag al src1))
      (allocate-in (tmp 4) (reg-flag al dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag al src2))
      (allocate-in (tmp 8) (reg-flag a dst))
      (allocate-in (tmp 0) (reg-flag ah dst))
      (allocate-in dst (a4 a5 a6 a7)))
    (code
      (= (tmp 3) (satadd (constant ? 16) (tmp 1) (tmp 2)))
      (set-reg (tmp 0) (tmp 3))
      (= (tmp 7) (satadd (constant ? 16) (tmp 5) (tmp 6)))
      (set-reg (tmp 4) (tmp 7))
      (= (tmp 9) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 8) (tmp 9)))))

(instruction
  pref32
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 13))
      (= (tmp 4) (load-mem (constant ? 16) cm (tmp 3)))
      (set-reg (register pref0h) (tmp 4))
      (= (tmp 5) (add (constant ? 32) (tmp 3) (constant ? 1)))
      (= (tmp 6) (load-mem (constant ? 16) cm (tmp 5)))
      (set-reg (register pref0l) (tmp 6)))))

(instruction
  and_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac (tmp 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi (tmp 0)))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls (tmp 0)))
      (allocate-in (tmp 6) (reg-flag ms (tmp 0)))
      (allocate-in (tmp 10) (reg-flag op (tmp 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_and (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range (tmp 0) (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  andh_nimm16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac (tmp 0)))
      (allocate-in (tmp 4) (reg-flag mi (tmp 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 10) (reg-flag op (tmp 0)))
      (allocate-in (tmp 8) (reg-flag ls (tmp 0)))
      (allocate-in (tmp 6) (reg-flag ms (tmp 0))))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_and (constant ? 16) (tmp 0) UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range (tmp 0) (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  sub_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satsub (constant ? 32) src1 src2))
      (set-reg dst (tmp 1))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (sub (constant ? 40) src1 src2))
      (set-reg dst (tmp 2)))))

(instruction
  sub_a16_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (satsub (constant ? 32) dst (tmp 1)))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 3) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 4) (sub (constant ? 40) dst (tmp 3)))
      (set-reg dst (tmp 4)))))

(instruction
  andh_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_and (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  sat_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (satadd (constant ? 32) (constant ? 0) src))
      (set-reg dst (tmp 0)))))

(instruction
  pref48
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 14))
      (= (tmp 4) (load-mem (constant ? 16) cm (tmp 3)))
      (set-reg (register pref1l) (tmp 4))
      (= (tmp 5) (add (constant ? 32) (tmp 3) (constant ? 1)))
      (= (tmp 6) (load-mem (constant ? 16) cm (tmp 5)))
      (set-reg (register pref0h) (tmp 6))
      (= (tmp 7) (add (constant ? 32) (tmp 3) (constant ? 2)))
      (= (tmp 8) (load-mem (constant ? 16) cm (tmp 7)))
      (set-reg (register pref0l) (tmp 8)))))

(instruction
  and_nimm16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  sub2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 12) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 15) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 4) (satsub (tmp 1) (tmp 2) (tmp 3)))
      (= (tmp 5) (reg-range dst (constant ? 0) (constant ? 15)))
      (set-reg (tmp 5) (tmp 4))
      (= (tmp 6) (- (constant ? 31) (constant ? 16)))
      (= (tmp 7) (+ (constant ? 1) (tmp 6)))
      (= (tmp 8) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 9) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 10) (satsub (tmp 7) (tmp 8) (tmp 9)))
      (= (tmp 11) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 11) (tmp 10))
      (= (tmp 13) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 12) (tmp 13)))))

(instruction
  and_nimm16_a16_high
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (immediate UImm ((0 . 65535)))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (bit_and (constant ? 16) dst UImm))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  subscale2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 18) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (- (constant ? 15) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 15) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 6) (sub (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (sdiv (tmp 6) (constant ? 2)))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 15)))
      (set-reg (tmp 8) (tmp 7))
      (= (tmp 9) (- (constant ? 31) (constant ? 16)))
      (= (tmp 10) (+ (constant ? 1) (tmp 9)))
      (= (tmp 11) (- (constant ? 31) (constant ? 16)))
      (= (tmp 12) (+ (constant ? 1) (tmp 11)))
      (= (tmp 13) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 14) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 15) (sub (tmp 12) (tmp 13) (tmp 14)))
      (= (tmp 16) (sdiv (tmp 15) (constant ? 2)))
      (= (tmp 17) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 17) (tmp 16))
      (= (tmp 19) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 18) (tmp 19)))))

(instruction
  andnotz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 16) src2))
      (= (tmp 1) (bit_and (constant ? 16) src1 (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 4) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in (tmp 2) (reg-flag ag dst))
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 16) src2))
      (= (tmp 1) (bit_and (constant ? 16) src1 (tmp 0)))
      (set-reg dst (tmp 1))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 4) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13)))))

(instruction
  addscale2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 18) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (- (constant ? 31) (constant ? 16)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 31) (constant ? 16)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 5) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 6) (add (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (sdiv (tmp 6) (constant ? 2)))
      (= (tmp 8) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 8) (tmp 7))
      (= (tmp 9) (- (constant ? 31) (constant ? 16)))
      (= (tmp 10) (+ (constant ? 1) (tmp 9)))
      (= (tmp 11) (- (constant ? 31) (constant ? 16)))
      (= (tmp 12) (+ (constant ? 1) (tmp 11)))
      (= (tmp 13) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 14) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 15) (add (tmp 12) (tmp 13) (tmp 14)))
      (= (tmp 16) (sdiv (tmp 15) (constant ? 2)))
      (= (tmp 17) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 17) (tmp 16))
      (= (tmp 19) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 18) (tmp 19)))))

(instruction
  pref64
  (pattern
    (constraints
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 15))
      (= (tmp 4) (load-mem (constant ? 16) cm (tmp 3)))
      (set-reg (register pref1h) (tmp 4))
      (= (tmp 5) (add (constant ? 32) (tmp 3) (constant ? 1)))
      (= (tmp 6) (load-mem (constant ? 16) cm (tmp 5)))
      (set-reg (register pref1l) (tmp 6))
      (= (tmp 7) (add (constant ? 32) (tmp 3) (constant ? 2)))
      (= (tmp 8) (load-mem (constant ? 16) cm (tmp 7)))
      (set-reg (register pref0h) (tmp 8))
      (= (tmp 9) (add (constant ? 32) (tmp 3) (constant ? 3)))
      (= (tmp 10) (load-mem (constant ? 16) cm (tmp 9)))
      (set-reg (register pref0l) (tmp 10)))))

(instruction
  addscale2r_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 31) (constant ? 16)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 31) (constant ? 16)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 5) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 6) (add (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (add (tmp 1) (tmp 6) (constant ? 1)))
      (= (tmp 8) (sdiv (tmp 7) (constant ? 2)))
      (= (tmp 9) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 9) (tmp 8))
      (= (tmp 10) (- (constant ? 31) (constant ? 16)))
      (= (tmp 11) (+ (constant ? 1) (tmp 10)))
      (= (tmp 12) (- (constant ? 31) (constant ? 16)))
      (= (tmp 13) (+ (constant ? 1) (tmp 12)))
      (= (tmp 14) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 16) (add (tmp 13) (tmp 14) (tmp 15)))
      (= (tmp 17) (add (tmp 11) (tmp 16) (constant ? 1)))
      (= (tmp 18) (sdiv (tmp 17) (constant ? 2)))
      (= (tmp 19) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 19) (tmp 18))
      (= (tmp 21) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 20) (tmp 21)))))

(instruction
  andnotz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in (tmp 2) (reg-flag ag dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 0) (bit_not (constant ? 32) src2))
      (= (tmp 1) (bit_and (constant ? 32) src1 (tmp 0)))
      (set-reg dst (tmp 1))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 4) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range (tmp 1) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range (tmp 1) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq (tmp 1) (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13)))))

(instruction
  sub4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 24) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 4) (satsub (tmp 1) (tmp 2) (tmp 3)))
      (= (tmp 5) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 5) (tmp 4))
      (= (tmp 6) (- (constant ? 15) (constant ? 8)))
      (= (tmp 7) (+ (constant ? 1) (tmp 6)))
      (= (tmp 8) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 9) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 10) (satsub (tmp 7) (tmp 8) (tmp 9)))
      (= (tmp 11) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 11) (tmp 10))
      (= (tmp 12) (- (constant ? 23) (constant ? 16)))
      (= (tmp 13) (+ (constant ? 1) (tmp 12)))
      (= (tmp 14) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 15) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 16) (satsub (tmp 13) (tmp 14) (tmp 15)))
      (= (tmp 17) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 17) (tmp 16))
      (= (tmp 18) (- (constant ? 31) (constant ? 24)))
      (= (tmp 19) (+ (constant ? 1) (tmp 18)))
      (= (tmp 20) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 21) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 22) (satsub (tmp 19) (tmp 20) (tmp 21)))
      (= (tmp 23) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 23) (tmp 22))
      (= (tmp 25) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 24) (tmp 25)))))

(instruction
  add4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 32) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 7) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 6) (satadd (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 7) (tmp 6))
      (= (tmp 8) (- (constant ? 15) (constant ? 8)))
      (= (tmp 9) (+ (constant ? 1) (tmp 8)))
      (= (tmp 10) (- (constant ? 15) (constant ? 8)))
      (= (tmp 11) (+ (constant ? 1) (tmp 10)))
      (= (tmp 12) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 13) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 14) (satadd (tmp 11) (tmp 12) (tmp 13)))
      (= (tmp 15) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 15) (tmp 14))
      (= (tmp 16) (- (constant ? 23) (constant ? 16)))
      (= (tmp 17) (+ (constant ? 1) (tmp 16)))
      (= (tmp 18) (- (constant ? 23) (constant ? 16)))
      (= (tmp 19) (+ (constant ? 1) (tmp 18)))
      (= (tmp 20) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 21) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 22) (satadd (tmp 19) (tmp 20) (tmp 21)))
      (= (tmp 23) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 23) (tmp 22))
      (= (tmp 24) (- (constant ? 31) (constant ? 24)))
      (= (tmp 25) (+ (constant ? 1) (tmp 24)))
      (= (tmp 26) (- (constant ? 31) (constant ? 24)))
      (= (tmp 27) (+ (constant ? 1) (tmp 26)))
      (= (tmp 28) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 29) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 30) (satadd (tmp 27) (tmp 28) (tmp 29)))
      (= (tmp 31) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 31) (tmp 30))
      (= (tmp 33) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 32) (tmp 33)))))

(instruction
  addh_nimm16_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 65535)))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) (tmp 2) dst))
      (set-reg dst (tmp 3))))
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((1 . 65535)))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 16) UImm (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 40) (tmp 5) dst))
      (set-reg dst (tmp 6)))))

(instruction
  cbit_nimm5_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 31)))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 0) (reg-flag c dst))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 1) (reg-range dst UImm UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst UImm UImm))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 4) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13)))))

(instruction
  subscale4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 36) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 7) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 6) (sub (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (sdiv (tmp 6) (constant ? 2)))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 8) (tmp 7))
      (= (tmp 9) (- (constant ? 15) (constant ? 8)))
      (= (tmp 10) (+ (constant ? 1) (tmp 9)))
      (= (tmp 11) (- (constant ? 15) (constant ? 8)))
      (= (tmp 12) (+ (constant ? 1) (tmp 11)))
      (= (tmp 13) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 14) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 15) (sub (tmp 12) (tmp 13) (tmp 14)))
      (= (tmp 16) (sdiv (tmp 15) (constant ? 2)))
      (= (tmp 17) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 17) (tmp 16))
      (= (tmp 18) (- (constant ? 23) (constant ? 16)))
      (= (tmp 19) (+ (constant ? 1) (tmp 18)))
      (= (tmp 20) (- (constant ? 23) (constant ? 16)))
      (= (tmp 21) (+ (constant ? 1) (tmp 20)))
      (= (tmp 22) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 23) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 24) (sub (tmp 21) (tmp 22) (tmp 23)))
      (= (tmp 25) (sdiv (tmp 24) (constant ? 2)))
      (= (tmp 26) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 26) (tmp 25))
      (= (tmp 27) (- (constant ? 31) (constant ? 24)))
      (= (tmp 28) (+ (constant ? 1) (tmp 27)))
      (= (tmp 29) (- (constant ? 31) (constant ? 24)))
      (= (tmp 30) (+ (constant ? 1) (tmp 29)))
      (= (tmp 31) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 32) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 33) (sub (tmp 30) (tmp 31) (tmp 32)))
      (= (tmp 34) (sdiv (tmp 33) (constant ? 2)))
      (= (tmp 35) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 35) (tmp 34))
      (= (tmp 37) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 36) (tmp 37)))))

(instruction
  addscale4_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 36) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 7) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 6) (add (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (sdiv (tmp 6) (constant ? 2)))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 8) (tmp 7))
      (= (tmp 9) (- (constant ? 15) (constant ? 8)))
      (= (tmp 10) (+ (constant ? 1) (tmp 9)))
      (= (tmp 11) (- (constant ? 15) (constant ? 8)))
      (= (tmp 12) (+ (constant ? 1) (tmp 11)))
      (= (tmp 13) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 14) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 15) (add (tmp 12) (tmp 13) (tmp 14)))
      (= (tmp 16) (sdiv (tmp 15) (constant ? 2)))
      (= (tmp 17) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 17) (tmp 16))
      (= (tmp 18) (- (constant ? 23) (constant ? 16)))
      (= (tmp 19) (+ (constant ? 1) (tmp 18)))
      (= (tmp 20) (- (constant ? 23) (constant ? 16)))
      (= (tmp 21) (+ (constant ? 1) (tmp 20)))
      (= (tmp 22) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 23) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 24) (add (tmp 21) (tmp 22) (tmp 23)))
      (= (tmp 25) (sdiv (tmp 24) (constant ? 2)))
      (= (tmp 26) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 26) (tmp 25))
      (= (tmp 27) (- (constant ? 31) (constant ? 24)))
      (= (tmp 28) (+ (constant ? 1) (tmp 27)))
      (= (tmp 29) (- (constant ? 31) (constant ? 24)))
      (= (tmp 30) (+ (constant ? 1) (tmp 29)))
      (= (tmp 31) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 32) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 33) (add (tmp 30) (tmp 31) (tmp 32)))
      (= (tmp 34) (sdiv (tmp 33) (constant ? 2)))
      (= (tmp 35) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 35) (tmp 34))
      (= (tmp 37) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 36) (tmp 37)))))

(instruction
  astore_reg
  (pattern
    (constraints
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 10))
      (store (constant ? 16) cm (tmp 3) src))))

(instruction
  subscale4r_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 40) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 7) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 6) (sub (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (add (tmp 1) (tmp 6) (constant ? 1)))
      (= (tmp 8) (sdiv (tmp 7) (constant ? 2)))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 9) (tmp 8))
      (= (tmp 10) (- (constant ? 15) (constant ? 8)))
      (= (tmp 11) (+ (constant ? 1) (tmp 10)))
      (= (tmp 12) (- (constant ? 15) (constant ? 8)))
      (= (tmp 13) (+ (constant ? 1) (tmp 12)))
      (= (tmp 14) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 16) (sub (tmp 13) (tmp 14) (tmp 15)))
      (= (tmp 17) (add (tmp 11) (tmp 16) (constant ? 1)))
      (= (tmp 18) (sdiv (tmp 17) (constant ? 2)))
      (= (tmp 19) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 19) (tmp 18))
      (= (tmp 20) (- (constant ? 23) (constant ? 16)))
      (= (tmp 21) (+ (constant ? 1) (tmp 20)))
      (= (tmp 22) (- (constant ? 23) (constant ? 16)))
      (= (tmp 23) (+ (constant ? 1) (tmp 22)))
      (= (tmp 24) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 25) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 26) (sub (tmp 23) (tmp 24) (tmp 25)))
      (= (tmp 27) (add (tmp 21) (tmp 26) (constant ? 1)))
      (= (tmp 28) (sdiv (tmp 27) (constant ? 2)))
      (= (tmp 29) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 29) (tmp 28))
      (= (tmp 30) (- (constant ? 31) (constant ? 24)))
      (= (tmp 31) (+ (constant ? 1) (tmp 30)))
      (= (tmp 32) (- (constant ? 31) (constant ? 24)))
      (= (tmp 33) (+ (constant ? 1) (tmp 32)))
      (= (tmp 34) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 35) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 36) (sub (tmp 33) (tmp 34) (tmp 35)))
      (= (tmp 37) (add (tmp 31) (tmp 36) (constant ? 1)))
      (= (tmp 38) (sdiv (tmp 37) (constant ? 2)))
      (= (tmp 39) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 39) (tmp 38))
      (= (tmp 41) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 40) (tmp 41)))))

(instruction
  addscale4r_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 40) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 7) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 7) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 6) (add (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (add (tmp 1) (tmp 6) (constant ? 1)))
      (= (tmp 8) (sdiv (tmp 7) (constant ? 2)))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 9) (tmp 8))
      (= (tmp 10) (- (constant ? 15) (constant ? 8)))
      (= (tmp 11) (+ (constant ? 1) (tmp 10)))
      (= (tmp 12) (- (constant ? 15) (constant ? 8)))
      (= (tmp 13) (+ (constant ? 1) (tmp 12)))
      (= (tmp 14) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 15) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 16) (add (tmp 13) (tmp 14) (tmp 15)))
      (= (tmp 17) (add (tmp 11) (tmp 16) (constant ? 1)))
      (= (tmp 18) (sdiv (tmp 17) (constant ? 2)))
      (= (tmp 19) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 19) (tmp 18))
      (= (tmp 20) (- (constant ? 23) (constant ? 16)))
      (= (tmp 21) (+ (constant ? 1) (tmp 20)))
      (= (tmp 22) (- (constant ? 23) (constant ? 16)))
      (= (tmp 23) (+ (constant ? 1) (tmp 22)))
      (= (tmp 24) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 25) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 26) (add (tmp 23) (tmp 24) (tmp 25)))
      (= (tmp 27) (add (tmp 21) (tmp 26) (constant ? 1)))
      (= (tmp 28) (sdiv (tmp 27) (constant ? 2)))
      (= (tmp 29) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 29) (tmp 28))
      (= (tmp 30) (- (constant ? 31) (constant ? 24)))
      (= (tmp 31) (+ (constant ? 1) (tmp 30)))
      (= (tmp 32) (- (constant ? 31) (constant ? 24)))
      (= (tmp 33) (+ (constant ? 1) (tmp 32)))
      (= (tmp 34) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 35) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 36) (add (tmp 33) (tmp 34) (tmp 35)))
      (= (tmp 37) (add (tmp 31) (tmp 36) (constant ? 1)))
      (= (tmp 38) (sdiv (tmp 37) (constant ? 2)))
      (= (tmp 39) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 39) (tmp 38))
      (= (tmp 41) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 40) (tmp 41)))))

(instruction
  astore_acc
  (pattern
    (constraints
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in aN (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range aN (constant ? 0) (constant ? 31)))
      (= (tmp 1) (icmp ult (constant ? 32) (tmp 0) (register cdl)))
      (br (tmp 1) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (add (constant ? 32) (tmp 0) (register cdo)))
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 3) (phi (((tmp 2) . bb_0) ((tmp 0) . bb_1))))
      (set-reg (register cmtype) (constant ? 11))
      (= (tmp 4) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) cm (tmp 3) (tmp 4))
      (= (tmp 6) (add (constant ? 32) (tmp 3) (constant ? 1)))
      (= (tmp 7) (reg-range src (constant ? 0) (constant ? 15)))
      (store (constant ? 16) cm (tmp 6) (tmp 7)))))

(instruction
  sbit_nimm5_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 31)))
      (allocate-in (tmp 7) (reg-flag ms dst))
      (allocate-in (tmp 9) (reg-flag ls dst))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 0) (reg-flag c dst))
      (allocate-in (tmp 11) (reg-flag op dst)))
    (code
      (= (tmp 1) (reg-range dst UImm UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst UImm UImm))
      (set-reg (tmp 2) (constant ? 1))
      (= (tmp 4) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 9) (tmp 10))
      (= (tmp 12) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 12) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 13) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 11) (tmp 13)))))

(instruction
  add2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ah src2))
      (allocate-in (tmp 1) (reg-flag ah src1))
      (allocate-in (tmp 5) (reg-flag al src1))
      (allocate-in (tmp 4) (reg-flag al dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag al src2))
      (allocate-in (tmp 8) (reg-flag a dst))
      (allocate-in (tmp 0) (reg-flag ah dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 3) (satadd (constant ? 16) (tmp 1) (tmp 2)))
      (set-reg (tmp 0) (tmp 3))
      (= (tmp 7) (satadd (constant ? 16) (tmp 5) (tmp 6)))
      (set-reg (tmp 4) (tmp 7))
      (= (tmp 9) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 8) (tmp 9)))))

(instruction
  subs_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (sub (constant ? 16) src1 src2))
      (set-reg dst (tmp 2))
      (= (tmp 4) (reg-range (tmp 3) (constant ? 16) (constant ? 39)))
      (= (tmp 5) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 4) (tmp 5))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (sub (constant ? 16) src1 src2))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satsub (constant ? 16) src1 src2))
      (set-reg dst (tmp 1))
      (= (tmp 4) (reg-range (tmp 3) (constant ? 16) (constant ? 39)))
      (= (tmp 5) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 4) (tmp 5))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satsub (constant ? 16) src1 src2))
      (set-reg dst (tmp 1)))))

(instruction
  addsh_a40_a40
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (ashr (constant ? 40) src (constant ? 16)))
      (= (tmp 2) (satadd (constant ? 32) (tmp 1) dst))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 3) (ashr (constant ? 40) src (constant ? 16)))
      (= (tmp 4) (add (constant ? 40) (tmp 3) dst))
      (set-reg dst (tmp 4)))))

(instruction
  subz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 0) (icmp ugt (constant ? 16) src2 src1))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (sub (constant ? 16) src1 src2))
      (set-reg dst (tmp 2))
      (br bb_2)
      (label bb_1)
      (= (tmp 3) (sub (constant ? 16) src1 src2))
      (set-reg dst (tmp 3))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 0) (icmp ugt (constant ? 16) src2 src1))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (constant ? 0))
      (br bb_2)
      (label bb_1)
      (= (tmp 3) (sub (constant ? 16) src1 src2))
      (set-reg dst (tmp 3))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  addz_a16_a16_a16
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 3) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (add (constant ? 16) src1 src2))
      (set-reg dst (tmp 2))
      (set-reg (tmp 3) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (add (constant ? 16) src1 src2))
      (set-reg dst (tmp 2))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 3) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satadd (constant ? 16) src1 src2))
      (set-reg dst (tmp 1))
      (set-reg (tmp 3) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satadd (constant ? 16) src1 src2))
      (set-reg dst (tmp 1)))))

(instruction
  tbit_nimm5_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate UImm ((0 . 31)))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 0) (reg-flag c dst)))
    (code
      (= (tmp 1) (reg-range dst UImm UImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  adds_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag a dst)))
    (code
      (= (tmp 3) (sext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 4) (add (constant ? 32) src1 (tmp 3)))
      (set-reg dst (tmp 4))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag a dst)))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 2) (satadd (constant ? 32) src1 (tmp 1)))
      (set-reg dst (tmp 2))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 5) (tmp 6)))))

(instruction
  ctp16_a40_a16l
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a0l a1l a2l a3l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code)))

(instruction
  ctp16_a40_a16h
  (pattern
    (constraints
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code)))

(instruction
  ptc16_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code)))

(instruction
  ptc16_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code)))

(instruction
  addz_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag ag dst)))
    (code
      (= (tmp 3) (zext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 4) (add (constant ? 32) src1 (tmp 3)))
      (set-reg dst (tmp 4))
      (set-reg (tmp 5) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag ag dst)))
    (code
      (= (tmp 1) (zext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 2) (satadd (constant ? 32) src1 (tmp 1)))
      (set-reg dst (tmp 2))
      (set-reg (tmp 5) (constant ? 0)))))

(instruction
  mv_a16_a16
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (set-reg dst (tmp 4)))))

(instruction
  shft_nimm6_a40
  (pattern
    (constraints
      (allocate-in (tmp 12) (reg-flag ac dst))
      (allocate-in (tmp 18) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag c dst))
      (allocate-in (tmp 20) (reg-flag op dst))
      (immediate SImm ((1 . 16)))
      (allocate-in (tmp 16) (reg-flag ms dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 14) (reg-flag mi dst)))
    (code
      (= (tmp 2) (sub (constant ? 32) (constant ? 39) SImm))
      (= (tmp 3) (add (constant ? 32) (tmp 2) (constant ? 1)))
      (= (tmp 4) (reg-range dst (tmp 3) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (sub (constant ? 5) (constant ? 0) SImm))
      (= (tmp 6) (lshr (constant ? 40) dst (tmp 5)))
      (set-reg dst (tmp 6))
      (= (tmp 13) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 12) (tmp 13))
      (= (tmp 15) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 14) (tmp 15))
      (= (tmp 17) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 16) (tmp 17))
      (= (tmp 19) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 18) (tmp 19))
      (= (tmp 21) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 21) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 22) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 20) (tmp 22)))))

(instruction
  subabs_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 0) (icmp gt (constant ? 40) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 3) (sub (constant ? 40) src1 src2))
      (set-reg dst (tmp 3))
      (br bb_2)
      (label bb_1)
      (= (tmp 6) (sub (constant ? 40) src2 src1))
      (set-reg dst (tmp 6))
      (br bb_2)
      (label bb_2)
      (= (tmp 7) (phi ((no-value . bb_0) (no-value . bb_1))))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 0) (icmp gt (constant ? 40) src1 src2))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 2) (satsub (constant ? 32) src1 src2))
      (set-reg dst (tmp 2))
      (br bb_2)
      (label bb_1)
      (= (tmp 5) (satsub (constant ? 32) src2 src1))
      (set-reg dst (tmp 5))
      (br bb_2)
      (label bb_2)
      (= (tmp 7) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_a16_r16--
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (store (constant ? 16) ldm rN (tmp 4))
      (= (tmp 6) (sub (size rN) rN (constant ? 1)))
      (set-reg rN (tmp 6)))))

(instruction
  addhs_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 5) (shl (constant ? 32) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 32) src1 (tmp 5)))
      (set-reg dst (tmp 6))
      (= (tmp 8) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 2) (shl (constant ? 32) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) src1 (tmp 2)))
      (set-reg dst (tmp 3))
      (= (tmp 8) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 7) (tmp 8)))))

(instruction
  subhs_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 5) (shl (constant ? 40) (tmp 4) (constant ? 16)))
      (= (tmp 6) (sub (constant ? 32) src1 (tmp 5)))
      (set-reg dst (tmp 6))
      (= (tmp 8) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (shl (constant ? 40) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satsub (constant ? 32) src1 (tmp 2)))
      (set-reg dst (tmp 3))
      (= (tmp 8) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 7) (tmp 8)))))

(instruction
  mv_a16_r16++
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (store (constant ? 16) ldm rN (tmp 4))
      (= (tmp 6) (add (size rN) rN (constant ? 1)))
      (set-reg rN (tmp 6)))))

(instruction
  addhz_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 4) (zext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 5) (shl (constant ? 32) (tmp 4) (constant ? 16)))
      (= (tmp 6) (add (constant ? 32) src1 (tmp 5)))
      (set-reg dst (tmp 6))
      (set-reg (tmp 7) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) src2 (constant ? 32)))
      (= (tmp 2) (shl (constant ? 32) (tmp 1) (constant ? 16)))
      (= (tmp 3) (satadd (constant ? 32) src1 (tmp 2)))
      (set-reg dst (tmp 3))
      (set-reg (tmp 7) (constant ? 0)))))

(instruction
  mv_a16_r16++m
  (pattern
    (constraints
      (allocate-in (tmp 6) (reg-flag m rN))
      (aliases (src (tmp 4)))
      (allocate-in rN (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (store (constant ? 16) ldm rN (tmp 4))
      (= (tmp 7) (add (size rN) rN (tmp 6)))
      (set-reg rN (tmp 7)))))

(instruction
  subhz_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag ag dst))
      (aliases (no-value (tmp 10)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 7) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 8) (shl (constant ? 32) src2 (constant ? 16)))
      (= (tmp 9) (sub (constant ? 32) (tmp 7) (tmp 8)))
      (set-reg dst (tmp 9))
      (set-reg (tmp 11) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 11) (reg-flag ag dst))
      (aliases ((tmp 6) (tmp 10)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (icmp ugt (constant ? 40) (tmp 1) src1))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (constant ? 0))
      (br bb_2)
      (label bb_1)
      (= (tmp 3) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 4) (shl (constant ? 32) src2 (constant ? 16)))
      (= (tmp 5) (sub (constant ? 32) (tmp 3) (tmp 4)))
      (set-reg dst (tmp 5))
      (br bb_2)
      (label bb_2)
      (= (tmp 6) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 11) (constant ? 0)))))

(instruction
  shft_a40_nimm7_a40
  (pattern
    (constraints
      (allocate-in (tmp 12) (reg-flag ac dst))
      (allocate-in (tmp 18) (reg-flag ls dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag op dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7))
      (immediate SImm ((1 . 32)))
      (allocate-in (tmp 1) (reg-flag c dst))
      (allocate-in (tmp 16) (reg-flag ms dst))
      (allocate-in (tmp 14) (reg-flag mi dst)))
    (code
      (= (tmp 2) (sub (constant ? 32) (constant ? 39) SImm))
      (= (tmp 3) (add (constant ? 32) (tmp 2) (constant ? 1)))
      (= (tmp 4) (reg-range dst (tmp 3) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (sub (constant ? 6) (constant ? 0) SImm))
      (= (tmp 6) (lshr (constant ? 40) dst (tmp 5)))
      (set-reg dst (tmp 6))
      (= (tmp 13) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 12) (tmp 13))
      (= (tmp 15) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 14) (tmp 15))
      (= (tmp 17) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 16) (tmp 17))
      (= (tmp 19) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 18) (tmp 19))
      (= (tmp 21) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 21) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 22) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 20) (tmp 22)))))

(instruction
  subabs4_a40_a40_a16l
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 2) (icmp (constant ? 8) lt (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (= (tmp 3) (sub (constant ? 8) (tmp 1) (tmp 0)))
      (br bb_2)
      (label bb_1)
      (= (tmp 4) (sub (constant ? 8) (tmp 0) (tmp 1)))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi (((tmp 3) . bb_0) ((tmp 4) . bb_1))))
      (= (tmp 6) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 7) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 8) (icmp (constant ? 8) lt (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (= (tmp 9) (sub (constant ? 8) (tmp 7) (tmp 6)))
      (br bb_5)
      (label bb_4)
      (= (tmp 10) (sub (constant ? 8) (tmp 6) (tmp 7)))
      (br bb_5)
      (label bb_5)
      (= (tmp 11) (phi (((tmp 9) . bb_3) ((tmp 10) . bb_4))))
      (= (tmp 12) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 13) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 14) (icmp (constant ? 8) lt (tmp 12) (tmp 13)))
      (br (tmp 14) bb_6 bb_7)
      (label bb_6)
      (= (tmp 15) (sub (constant ? 8) (tmp 13) (tmp 12)))
      (br bb_8)
      (label bb_7)
      (= (tmp 16) (sub (constant ? 8) (tmp 12) (tmp 13)))
      (br bb_8)
      (label bb_8)
      (= (tmp 17) (phi (((tmp 15) . bb_6) ((tmp 16) . bb_7))))
      (= (tmp 18) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 19) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 20) (icmp (constant ? 8) lt (tmp 18) (tmp 19)))
      (br (tmp 20) bb_9 bb_10)
      (label bb_9)
      (= (tmp 21) (sub (constant ? 8) (tmp 19) (tmp 18)))
      (br bb_11)
      (label bb_10)
      (= (tmp 22) (sub (constant ? 8) (tmp 18) (tmp 19)))
      (br bb_11)
      (label bb_11)
      (= (tmp 23) (phi (((tmp 21) . bb_9) ((tmp 22) . bb_10))))
      (= (tmp 24) (add (constant ? 16) (tmp 17) (tmp 23)))
      (= (tmp 25) (add (constant ? 16) (tmp 11) (tmp 24)))
      (= (tmp 26) (add (constant ? 16) (tmp 5) (tmp 25)))
      (set-reg dst (tmp 26)))))

(instruction
  mv_a16_r16-no-modifier
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in rN (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (store (constant ? 16) ldm rN (tmp 4)))))

(instruction
  adds_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (add (constant ? 32) src1 src2))
      (set-reg dst (tmp 2))
      (= (tmp 4) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satadd (constant ? 32) src1 src2))
      (set-reg dst (tmp 1))
      (= (tmp 4) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  subs_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (sub (constant ? 32) src1 src2))
      (set-reg dst (tmp 2))
      (= (tmp 4) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag a dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satsub (constant ? 32) src1 src2))
      (set-reg dst (tmp 1))
      (= (tmp 4) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  mv_r16_a16--
  (pattern
    (constraints
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 1) (sub (size rN) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  addz_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 2) (add (constant ? 32) src1 src2))
      (set-reg dst (tmp 2))
      (set-reg (tmp 3) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (satadd (constant ? 32) src1 src2))
      (set-reg dst (tmp 1))
      (set-reg (tmp 3) (constant ? 0)))))

(instruction
  subscale2r_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 20) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 15) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (- (constant ? 15) (constant ? 0)))
      (= (tmp 3) (+ (constant ? 1) (tmp 2)))
      (= (tmp 4) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 5) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 6) (sub (tmp 3) (tmp 4) (tmp 5)))
      (= (tmp 7) (add (tmp 1) (tmp 6) (constant ? 1)))
      (= (tmp 8) (sdiv (tmp 7) (constant ? 2)))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 15)))
      (set-reg (tmp 9) (tmp 8))
      (= (tmp 10) (- (constant ? 31) (constant ? 16)))
      (= (tmp 11) (+ (constant ? 1) (tmp 10)))
      (= (tmp 12) (- (constant ? 31) (constant ? 16)))
      (= (tmp 13) (+ (constant ? 1) (tmp 12)))
      (= (tmp 14) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 15) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 16) (sub (tmp 13) (tmp 14) (tmp 15)))
      (= (tmp 17) (add (tmp 11) (tmp 16) (constant ? 1)))
      (= (tmp 18) (sdiv (tmp 17) (constant ? 2)))
      (= (tmp 19) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 19) (tmp 18))
      (= (tmp 21) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 20) (tmp 21)))))

(instruction
  subs_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((0 . 0)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag a dst)))
    (code
      (= (tmp 3) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 4) (sub (constant ? 32) src1 (tmp 3)))
      (set-reg dst (tmp 4))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 5) (tmp 6))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (reg-flag sa (register cuc) ((1 . 1)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 5) (reg-flag a dst)))
    (code
      (= (tmp 1) (sext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (satsub (constant ? 32) src1 (tmp 1)))
      (set-reg dst (tmp 2))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 5) (tmp 6)))))

(instruction
  subabs4_a40_a40_a16h
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 27) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 7)))
      (= (tmp 2) (icmp (constant ? 8) lt (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (= (tmp 3) (sub (constant ? 8) (tmp 1) (tmp 0)))
      (br bb_2)
      (label bb_1)
      (= (tmp 4) (sub (constant ? 8) (tmp 0) (tmp 1)))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi (((tmp 3) . bb_0) ((tmp 4) . bb_1))))
      (= (tmp 6) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 7) (reg-range src2 (constant ? 8) (constant ? 15)))
      (= (tmp 8) (icmp (constant ? 8) lt (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (= (tmp 9) (sub (constant ? 8) (tmp 7) (tmp 6)))
      (br bb_5)
      (label bb_4)
      (= (tmp 10) (sub (constant ? 8) (tmp 6) (tmp 7)))
      (br bb_5)
      (label bb_5)
      (= (tmp 11) (phi (((tmp 9) . bb_3) ((tmp 10) . bb_4))))
      (= (tmp 12) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 13) (reg-range src2 (constant ? 16) (constant ? 23)))
      (= (tmp 14) (icmp (constant ? 8) lt (tmp 12) (tmp 13)))
      (br (tmp 14) bb_6 bb_7)
      (label bb_6)
      (= (tmp 15) (sub (constant ? 8) (tmp 13) (tmp 12)))
      (br bb_8)
      (label bb_7)
      (= (tmp 16) (sub (constant ? 8) (tmp 12) (tmp 13)))
      (br bb_8)
      (label bb_8)
      (= (tmp 17) (phi (((tmp 15) . bb_6) ((tmp 16) . bb_7))))
      (= (tmp 18) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 19) (reg-range src2 (constant ? 24) (constant ? 31)))
      (= (tmp 20) (icmp (constant ? 8) lt (tmp 18) (tmp 19)))
      (br (tmp 20) bb_9 bb_10)
      (label bb_9)
      (= (tmp 21) (sub (constant ? 8) (tmp 19) (tmp 18)))
      (br bb_11)
      (label bb_10)
      (= (tmp 22) (sub (constant ? 8) (tmp 18) (tmp 19)))
      (br bb_11)
      (label bb_11)
      (= (tmp 23) (phi (((tmp 21) . bb_9) ((tmp 22) . bb_10))))
      (= (tmp 24) (add (constant ? 16) (tmp 17) (tmp 23)))
      (= (tmp 25) (add (constant ? 16) (tmp 11) (tmp 24)))
      (= (tmp 26) (add (constant ? 16) (tmp 5) (tmp 25)))
      (set-reg dst (tmp 26))
      (= (tmp 28) (reg-range (tmp 27) (constant ? 16) (constant ? 39)))
      (= (tmp 29) (zext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 28) (tmp 29)))))

(instruction
  sum4_a40_a0l_a7l
  (pattern
    (constraints
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 2) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 3) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) (tmp 2) (tmp 3)))
      (= (tmp 5) (add (constant ? 16) (tmp 1) (tmp 4)))
      (= (tmp 6) (add (constant ? 16) (tmp 0) (tmp 5)))
      (set-reg dst (tmp 6)))))

(instruction
  mv_r16_a16++m
  (pattern
    (constraints
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in (tmp 1) (reg-flag m rN)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 2) (add (size rN) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  subz_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases (no-value (tmp 6)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((0 . 0))))
    (code
      (= (tmp 5) (sub (constant ? 32) src1 src2))
      (set-reg dst (tmp 5))
      (set-reg (tmp 7) (constant ? 0))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (aliases ((tmp 4) (tmp 6)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 7) (reg-flag ag dst))
      (reg-flag sa (register cuc) ((1 . 1))))
    (code
      (= (tmp 1) (zext (constant ? 16) src2 (constant ? 40)))
      (= (tmp 2) (icmp ugt (constant ? 40) (tmp 1) src1))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (constant ? 0))
      (br bb_2)
      (label bb_1)
      (= (tmp 3) (sub (constant ? 32) src1 src2))
      (set-reg dst (tmp 3))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 7) (constant ? 0)))))

(instruction
  bpackh_a40_a16l
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a0l a1l a2l a3l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 24) (constant ? 31)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  swap_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src (constant ? 16) (constant ? 31)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 4) (tmp 5)))))

(instruction
  sum4_a40_a0h_a7h
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 2) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 3) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 4) (add (constant ? 16) (tmp 2) (tmp 3)))
      (= (tmp 5) (add (constant ? 16) (tmp 1) (tmp 4)))
      (= (tmp 6) (add (constant ? 16) (tmp 0) (tmp 5)))
      (set-reg dst (tmp 6))
      (= (tmp 8) (reg-range (tmp 7) (constant ? 16) (constant ? 39)))
      (= (tmp 9) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 8) (tmp 9)))))

(instruction
  sin_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code)))

(instruction
  sin_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code)))

(instruction
  cos_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code)))

(instruction
  cos_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code)))

(instruction
  atan_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code)))

(instruction
  atan_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code)))

(instruction
  mv_r16++Imm8
  (pattern
    (constraints
      (immediate Imm8 ((1 . 8)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (add (constant ? 16) rN Imm8))
      (set-reg rN (tmp 0)))))

(instruction
  sub2_a40_a40_a40h
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a4 a5 a6 a7))
      (allocate-in (tmp 12) (reg-flag a dst)))
    (code
      (= (tmp 0) (- (constant ? 15) (constant ? 0)))
      (= (tmp 1) (+ (constant ? 1) (tmp 0)))
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 4) (satsub (tmp 1) (tmp 2) (tmp 3)))
      (= (tmp 5) (reg-range dst (constant ? 0) (constant ? 15)))
      (set-reg (tmp 5) (tmp 4))
      (= (tmp 6) (- (constant ? 31) (constant ? 16)))
      (= (tmp 7) (+ (constant ? 1) (tmp 6)))
      (= (tmp 8) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 9) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 10) (satsub (tmp 7) (tmp 8) (tmp 9)))
      (= (tmp 11) (reg-range dst (constant ? 16) (constant ? 31)))
      (set-reg (tmp 11) (tmp 10))
      (= (tmp 13) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 12) (tmp 13)))))

(instruction
  mv_r16--Imm8
  (pattern
    (constraints
      (immediate Imm8 ((-8 . -1)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (add (constant ? 16) rN Imm8))
      (set-reg rN (tmp 0)))))

(instruction
  mv_r16++m
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 1) (add (constant ? 16) rN (tmp 0)))
      (set-reg rN (tmp 1)))))

(instruction
  bpackls_a40_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 16) (constant ? 23)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_r16--m
  (pattern
    (constraints
      (allocate-in (tmp 0) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 1) (sub (constant ? 16) rN (tmp 0)))
      (set-reg rN (tmp 1)))))

(instruction
  mv_r16>>1
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (lshr (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 0)))))

(instruction
  bswap_a16_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  bupackh_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (constant ? 0))
      (= (tmp 1) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 2) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 3) (constant ? 0))
      (= (tmp 4) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 5) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg dst (tmp 6)))))

(instruction
  bupackh_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (constant ? 0))
      (= (tmp 1) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 2) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 23)))
      (set-reg (tmp 3) (constant ? 0))
      (= (tmp 4) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 5) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 6) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg dst (tmp 6)))))

(instruction
  bupackl_a16h_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (sext (constant ? 8) dst (constant ? 16)))
      (set-reg dst (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 4) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 5) (sext (constant ? 24) dst (constant ? 40)))
      (set-reg dst (tmp 5)))))

(instruction
  mv_r16<<1
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (shl (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 0)))))

(instruction
  bupacklz_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 6) (reg-flag ag dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (set-reg (tmp 2) (constant ? 0))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 4) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 24) (constant ? 31)))
      (set-reg (tmp 5) (constant ? 0))
      (set-reg (tmp 6) (constant ? 0)))))

(instruction
  mv_r16-no-modifier
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code)))

(instruction
  mv_r16_a16++
  (pattern
    (constraints
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 1) (add (size rN) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  bpackh_a40_a16h
  (pattern
    (constraints
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 24) (constant ? 31)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_dp16_nimm5_a16
  (pattern
    (constraints
      (immediate SImm ((-16 . 15)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dpop (dp)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  cmp_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag mi dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 0) (reg-flag ac dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (icmp eq (constant ? 40) dst src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp slt (constant ? 40) dst src))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  cmps_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range (constant ? 0) (constant ? 31) dst))
      (= (tmp 1) (reg-range (constant ? 0) (constant ? 31) src))
      (= (tmp 3) (icmp eq (constant ? 32) (tmp 0) (tmp 1)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (icmp slt (constant ? 32) (tmp 0) (tmp 1)))
      (set-reg (tmp 4) (tmp 5)))))

(instruction
  mv_nimm6_a16
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (set-reg dst SImm))))

(instruction
  mv_r16_a16-no-modifier
  (pattern
    (constraints
      (allocate-in dst (r14 r15 r13 r11 r12 r10 r0 r9 r1 r2 r3 r4 r5 r6 r7 r8 a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in (tmp 1) (reg-flag m rN)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm rN))
      (set-reg dst (tmp 0))
      (= (tmp 2) (add (size rN) rN (tmp 1)))
      (set-reg rN (tmp 2)))))

(instruction
  mv_a16_r16ll_nimm4
  (pattern
    (constraints
      (aliases (src (tmp 5)))
      (immediate UImm ((1 . 16)))
      (allocate-in rN (r1 r2 r3 r0))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  bpackl_a40_a16h
  (pattern
    (constraints
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 16) (constant ? 23)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_r16ll_nimm4_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate UImm ((1 . 16)))
      (allocate-in rN (r1 r2 r3 r0)))
    (code
      (= (tmp 0) (add (constant ? 16) rN UImm))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  cmph_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 1) (shl (constant ? 40) (tmp 0) (constant ? 16)))
      (= (tmp 3) (icmp eq (constant ? 16) dst (tmp 1)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (icmp slt (constant ? 16) dst (tmp 1)))
      (set-reg (tmp 4) (tmp 5)))))

(instruction
  bpackl_a40_a16l
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a0l a1l a2l a3l))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 16) (constant ? 23)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  push_any16
  (pattern
    (constraints
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) (constant ? 1)))
      (set-reg (register sp) (tmp 0))
      (store ldm (constant ? 16) (register sp) src))))

(instruction
  cmp_nimm16_a40
  (pattern
    (constraints
      (immediate SImm ((-32768 . 32767)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst)))
    (code
      (= (tmp 0) (sext (constant ? 16) SImm (constant ? 40)))
      (= (tmp 2) (icmp eq (constant ? 40) dst (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (icmp slt (constant ? 40) dst (tmp 0)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  pop_any16
  (pattern
    (constraints
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg dst (tmp 0))
      (= (tmp 1) (add (constant ? 16) (register sp) (constant ? 1)))
      (set-reg (register sp) (tmp 1)))))

(instruction
  cmph_nimm16_a40
  (pattern
    (constraints
      (immediate SImm ((-32768 . 32767)))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst)))
    (code
      (= (tmp 0) (sext (constant ? 16) SImm (constant ? 40)))
      (= (tmp 1) (shl (constant ? 40) (tmp 0) (constant ? 16)))
      (= (tmp 3) (icmp eq (constant ? 40) dst (tmp 1)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (icmp slt (constant ? 40) dst (tmp 1)))
      (set-reg (tmp 4) (tmp 5)))))

(instruction
  addsp_nimm7
  (pattern
    (constraints
      (immediate UImm ((0 . 127))))
    (code
      (= (tmp 0) (add (constant ? 16) (register sp) UImm))
      (set-reg (register sp) (tmp 0)))))

(instruction
  shft2_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 16) (reg-flag ag dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 4) (lshr (constant ? 16) (tmp 2) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 6) (reg-range src1 (constant ? 15) (constant ? 31)))
      (= (tmp 7) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 8) (lshr (constant ? 16) (tmp 6) (tmp 7)))
      (set-reg (tmp 5) (tmp 8))
      (br bb_2)
      (label bb_1)
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 10) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 11) (shl (constant ? 16) (tmp 10) src2))
      (set-reg (tmp 9) (tmp 11))
      (= (tmp 12) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 13) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 14) (shl (constant ? 16) (tmp 13) src2))
      (set-reg (tmp 12) (tmp 14))
      (br bb_2)
      (label bb_2)
      (= (tmp 15) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 16) (constant ? 0)))))

(instruction
  subsp_nimm7
  (pattern
    (constraints
      (immediate UImm ((0 . 127))))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) UImm))
      (set-reg (register sp) (tmp 0)))))

(instruction
  cmp_nimm16_a16h
  (pattern
    (constraints
      (immediate SImm ((-32768 . 32767)))
      (allocate-in (tmp 2) (reg-flag mi dst))
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in (tmp 0) (reg-flag ac dst)))
    (code
      (= (tmp 1) (icmp eq (constant ? 16) dst SImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp slt (constant ? 16) dst SImm))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_a16_m16
  (pattern
    (constraints
      (allocate-in mN (m0 m1 m2 m3))
      (aliases (src (tmp 5)))
      (allocate-in (tmp 0) (reg-flag m src))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (set-reg (tmp 0) (tmp 5)))))

(instruction
  bupackl_a16l_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a0l a1l a2l a3l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (sext (constant ? 8) dst (constant ? 16)))
      (set-reg dst (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 4) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 5) (sext (constant ? 24) dst (constant ? 40)))
      (set-reg dst (tmp 5)))))

(instruction
  cmp_a16_a16
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag mi dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 0) (reg-flag ac dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (icmp eq (constant ? 16) dst src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp slt (constant ? 16) dst src))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_nimm6_m16
  (pattern
    (constraints
      (immediate SImm ((-16 . -1) (1 . 16)))
      (allocate-in mN (m0 m1 m2 m3)))
    (code
      (set-reg mN SImm))))

(instruction
  mv_a16_dp16_nimm5
  (pattern
    (constraints
      (immediate SImm ((-16 . 15)))
      (aliases (src (tmp 5)))
      (allocate-in dpop (dp))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  mv_nimm5_brc16
  (pattern
    (constraints
      (allocate-in brcN (brc2 brc1))
      (immediate UImm ((0 . 31))))
    (code
      (set-reg brcN UImm))))

(instruction
  mv_nimm6_cuc
  (pattern
    (constraints
      (immediate UImm ((0 . 63))))
    (code
      (set-reg (register cuc) UImm))))

(instruction
  mv_nimm0_ag8g8
  (pattern
    (constraints
      (allocate-in aNg (a0g a1g a2g a3g a4g a5g a6g a7g)))
    (code
      (set-reg aNg (constant ? 0)))))

(instruction
  popi_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg dst (tmp 0)))))

(instruction
  copyz_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 0) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (set-reg dst src)
      (= (tmp 1) (zext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 0) (tmp 1)))))

(instruction
  zext_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 0) (reg-flag a dst)))
    (code
      (= (tmp 1) (shl (constant ? 32) dst (constant ? 16)))
      (= (tmp 2) (zext (constant ? 32) (tmp 1) (constant ? 40)))
      (set-reg (tmp 0) (tmp 2))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag a dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 4) (zext (constant ? 16) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  sext_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 0) (reg-flag a dst)))
    (code
      (= (tmp 1) (shl (constant ? 32) dst (constant ? 16)))
      (= (tmp 2) (sext (constant ? 32) (tmp 1) (constant ? 40)))
      (set-reg (tmp 0) (tmp 2))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag a dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 4) (sext (constant ? 16) dst (constant ? 40)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  mv_a40_r16--
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  cmpz_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range (constant ? 0) (constant ? 31) dst))
      (= (tmp 1) (reg-range (constant ? 0) (constant ? 31) src))
      (= (tmp 3) (icmp eq (constant ? 32) (tmp 0) (tmp 1)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (icmp ult (constant ? 32) (tmp 0) (tmp 1)))
      (set-reg (tmp 4) (tmp 5)))))

(instruction
  mv_a40_r16++
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 2) (tmp 3))
      (= (tmp 5) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  cmp_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (sext (constant ? 16) src (constant ? 40)))
      (= (tmp 2) (icmp eq (constant ? 40) dst (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (icmp slt (constant ? 40) dst (tmp 0)))
      (set-reg (tmp 3) (tmp 4)))))

(instruction
  mv_a40_r16++m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 2) (tmp 3))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  ldc_nimm9_a16
  (pattern
    (constraints
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (immediate simm8b ((-128 . -1) (1 . 128)))
      (allocate-in (tmp 0) (reg-flag a dst)))
    (code
      (set-reg dst simm8b)
      (= (tmp 1) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 0) (tmp 1))))
  (pattern
    (constraints
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (immediate simm8b ((-128 . -1) (1 . 128))))
    (code
      (set-reg dst simm8b))))

(instruction
  mv_a40_r16-no-modifier
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm rN (tmp 0))
      (= (tmp 2) (add (constant ? 32) rN (constant ? 1)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 2) (tmp 3)))))

(instruction
  shft_a16_nimm6_a16
  (pattern
    (constraints
      (immediate SImm ((1 . 16)))
      (aliases ((tmp 2) (tmp 4)))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l)))
    (code
      (= (tmp 1) (sub (constant ? 5) (constant ? 0) SImm))
      (= (tmp 2) (lshr (constant ? 16) src (tmp 1)))
      (set-reg dst (tmp 4)))))

(instruction
  mv_r16_a40--
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range ldm (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) rN dst))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range ldm (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) dst (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) rN (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  mv_r16_a40++
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range ldm (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) rN dst))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range ldm (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) dst (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) rN (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 5)))))

(instruction
  cmp_nimm16_a16l
  (pattern
    (constraints
      (immediate SImm ((-32768 . 32767)))
      (allocate-in (tmp 2) (reg-flag mi dst))
      (allocate-in dst (a0h a1h a2h a3h a0l a1l a2l a3l))
      (allocate-in (tmp 0) (reg-flag ac dst)))
    (code
      (= (tmp 1) (icmp eq (constant ? 16) dst SImm))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp slt (constant ? 16) dst SImm))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  bswap_a16h_a16h
  (pattern
    (constraints
      (allocate-in dst (a4h a5h a6h a7h a4l a5l a6l a7l))
      (allocate-in src (a4h a5h a6h a7h a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 1) (reg-range src (constant ? 8) (constant ? 15)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 3) (reg-range src (constant ? 0) (constant ? 7)))
      (set-reg (tmp 2) (tmp 3)))))

(instruction
  mv_r16_a40++m
  (pattern
    (constraints
      (allocate-in (tmp 5) (reg-flag m rN))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range ldm (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) rN dst))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range ldm (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) dst (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) rN (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 6) (add (constant ? 16) rN (tmp 5)))
      (set-reg rN (tmp 6)))))

(instruction
  mv_a16_brc16
  (pattern
    (constraints
      (allocate-in brcN (brc2 brc1))
      (aliases (src (tmp 4)))
      (allocate-in src (a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (set-reg brcN (tmp 4)))))

(instruction
  mv_a40_dp16_nimm5
  (pattern
    (constraints
      (immediate SImm ((-16 . 15)))
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (allocate-in dpop (dp))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) dpop SImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (immediate SImm ((-16 . 15)))
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (allocate-in dpop (dp))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) dpop SImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  copys_a40_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 0) (reg-flag a dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (set-reg dst src)
      (= (tmp 1) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 0) (tmp 1)))))

(instruction
  mv_dp16_nimm5_a40
  (pattern
    (constraints
      (immediate SImm ((-16 . 15)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dpop (dp)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (= (tmp 1) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 2) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 3) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 4) (add (constant ? 32) (tmp 0) (constant ? 1)))
      (= (tmp 5) (load-mem (constant ? 16) ldm (tmp 4)))
      (set-reg (tmp 3) (tmp 5)))))

(instruction
  shft2_a40_nimm6_a40
  (pattern
    (constraints
      (immediate SImm ((1 . 16)))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 15) (reg-flag ag dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 2) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 4) (lshr (constant ? 16) (tmp 2) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 6) (reg-range src (constant ? 15) (constant ? 31)))
      (= (tmp 7) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 8) (lshr (constant ? 16) (tmp 6) (tmp 7)))
      (set-reg (tmp 5) (tmp 8))
      (set-reg (tmp 15) (constant ? 0)))))

(instruction
  mv_a40_r16ll_nimm4
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 3) (tmp 4)))
      (immediate UImm ((1 . 16)))
      (allocate-in rN (r1 r2 r3 r0))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 5) (add (constant ? 16) rN UImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 2) (tmp 3) (tmp 4)))
      (immediate UImm ((1 . 16)))
      (allocate-in rN (r1 r2 r3 r0))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 2) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 5) (add (constant ? 16) rN UImm))
      (= (tmp 6) (reg-range (tmp 4) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (tmp 5) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (tmp 5) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 4) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  shft4_a40_nimm5_a40
  (pattern
    (constraints
      (immediate SImm ((1 . 8)))
      (allocate-in (tmp 29) (reg-flag ag dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 1) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 2) (reg-range src (constant ? 0) (constant ? 7)))
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 4) (lshr (constant ? 8) (tmp 2) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 6) (reg-range src (constant ? 8) (constant ? 15)))
      (= (tmp 7) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 8) (lshr (constant ? 8) (tmp 6) (tmp 7)))
      (set-reg (tmp 5) (tmp 8))
      (= (tmp 9) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 10) (reg-range src (constant ? 16) (constant ? 23)))
      (= (tmp 11) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 12) (lshr (constant ? 8) (tmp 10) (tmp 11)))
      (set-reg (tmp 9) (tmp 12))
      (= (tmp 13) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 14) (reg-range src (constant ? 24) (constant ? 31)))
      (= (tmp 15) (sub (constant ? 16) (constant ? 0) SImm))
      (= (tmp 16) (lshr (constant ? 8) (tmp 14) (tmp 15)))
      (set-reg (tmp 13) (tmp 16))
      (set-reg (tmp 29) (constant ? 0)))))

(instruction
  push_any32
  (pattern
    (constraints
      (aliases (src (tmp 5)))
      (allocate-in src (a01g a23g a45g a67g r01 r23 r45 r67 r89 r1011 r1213 r1415 m01 m23 balen0 balen1 balen2 balen3 dc01 dfdp brc12 lpa cpa retpc pref0 pref1 ac01 af1032 af5476 cnt pid pia cbd pr0 pr1 pc)))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) (constant ? 2)))
      (set-reg src (tmp 0))
      (= (tmp 6) (reg-range (tmp 5) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (register sp) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (register sp) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 5) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((0 . 0)))
      (aliases (src (tmp 4) (tmp 5)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) (constant ? 2)))
      (set-reg src (tmp 0))
      (= (tmp 6) (reg-range (tmp 5) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (register sp) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (register sp) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 5) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9))))
  (pattern
    (constraints
      (reg-flag s src ((1 . 1)))
      (aliases ((tmp 3) (tmp 4) (tmp 5)))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (sub (constant ? 16) (register sp) (constant ? 2)))
      (set-reg src (tmp 0))
      (= (tmp 3) (satadd (constant ? 40) (constant ? 0) src))
      (= (tmp 6) (reg-range (tmp 5) (constant ? 16) (constant ? 31)))
      (store (constant ? 16) ldm (register sp) (tmp 6))
      (= (tmp 8) (add (constant ? 32) (register sp) (constant ? 1)))
      (= (tmp 9) (reg-range (tmp 5) (constant ? 0) (constant ? 15)))
      (store (constant ? 16) ldm (tmp 8) (tmp 9)))))

(instruction
  norm2min_a40_a40_a16l
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0h a1h a2h a3h))
      (allocate-in (tmp 2) (reg-flag a dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 40) (constant ? 1) (constant ? 1)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi (((constant ? 1) . bb_0) ((constant ? 1) . bb_1))))
      (set-reg dst (tmp 1))
      (= (tmp 3) (reg-range (tmp 2) (constant ? 16) (constant ? 39)))
      (= (tmp 4) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 3) (tmp 4))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0l a1l a2l a3l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 40) (constant ? 1) (constant ? 1)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi (((constant ? 1) . bb_0) ((constant ? 1) . bb_1))))
      (set-reg dst (tmp 1)))))

(instruction
  pop_any32
  (pattern
    (constraints
      (allocate-in dst (a1 a2 a0 r01 r23 r45 r67 r89 r1011 r1213 r1415 a3 a4 a5 a6 a7 pref0 pref1 pc cnt brc12 cpa m01 m23 lpa balen3 balen1 balen2 balen0 ac01 af1032 af5476 a01g a23g a45g a67g pid pia cbd pr0 pr1 retpc dfdp dc01)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) (register sp) (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (add (constant ? 16) (register sp) (constant ? 1)))
      (set-reg (register sp) (tmp 5)))))

(instruction
  shft4_a40_a16_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 30) (reg-flag ag dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 16) src2 (constant ? 0)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (= (tmp 1) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 2) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 3) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 4) (lshr (constant ? 8) (tmp 2) (tmp 3)))
      (set-reg (tmp 1) (tmp 4))
      (= (tmp 5) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 6) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 7) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 8) (lshr (constant ? 8) (tmp 6) (tmp 7)))
      (set-reg (tmp 5) (tmp 8))
      (= (tmp 9) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 10) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 11) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 12) (lshr (constant ? 8) (tmp 10) (tmp 11)))
      (set-reg (tmp 9) (tmp 12))
      (= (tmp 13) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 14) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 15) (sub (constant ? 16) (constant ? 0) src2))
      (= (tmp 16) (lshr (constant ? 8) (tmp 14) (tmp 15)))
      (set-reg (tmp 13) (tmp 16))
      (br bb_2)
      (label bb_1)
      (= (tmp 17) (reg-range dst (constant ? 0) (constant ? 7)))
      (= (tmp 18) (reg-range src1 (constant ? 0) (constant ? 7)))
      (= (tmp 19) (shl (constant ? 8) (tmp 18) src2))
      (set-reg (tmp 17) (tmp 19))
      (= (tmp 20) (reg-range dst (constant ? 8) (constant ? 15)))
      (= (tmp 21) (reg-range src1 (constant ? 8) (constant ? 15)))
      (= (tmp 22) (shl (constant ? 8) (tmp 21) src2))
      (set-reg (tmp 20) (tmp 22))
      (= (tmp 23) (reg-range dst (constant ? 16) (constant ? 23)))
      (= (tmp 24) (reg-range src1 (constant ? 16) (constant ? 23)))
      (= (tmp 25) (shl (constant ? 8) (tmp 24) src2))
      (set-reg (tmp 23) (tmp 25))
      (= (tmp 26) (reg-range dst (constant ? 24) (constant ? 31)))
      (= (tmp 27) (reg-range src1 (constant ? 24) (constant ? 31)))
      (= (tmp 28) (shl (constant ? 8) (tmp 27) src2))
      (set-reg (tmp 26) (tmp 28))
      (br bb_2)
      (label bb_2)
      (= (tmp 29) (phi ((no-value . bb_0) (no-value . bb_1))))
      (set-reg (tmp 30) (constant ? 0)))))

(instruction
  popi_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) ldm (register sp)))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) (register sp) (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) ldm (tmp 3)))
      (set-reg (tmp 2) (tmp 4))
      (= (tmp 5) (add (constant ? 16) (register sp) (constant ? 2)))
      (set-reg (register sp) (tmp 5)))))

(instruction
  norm2min_a40_a40_a16h
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a4h a5h a6h a7h))
      (allocate-in (tmp 2) (reg-flag a dst)))
    (code
      (= (tmp 0) (icmp slt (constant ? 40) (constant ? 1) (constant ? 1)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi (((constant ? 1) . bb_0) ((constant ? 1) . bb_1))))
      (set-reg dst (tmp 1))
      (= (tmp 3) (reg-range (tmp 2) (constant ? 16) (constant ? 39)))
      (= (tmp 4) (sext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 3) (tmp 4))))
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a4l a5l a6l a7l)))
    (code
      (= (tmp 0) (icmp slt (constant ? 40) (constant ? 1) (constant ? 1)))
      (br (tmp 0) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 1) (phi (((constant ? 1) . bb_0) ((constant ? 1) . bb_1))))
      (set-reg dst (tmp 1)))))

(instruction
  sext_a40
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg dst (tmp 0)))))

(instruction
  mv_ext16_ext16
  (pattern
    (constraints
      (aliases (src (tmp 4)))
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr dmrefl dmrefh dmmaskl dmmaskh dmaddrl dmaddrh dmpcl dmpch dma dmc pmpcl0l pmpcl0h pmpcl1l pmpcl1h pmpcc0l pmpcc0h pmpcc1l pmpcc1h pmc plda ppcl ppch msgn msgr msgs msgl msgc msgt msgw msge dirqpcl dirqpch trcen trcrp trcdl trcdh psidl psidh bradfd udid dmsdl dmsdh flst trcc a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 brad0l brad0h brad1l brad1h brlen0 brlen1 bradf0 repc nw lpal lpah cpal cpah iitx nid crev frev hid cdol cdoh cpol cpoh cdll cdlh cpll cplh retpcl retpch pcel pceh bfnl bfnh cmtype predcfg lpmcfg plc bcfg pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc ipl0 ipl1 isr0l isr0h isr1l isr1h intno icfg cntl cnth pidl pidh pira piwa))
      (allocate-in src (udid dmsdl dmsdh flst trcc a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 brad0l brad0h brad1l brad1h brlen0 brlen1 bradf0 repc nw lpal lpah cpal cpah iitx nid crev frev hid cdol cdoh cpol cpoh cdll cdlh cpll cplh retpcl retpch pcel pceh bfnl bfnh cmtype predcfg lpmcfg plc bcfg pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc ipl0 ipl1 isr0l isr0h isr1l isr1h intno icfg cntl cnth pidl pidh pira piwa prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr dmrefl dmrefh dmmaskl dmmaskh dmaddrl dmaddrh dmpcl dmpch dma dmc pmpcl0l pmpcl0h pmpcl1l pmpcl1h pmpcc0l pmpcc0h pmpcc1l pmpcc1h pmc plda ppcl ppch msgn msgr msgs msgl msgc msgt msgw msge dirqpcl dirqpch trcen trcrp trcdl trcdh psidl psidh bradfd)))
    (code
      (set-reg dst (tmp 4)))))

(instruction
  mv_any16_dp16_nimm13
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (aliases (src (tmp 5)))
      (allocate-in dpop (dp))
      (allocate-in src (a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 tconfig2 tval tref tnr)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (store (constant ? 16) ldm (tmp 0) (tmp 5)))))

(instruction
  maxs_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 3) (reg-flag c dst)))
    (code
      (= (tmp 0) (reg-range src1 (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range src2 (constant ? 0) (constant ? 31)))
      (= (tmp 2) (icmp sgt (constant ? 32) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_r16_a40-no-modifier
  (pattern
    (constraints
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15)))
    (code
      (= (tmp 0) (reg-range ldm (constant ? 16) (constant ? 31)))
      (= (tmp 1) (load-mem (constant ? 16) rN dst))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 2) (reg-range ldm (constant ? 0) (constant ? 15)))
      (= (tmp 3) (add (constant ? 32) dst (constant ? 1)))
      (= (tmp 4) (load-mem (constant ? 16) rN (tmp 3)))
      (set-reg (tmp 2) (tmp 4)))))

(instruction
  mv_dp16_nimm13_any16
  (pattern
    (constraints
      (immediate SImm ((-4096 . 4095)))
      (allocate-in dst (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa))
      (allocate-in dpop (dp)))
    (code
      (= (tmp 0) (add (constant ? 16) dpop SImm))
      (= (tmp 1) (load-mem (constant ? 16) ldm (tmp 0)))
      (set-reg dst (tmp 1)))))

(instruction
  xor_a40_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 1) (reg-flag ac dst))
      (allocate-in (tmp 7) (reg-flag ls dst))
      (allocate-in (tmp 9) (reg-flag op dst))
      (allocate-in (tmp 5) (reg-flag ms dst))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (bit_xor (constant ? 40) src1 src2))
      (set-reg dst (tmp 0))
      (= (tmp 2) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 1) (tmp 2))
      (= (tmp 4) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 3) (tmp 4))
      (= (tmp 6) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 8) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 7) (tmp 8))
      (= (tmp 10) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 10) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 11) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 9) (tmp 11)))))

(instruction
  max2_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag a dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (reg-range src1 (constant ? 0) (constant ? 15)))
      (= (tmp 2) (reg-range src2 (constant ? 0) (constant ? 15)))
      (= (tmp 3) (icmp sgt (constant ? 16) (tmp 1) (tmp 2)))
      (br (tmp 3) bb_0 bb_1)
      (label bb_0)
      (set-reg (tmp 0) (tmp 1))
      (br bb_2)
      (label bb_1)
      (set-reg (tmp 0) (tmp 2))
      (br bb_2)
      (label bb_2)
      (= (tmp 4) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 5) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 6) (reg-range src1 (constant ? 16) (constant ? 31)))
      (= (tmp 7) (reg-range src2 (constant ? 16) (constant ? 31)))
      (= (tmp 8) (icmp sgt (constant ? 16) (tmp 6) (tmp 7)))
      (br (tmp 8) bb_3 bb_4)
      (label bb_3)
      (set-reg (tmp 5) (tmp 6))
      (br bb_5)
      (label bb_4)
      (set-reg (tmp 5) (tmp 7))
      (br bb_5)
      (label bb_5)
      (= (tmp 9) (phi ((no-value . bb_3) (no-value . bb_4))))
      (= (tmp 11) (sext (constant ? 32) dst (constant ? 40)))
      (set-reg (tmp 10) (tmp 11)))))

(instruction
  mv_any16_r16++
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 1) (add (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  xnor_a40_a40_a40
  (pattern
    (constraints
      (allocate-in src2 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 10) (reg-flag op dst))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src1 (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 8) (reg-flag ls dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 40) src1 src2))
      (= (tmp 1) (bit_not (constant ? 40) (tmp 0)))
      (set-reg dst (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq dst (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range dst (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range dst (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq dst (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  mv_any16_r16--
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 1) (sub (constant ? 16) rN (constant ? 1)))
      (set-reg rN (tmp 1)))))

(instruction
  xor_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 15)))
      (= (tmp 1) (bit_xor (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  zext_a40_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ag dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 0) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 31)))
      (set-reg (tmp 0) (tmp 1))
      (set-reg (tmp 2) (constant ? 0)))))

(instruction
  maxz2_a40_a16
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in (tmp 6) (reg-flag a dst))
      (allocate-in dst (a0h a1h a2h a3h a4h a5h a6h a7h))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp ugt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1))))
      (= (tmp 7) (reg-range (tmp 6) (constant ? 16) (constant ? 39)))
      (= (tmp 8) (zext (constant ? 16) dst (constant ? 24)))
      (set-reg (tmp 7) (tmp 8))))
  (pattern
    (constraints
      (allocate-in (tmp 3) (reg-flag c dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag c dst))
      (allocate-in src (a0 a1 a2 a3 a4 a5 a6 a7)))
    (code
      (= (tmp 0) (reg-range src (constant ? 16) (constant ? 31)))
      (= (tmp 1) (reg-range src (constant ? 0) (constant ? 15)))
      (= (tmp 2) (icmp ugt (constant ? 16) (tmp 0) (tmp 1)))
      (br (tmp 2) bb_0 bb_1)
      (label bb_0)
      (set-reg dst (tmp 0))
      (set-reg (tmp 3) (constant ? 0))
      (br bb_2)
      (label bb_1)
      (set-reg dst (tmp 1))
      (set-reg (tmp 4) (constant ? 1))
      (br bb_2)
      (label bb_2)
      (= (tmp 5) (phi ((no-value . bb_0) (no-value . bb_1)))))))

(instruction
  mv_any16_r16--Imm
  (pattern
    (constraints
      (immediate SImm ((-15 . -1)))
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src)
      (= (tmp 1) (add (constant ? 16) rN SImm))
      (set-reg rN (tmp 1)))))

(instruction
  xorh_a16_a40
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0 a1 a2 a3 a4 a5 a6 a7))
      (allocate-in (tmp 4) (reg-flag mi dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 8) (reg-flag ls dst))
      (allocate-in (tmp 6) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag op dst)))
    (code
      (= (tmp 0) (reg-range dst (constant ? 16) (constant ? 31)))
      (= (tmp 1) (bit_xor (constant ? 16) (tmp 0) src))
      (set-reg (tmp 0) (tmp 1))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 0) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 5) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 4) (tmp 5))
      (= (tmp 7) (reg-range (tmp 0) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 6) (tmp 7))
      (= (tmp 9) (reg-range (tmp 0) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 11) (icmp (constant ? 1) eq (tmp 0) (constant ? 0)))
      (br (tmp 11) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 12) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 10) (tmp 12)))))

(instruction
  xor_a16_a16_low
  (pattern
    (constraints
      (allocate-in (tmp 2) (reg-flag ac dst))
      (allocate-in dst (a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 4) (reg-flag a dst))
      (allocate-in (tmp 7) (reg-flag a dst))
      (allocate-in src (a0h a1h a2h a3h a4h a5h a6h a7h a0l a1l a2l a3l a4l a5l a6l a7l))
      (allocate-in (tmp 5) (reg-flag mi dst))
      (allocate-in (tmp 8) (reg-flag ms dst))
      (allocate-in (tmp 10) (reg-flag a dst))
      (allocate-in (tmp 14) (reg-flag op dst))
      (allocate-in (tmp 13) (reg-flag a dst))
      (allocate-in (tmp 11) (reg-flag ls dst))
      (allocate-in (tmp 1) (reg-flag a dst)))
    (code
      (= (tmp 0) (bit_xor (constant ? 16) dst src))
      (set-reg dst (tmp 0))
      (= (tmp 3) (icmp (constant ? 80) eq (tmp 1) (constant ? 0)))
      (set-reg (tmp 2) (tmp 3))
      (= (tmp 6) (reg-range dst (constant ? 39) (constant ? 39)))
      (set-reg (tmp 5) (tmp 6))
      (= (tmp 9) (reg-range (tmp 7) (constant ? 31) (constant ? 31)))
      (set-reg (tmp 8) (tmp 9))
      (= (tmp 12) (reg-range (tmp 10) (constant ? 0) (constant ? 0)))
      (set-reg (tmp 11) (tmp 12))
      (= (tmp 15) (icmp (constant ? 1) eq (tmp 13) (constant ? 0)))
      (br (tmp 15) bb_0 bb_1)
      (label bb_0)
      (br bb_2)
      (label bb_1)
      (br bb_2)
      (label bb_2)
      (= (tmp 16) (phi (((constant ? 1) . bb_0) ((constant ? 0) . bb_1))))
      (set-reg (tmp 14) (tmp 16)))))

(instruction
  mv_any16_r16-no-modifier
  (pattern
    (constraints
      (allocate-in rN (r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15))
      (allocate-in src (prc pr0l pr0h pr1l pr1h tcount0 tperiod0 tscale0 tconfig0 tcount1 tperiod1 tscale1 tconfig1 tcount2 tperiod2 tscale2 a0g a1g a2g a3g a4g a5g a6g a7g a0l a1l a2l a3l a4l a5l a6l a7l a0h a1h a2h a3h a4h a5h a6h a7h ac0 ac1 af10 af32 af54 af76 tval tconfig2 r0 tref r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 m0 m1 m2 m3 ba0 ba1 ba2 ba3 len0 len1 len2 len3 dc0 dc1 df dp sp splh spll cuc csc cuf cb cd ct pcl pch brc1 brc2 bradf0 repc nw lpal lpah cpal cpah iitx nid retpcl retpch tnr pref0l pref0h pref1l pref1h imr ifr icl isw iptr isb ifc cntl cnth pidl pidh pira piwa)))
    (code
      (store (constant ? 16) ldm rN src))))
