{C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practica_VHDL/Ejercicio_6/shift_reg_Nb_serie/Fuentes/shift_reg_Nb_serie.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practica_VHDL/Ejercicio_6/shift_reg_Nb_serie/Fuentes/shift_reg_Nb_serie.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shift_reg_Nb_serie
-- Compiling architecture shift_reg_Nb_serie_arq of shift_reg_Nb_serie

} {} {}} {C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practica_VHDL/Ejercicio_5/ffd/Fuentes/ffd.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practica_VHDL/Ejercicio_5/ffd/Fuentes/ffd.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ffd
-- Compiling architecture ffd_arq of ffd

} {} {}}
