// Seed: 2774280202
module module_0 ();
  assign id_1 = -1'b0;
  always if (1) id_2 <= id_2;
  wire id_3;
  tri0 id_4, id_5 = 1;
  wire id_6, id_7;
  id_8(
      id_2, -1
  );
  wand id_9;
  wire id_10;
  assign module_1.id_6 = 0;
  assign id_9 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output wor id_2,
    input tri0 void id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8
);
  assign id_7 = id_0;
  assign id_2 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  parameter id_10 = id_10;
  wire id_11;
endmodule
