
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//603.bwaves_s-2931B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000003 cycles: 2949305 heartbeat IPC: 3.39063 cumulative IPC: 3.39063 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5897334 heartbeat IPC: 3.3921 cumulative IPC: 3.39136 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8845333 heartbeat IPC: 3.39213 cumulative IPC: 3.39162 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11793413 heartbeat IPC: 3.39204 cumulative IPC: 3.39172 (Simulation time: 0 hr 11 min 26 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14741498 heartbeat IPC: 3.39203 cumulative IPC: 3.39179 (Simulation time: 0 hr 14 min 14 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 14741498 (Simulation time: 0 hr 14 min 14 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23287554 heartbeat IPC: 1.17013 cumulative IPC: 1.17013 (Simulation time: 0 hr 17 min 32 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31840784 heartbeat IPC: 1.16915 cumulative IPC: 1.16964 (Simulation time: 0 hr 20 min 52 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 40396951 heartbeat IPC: 1.16875 cumulative IPC: 1.16934 (Simulation time: 0 hr 24 min 10 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 48935839 heartbeat IPC: 1.17111 cumulative IPC: 1.16978 (Simulation time: 0 hr 27 min 26 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 57471952 heartbeat IPC: 1.17149 cumulative IPC: 1.17013 (Simulation time: 0 hr 30 min 43 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 66064004 heartbeat IPC: 1.16387 cumulative IPC: 1.16908 (Simulation time: 0 hr 34 min 1 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 74708131 heartbeat IPC: 1.15685 cumulative IPC: 1.16732 (Simulation time: 0 hr 37 min 17 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 83371777 heartbeat IPC: 1.15425 cumulative IPC: 1.16567 (Simulation time: 0 hr 40 min 24 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 92017351 heartbeat IPC: 1.15666 cumulative IPC: 1.16466 (Simulation time: 0 hr 43 min 16 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 100671586 heartbeat IPC: 1.1555 cumulative IPC: 1.16374 (Simulation time: 0 hr 45 min 55 sec) 
Finished CPU 0 instructions: 100000000 cycles: 85930088 cumulative IPC: 1.16374 (Simulation time: 0 hr 45 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.16374 instructions: 100000000 cycles: 85930088

CPU 0 Average Load ROB stall cycles: 1.51045e+07
CPU 0 Fraction of times ROB stalled by Loads: 26.2367
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.20882e+08
Issued all: 48248908
Issued LT all: 33701557
rob_not_full_when_issued_lt_all: 29338635
Issued LT one: 29928554
rob_not_full_when_issued_lt_one: 26128354
FVP critical_dynamic_instances_0: 16341517
FVP unique_critical_ips_0: 65
 Total stall cycles: 62367879
 Total load stall cycles: 137759111346692
Unique Load IPs: 182
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.0153846
Critical_IP_Detector_Accuracy_80: 0.0153846
Critical_IP_Detector_Accuracy_90: 0.0153846
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 610339
stat_90_percent_non_critical_ip_stalls_freq: 18446744073708941277
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 135.148
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 1.08742e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 675882
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 795959
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 207086
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 183940
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 209483
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 142356
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 178186
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 675882
Critical_ROB_Stalls_Percent_0_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 484700
Critical_ROB_Stalls_Percent_0_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 126113
Critical_ROB_Stalls_Percent_0_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 114957
Critical_ROB_Stalls_Percent_0_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 136582
Critical_ROB_Stalls_Percent_0_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 95577
Critical_ROB_Stalls_Percent_0_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 148742
Critical_ROB_Stalls_Percent_1_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 675882
Critical_ROB_Stalls_Percent_1_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 484700
Critical_ROB_Stalls_Percent_1_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 126113
Critical_ROB_Stalls_Percent_1_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 114957
Critical_ROB_Stalls_Percent_1_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 136582
Critical_ROB_Stalls_Percent_1_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 95577
Critical_ROB_Stalls_Percent_1_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 148742
Critical_ROB_Stalls_Percent_2_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 675882
Critical_ROB_Stalls_Percent_2_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 484700
Critical_ROB_Stalls_Percent_2_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 126113
Critical_ROB_Stalls_Percent_2_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 114957
Critical_ROB_Stalls_Percent_2_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 136582
Critical_ROB_Stalls_Percent_2_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 95577
Critical_ROB_Stalls_Percent_2_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 148742
Critical_ROB_Stalls_Percent_3_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 675882
Critical_ROB_Stalls_Percent_3_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 484700
Critical_ROB_Stalls_Percent_3_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 126113
Critical_ROB_Stalls_Percent_3_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 114957
Critical_ROB_Stalls_Percent_3_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 136582
Critical_ROB_Stalls_Percent_3_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 95577
Critical_ROB_Stalls_Percent_3_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 148742
Critical_ROB_Stalls_Percent_4_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 675882
Critical_ROB_Stalls_Percent_4_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 484700
Critical_ROB_Stalls_Percent_4_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 126113
Critical_ROB_Stalls_Percent_4_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 114957
Critical_ROB_Stalls_Percent_4_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 136582
Critical_ROB_Stalls_Percent_4_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 95577
Critical_ROB_Stalls_Percent_4_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 148742
Critical_ROB_Stalls_Percent_5_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 675882
Critical_ROB_Stalls_Percent_5_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 484700
Critical_ROB_Stalls_Percent_5_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 126113
Critical_ROB_Stalls_Percent_5_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 114957
Critical_ROB_Stalls_Percent_5_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 136582
Critical_ROB_Stalls_Percent_5_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 95577
Critical_ROB_Stalls_Percent_5_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 148742
Critical_ROB_Stalls_Percent_6_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 675882
Critical_ROB_Stalls_Percent_6_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 484700
Critical_ROB_Stalls_Percent_6_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 126113
Critical_ROB_Stalls_Percent_6_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 114957
Critical_ROB_Stalls_Percent_6_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 136582
Critical_ROB_Stalls_Percent_6_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 95577
Critical_ROB_Stalls_Percent_6_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 148742
Critical_ROB_Stalls_Percent_7_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 675882
Critical_ROB_Stalls_Percent_7_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 484700
Critical_ROB_Stalls_Percent_7_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 126113
Critical_ROB_Stalls_Percent_7_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 114957
Critical_ROB_Stalls_Percent_7_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 136582
Critical_ROB_Stalls_Percent_7_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 95577
Critical_ROB_Stalls_Percent_7_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 148742
Critical_ROB_Stalls_Percent_8_Bucket_0: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 675882
Critical_ROB_Stalls_Percent_8_Bucket_1: 311259
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 484700
Critical_ROB_Stalls_Percent_8_Bucket_2: 80973
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 126113
Critical_ROB_Stalls_Percent_8_Bucket_3: 68983
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 114957
Critical_ROB_Stalls_Percent_8_Bucket_4: 72901
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 136582
Critical_ROB_Stalls_Percent_8_Bucket_5: 46779
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 95577
Critical_ROB_Stalls_Percent_8_Bucket_6: 29444
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 148742
Average ROB occupancy Load Stall Begin: 97.6175
Average ROB occupancy Load Stall End: 118.3
Min ROB occupancy Load Stall Begin: 2
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 2
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 1056957
 ROB Load Stall End Bucket Count 0: 675882
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 543104
 ROB Load Stall End Bucket Count 1: 795959
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 195011
 ROB Load Stall End Bucket Count 2: 207086
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 209220
 ROB Load Stall End Bucket Count 3: 183940
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 199300
 ROB Load Stall End Bucket Count 4: 209483
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 116521
 ROB Load Stall End Bucket Count 5: 142356
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 72779
 ROB Load Stall End Bucket Count 6: 178186
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   12075768  HIT:   12075768  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   12075768  HIT:   12075768  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   13963722	FORWARD:          0	MERGED:    1887954	TO_CACHE:   12075768

DTLB TOTAL     ACCESS:   23207238  HIT:   23022283  MISS:     184955  HIT %:     99.203  MISS %:   0.796971   MPKI: 1.84955
DTLB LOAD TRANSLATION ACCESS:   23207238  HIT:   23022283  MISS:     184955  HIT %:     99.203  MISS %:   0.796971   MPKI: 1.84955
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 49.0707 cycles
DTLB RQ	ACCESS:   35161788	FORWARD:          0	MERGED:   11944556	TO_CACHE:   23217232

STLB TOTAL     ACCESS:    1011604  HIT:     990300  MISS:      21304  HIT %:     97.894  MISS %:    2.10596   MPKI: 0.21304
STLB LOAD TRANSLATION ACCESS:     184955  HIT:     163651  MISS:      21304  HIT %:    88.4815  MISS %:    11.5185   MPKI: 0.21304
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     826649  HIT:     826649  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 339.992 cycles
STLB RQ	ACCESS:    4546323	FORWARD:          0	MERGED:    3534719	TO_CACHE:    1011604

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   37748957  HIT:   36056893  MISS:    1692064  HIT %:    95.5176  MISS %:    4.48241   MPKI: 16.9206
L1D LOAD      ACCESS:   16860018  HIT:   16690241  MISS:     169777  HIT %:     98.993  MISS %:    1.00698   MPKI: 1.69777
L1D RFO       ACCESS:   16528002  HIT:   15902507  MISS:     625495  HIT %:    96.2155  MISS %:    3.78446   MPKI: 6.25495
L1D PREFETCH  ACCESS:    4360937  HIT:    3464145  MISS:     896792  HIT %:    79.4358  MISS %:    20.5642   MPKI: 8.96792
L1D PREFETCH  REQUESTED:    8903655  ISSUED:    8722736  USEFUL:     892533  USELESS:       4237
L1D USEFUL LOAD PREFETCHES:     892533 PREFETCH ISSUED TO LOWER LEVEL:     896872  ACCURACY: 99.5162
L1D TIMELY PREFETCHES:     892533 LATE PREFETCHES: 77 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 896872 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 2989.69 cycles
L1D RQ	ACCESS:   25747523	FORWARD:          0	MERGED:    8409858	TO_CACHE:   16891568
L1D WQ	ACCESS:   18324522	FORWARD:     446097	MERGED:      54302	TO_CACHE:   18270220
L1D PQ	ACCESS:    4361368	FORWARD:          0	MERGED:          0	TO_CACHE:    4361368

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 4820060
L1D ROI Sum of L1D PQ occupancy: 68905473
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   13963721  HIT:   13963721  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   13963721  HIT:   13963721  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   20485528	FORWARD:          0	MERGED:    6521806	TO_CACHE:   13963722

BTB TOTAL     ACCESS:     843998  HIT:     843993  MISS:          5  HIT %:    99.9994  MISS %: 0.000592418   MPKI: 5e-05
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     843998  HIT:     843993  MISS:          5
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2334375  HIT:     819269  MISS:    1515106  HIT %:    35.0959  MISS %:    64.9041   MPKI: 15.1511
L2C LOAD      ACCESS:     169492  HIT:      43082  MISS:     126410  HIT %:    25.4183  MISS %:    74.5817   MPKI: 1.2641
L2C DATA LOAD MPKI: 1.2641
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:     612461  HIT:      17076  MISS:     595385  HIT %:     2.7881  MISS %:    97.2119   MPKI: 5.95385
L2C PREFETCH  ACCESS:     896869  HIT:     109823  MISS:     787046  HIT %:    12.2452  MISS %:    87.7548   MPKI: 7.87046
L2C DATA PREFETCH MPKI: 7.87046
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     634232  HIT:     630880  MISS:       3352  HIT %:    99.4715  MISS %:   0.528513   MPKI: 0.03352
L2C LOAD TRANSLATION ACCESS:      21321  HIT:      18408  MISS:       2913  HIT %:    86.3374  MISS %:    13.6626   MPKI: 0.02913
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      22119  USELESS:     764768
L2C USEFUL LOAD PREFETCHES:      22119 PREFETCH ISSUED TO LOWER LEVEL:     787049  ACCURACY: 2.81037
L2C TIMELY PREFETCHES:      22119 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 260.266 cycles
L2C RQ	ACCESS:     816516	FORWARD:          0	MERGED:          0	TO_CACHE:     803274
L2C WQ	ACCESS:     634232	FORWARD:      13242	MERGED:          0	TO_CACHE:     634232
L2C PQ	ACCESS:     896872	FORWARD:          0	MERGED:          0	TO_CACHE:     896872

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 2911
L2C Data Evicting Data 1505945
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 2
L2C Data Evicting Translations 2896
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      21304  HIT:      21304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      21304  HIT:      21304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      21304  HIT:      21304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      21304  HIT:      21304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      17066  HIT:      17054  MISS:         12  HIT %:    99.9297  MISS %:  0.0703152   MPKI: 0.00012
PSCL3 LOAD TRANSLATION ACCESS:      17066  HIT:      17054  MISS:         12  HIT %:    99.9297  MISS %:  0.0703152   MPKI: 0.00012
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      21304  HIT:      21262  MISS:         42  HIT %:    99.8029  MISS %:   0.197146   MPKI: 0.00042
PSCL2 LOAD TRANSLATION ACCESS:      21304  HIT:      21262  MISS:         42  HIT %:    99.8029  MISS %:   0.197146   MPKI: 0.00042
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2106231  HIT:     723503  MISS:    1382728  HIT %:    34.3506  MISS %:    65.6494   MPKI: 13.8273
LLC LOAD      ACCESS:     126410  HIT:      20021  MISS:     106389  HIT %:    15.8381  MISS %:    84.1619   MPKI: 1.06389
LLC RFO       ACCESS:     595385  HIT:          0  MISS:     595385  HIT %:          0  MISS %:        100   MPKI: 5.95385
LLC PREFETCH  ACCESS:     787046  HIT:     122046  MISS:     665000  HIT %:    15.5068  MISS %:    84.4932   MPKI: 6.65
LLC WRITEBACK ACCESS:     594477  HIT:     581241  MISS:      13236  HIT %:    97.7735  MISS %:    2.22649   MPKI: 0.13236
LLC LOAD TRANSLATION ACCESS:       2913  HIT:        195  MISS:       2718  HIT %:    6.69413  MISS %:    93.3059   MPKI: 0.02718
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12033  USELESS:     649691
LLC USEFUL LOAD PREFETCHES:      12033 PREFETCH ISSUED TO LOWER LEVEL:     665003  ACCURACY: 1.80947
LLC TIMELY PREFETCHES:      12033 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 251.471 cycles
LLC RQ	ACCESS:     724708	FORWARD:          0	MERGED:          0	TO_CACHE:     724708
LLC WQ	ACCESS:     594477	FORWARD:          0	MERGED:          0	TO_CACHE:     594477
LLC PQ	ACCESS:     787049	FORWARD:          0	MERGED:          0	TO_CACHE:     787049

LLC Dense regions hint to LLC: 0

RAW hits: 3575455
Loads Generated: 29322981
Loads sent to L1D: 25747523
Stores Generated: 18324533
Stores sent to L1D: 18324522
Major fault: 0 Minor fault: 30129
Allocated PAGES: 30129

stream: 
stream:times selected: 978640
stream:pref_filled: 1186756
stream:pref_useful: 1179264
stream:pref_late: 107
stream:misses: 676
stream:misses_by_poll: 0

CS: 
CS:times selected: 836894
CS:pref_filled: 3622
CS:pref_useful: 3600
CS:pref_late: 3
CS:misses: 32443
CS:misses_by_poll: 15

CPLX: 
CPLX:times selected: 141614
CPLX:pref_filled: 12332
CPLX:pref_useful: 11474
CPLX:pref_late: 0
CPLX:misses: 10490
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 92
NL:pref_filled: 79
NL:pref_useful: 79
NL:pref_late: 0
NL:misses: 15
NL:misses_by_poll: 0

total selections: 1957240
total_filled: 896792
total_useful: 892533
total_late: 139
total_polluted: 15
total_misses_after_warmup: 60316
conflicts: 60008
Degree Incremented Times: 81296
Degree Decremented Times: 0

L1 IP Table Write Accesses: 11508006
L1 IP Table Read Accesses: 11447998
L1 RST Write Accesses: 861355
L1 RST Read Accesses: 1722710
L1 CSPT Write Accesses: 861355
L1 CSPT Read Accesses: 952471
L1 RR Filter Tag Write Accesses: 4542287
L1 RR Filter Tag Read Accesses: 217222268
L1 IP Table Tag Write Accesses: 11935305
L1 IP Table Tag Read Accesses: 11935305
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 7749806
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 7388423
test: 22619

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     655476  ROW_BUFFER_MISS:     714016
 DBUS_CONGESTED:        261
 WQ ROW_BUFFER_HIT:     144305  ROW_BUFFER_MISS:     451041  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 545996
0banks busy for write cycles: 6267
1banks busy for read cycles: 23805477
1banks busy for write cycles: 927760
2banks busy for read cycles: 19952567
2banks busy for write cycles: 1621826
3banks busy for read cycles: 11009368
3banks busy for write cycles: 2302889
4banks busy for read cycles: 3897539
4banks busy for write cycles: 2758053
5banks busy for read cycles: 1257494
5banks busy for write cycles: 3044755
6banks busy for read cycles: 902486
6banks busy for write cycles: 3162394
7banks busy for read cycles: 1611234
7banks busy for write cycles: 3568851
8banks busy for read cycles: 589176
8banks busy for write cycles: 4965957

CPU 0 Branch Prediction Accuracy: 99.9697% MPKI: 0.00256 Average ROB Occupancy at Mispredict: 97.5508
Branch types
NOT_BRANCH: 99155997 99.156%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 844003 0.844003%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 30129
