{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694092894291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694092894291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 21:21:34 2023 " "Processing started: Thu Sep 07 21:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694092894291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694092894291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694092894291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694092894600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694092894600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_code/fir/fir_serial/rtl/mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_code/fir/fir_serial/rtl/mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cell " "Found entity 1: mult_cell" {  } { { "../rtl/mult_cell.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/mult_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_code/fir/fir_serial/rtl/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_code/fir/fir_serial/rtl/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../rtl/mult.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_code/fir/fir_serial/rtl/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_code/fir/fir_serial/rtl/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_code/fir/fir_serial/sim/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_code/fir/fir_serial/sim/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../sim/test.sv" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/sim/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694092902661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid fir.v(145) " "Verilog HDL Implicit Net warning at fir.v(145): created implicit net for \"valid\"" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694092902661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694092902694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid fir.v(145) " "Verilog HDL or VHDL warning at fir.v(145): object \"valid\" assigned a value but never read" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694092902700 "|fir"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fir.v(40) " "Verilog HDL Always Construct warning at fir.v(40): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694092902700 "|fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fir.v(66) " "Verilog HDL assignment warning at fir.v(66): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694092902701 "|fir"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "fir.v(73) " "Verilog HDL or VHDL warning at the fir.v(73): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 73 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1694092902701 "|fir"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "fir.v(74) " "Verilog HDL or VHDL warning at the fir.v(74): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 74 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1694092902701 "|fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fir.v(83) " "Verilog HDL assignment warning at fir.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694092902701 "|fir"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdy fir.v(16) " "Output port \"rdy\" at fir.v(16) has no driver" {  } { { "../rtl/fir.v" "" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694092902701 "|fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"mult:mult_inst\"" {  } { { "../rtl/fir.v" "mult_inst" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/fir.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694092902701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cell mult:mult_inst\|mult_cell:mult_cell_inst0 " "Elaborating entity \"mult_cell\" for hierarchy \"mult:mult_inst\|mult_cell:mult_cell_inst0\"" {  } { { "../rtl/mult.v" "mult_cell_inst0" { Text "E:/Verilog_Code/FIR/FIR_Serial/rtl/mult.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694092902701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694092902841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 21:21:42 2023 " "Processing ended: Thu Sep 07 21:21:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694092902841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694092902841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694092902841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694092902841 ""}
