Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/ISE_Projects/digital_watch_n2/data_flow_n2_TB_isim_beh.exe -prj /home/ise/ISE_Projects/digital_watch_n2/data_flow_n2_TB_beh.prj work.data_flow_n2_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/two_bits_regs.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/timer_controller.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/regs.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/display_changer.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/conversor_bin_to_hex.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/clk_division.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98452 KB
Fuse CPU Usage: 1310 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity display_changer [display_changer_default]
Compiling architecture behavioral of entity clk_division [clk_division_default]
Compiling architecture behavioral of entity two_bits_regs [two_bits_regs_default]
Compiling architecture behavioral of entity four_bits_regs [four_bits_regs_default]
Compiling architecture behavioral of entity timer_controller [timer_controller_default]
Compiling architecture behavioral of entity conversor_bin_to_hex [conversor_bin_to_hex_default]
Compiling architecture behavioral of entity data_flow_n2 [data_flow_n2_default]
Compiling architecture behavior of entity data_flow_n2_tb
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Built simulation executable /home/ise/ISE_Projects/digital_watch_n2/data_flow_n2_TB_isim_beh.exe
Fuse Memory Usage: 117360 KB
Fuse CPU Usage: 1640 ms
GCC CPU Usage: 490 ms
