
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,rT,rD,0,10}                          Premise(F3)
	S2= GPR[rT]=b                                               Premise(F5)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F70)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={0,rS,rT,rD,0,10}                            ICache-Search(S5,S1)
	S7= ICache.Out=>IR_ID.In                                    Premise(F77)
	S8= IR_ID.In={0,rS,rT,rD,0,10}                              Path(S6,S7)
	S9= CtrlIR_ID=1                                             Premise(F123)
	S10= [IR_ID]={0,rS,rT,rD,0,10}                              IR_ID-Write(S8,S9)
	S11= CtrlGPR=0                                              Premise(F127)
	S12= GPR[rT]=b                                              GPR-Hold(S2,S11)
	S13= CtrlPC=0                                               Premise(F129)
	S14= CtrlPCInc=1                                            Premise(F130)
	S15= PC[Out]=addr+4                                         PC-Inc(S0,S13,S14)

ID	S16= IR_ID.Out20_16=rT                                      IR-Out(S10)
	S17= FU.OutID2=>B_EX.In                                     Premise(F276)
	S18= GPR.Rdata2=>FU.InID2                                   Premise(F324)
	S19= IR_ID.Out20_16=>GPR.RReg2                              Premise(F330)
	S20= GPR.RReg2=rT                                           Path(S16,S19)
	S21= GPR.Rdata2=b                                           GPR-Read(S20,S12)
	S22= FU.InID2=b                                             Path(S21,S18)
	S23= FU.OutID2=FU(b)                                        FU-Forward(S22)
	S24= B_EX.In=FU(b)                                          Path(S23,S17)
	S25= CtrlB_EX=1                                             Premise(F375)
	S26= [B_EX]=FU(b)                                           B_EX-Write(S24,S25)
	S27= CtrlPC=0                                               Premise(F393)
	S28= CtrlPCInc=0                                            Premise(F394)
	S29= PC[Out]=addr+4                                         PC-Hold(S15,S27,S28)

EX	S30= B_EX.Out=FU(b)                                         B_EX-Out(S26)
	S31= CMPU.A=32'b0                                           Premise(F410)
	S32= B_EX.Out=>CMPU.B                                       Premise(F411)
	S33= CMPU.B=FU(b)                                           Path(S30,S32)
	S34= CMPU.zero=CompareS(32'b0,FU(b))                        CMPU-CMPS(S31,S33)
	S35= CMPU.zero=>ConditionReg_MEM.In                         Premise(F442)
	S36= ConditionReg_MEM.In=CompareS(32'b0,FU(b))              Path(S34,S35)
	S37= CtrlConditionReg_MEM=1                                 Premise(F515)
	S38= [ConditionReg_MEM]=CompareS(32'b0,FU(b))               ConditionReg_MEM-Write(S36,S37)
	S39= CtrlPC=0                                               Premise(F527)
	S40= CtrlPCInc=0                                            Premise(F528)
	S41= PC[Out]=addr+4                                         PC-Hold(S29,S39,S40)

MEM	S42= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))             ConditionReg_MEM-Out(S38)
	S43= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F572)
	S44= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))            Path(S42,S43)
	S45= CtrlConditionReg_DMMU1=1                               Premise(F648)
	S46= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))             ConditionReg_DMMU1-Write(S44,S45)
	S47= CtrlPC=0                                               Premise(F659)
	S48= CtrlPCInc=0                                            Premise(F660)
	S49= PC[Out]=addr+4                                         PC-Hold(S41,S47,S48)

DMMU1	S50= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Out(S46)
	S51= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F705)
	S52= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))            Path(S50,S51)
	S53= CtrlConditionReg_DMMU2=1                               Premise(F781)
	S54= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))             ConditionReg_DMMU2-Write(S52,S53)
	S55= CtrlPC=0                                               Premise(F791)
	S56= CtrlPCInc=0                                            Premise(F792)
	S57= PC[Out]=addr+4                                         PC-Hold(S49,S55,S56)

DMMU2	S58= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Out(S54)
	S59= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F839)
	S60= ConditionReg_WB.In=CompareS(32'b0,FU(b))               Path(S58,S59)
	S61= CtrlConditionReg_WB=1                                  Premise(F910)
	S62= [ConditionReg_WB]=CompareS(32'b0,FU(b))                ConditionReg_WB-Write(S60,S61)
	S63= CtrlPC=0                                               Premise(F923)
	S64= CtrlPCInc=0                                            Premise(F924)
	S65= PC[Out]=addr+4                                         PC-Hold(S57,S63,S64)

WB	S66= CtrlConditionReg_WB=0                                  Premise(F1042)
	S67= [ConditionReg_WB]=CompareS(32'b0,FU(b))                ConditionReg_WB-Hold(S62,S66)
	S68= CtrlPC=0                                               Premise(F1055)
	S69= CtrlPCInc=0                                            Premise(F1056)
	S70= PC[Out]=addr+4                                         PC-Hold(S65,S68,S69)

POST	S67= [ConditionReg_WB]=CompareS(32'b0,FU(b))                ConditionReg_WB-Hold(S62,S66)
	S70= PC[Out]=addr+4                                         PC-Hold(S65,S68,S69)

