#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jul  5 12:23:27 2018
# Process ID: 1058
# Current directory: /home/chiwei/xilinx_ip/gty_64_156_10G_top
# Command line: vivado tmp_edit_project.xpr
# Log file: /home/chiwei/xilinx_ip/gty_64_156_10G_top/vivado.log
# Journal file: /home/chiwei/xilinx_ip/gty_64_156_10G_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
open_project: Time (s): cpu = 00:01:53 ; elapsed = 00:02:13 . Memory (MB): peak = 7189.352 ; gain = 1081.230 ; free physical = 8899 ; free virtual = 38245
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] gty_64_156_10G has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu116:part0:1.3'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G/gty_64_156_10G.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_bit_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_checking_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_rx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_tx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_init.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_reset_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_stimulus_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper_functions.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_prbs_any.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_top.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G/gty_64_156_10G.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_bit_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_checking_raw.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_gtwiz_userclk_rx.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_gtwiz_userclk_tx.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_init.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_reset_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_stimulus_raw.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_wrapper.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_prbs_any.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] gty_64_156_10G has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu116:part0:1.3'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G/gty_64_156_10G.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_bit_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_checking_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_rx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_tx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_init.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_reset_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_stimulus_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper_functions.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_prbs_any.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_top.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'gty_64_156_10G_top' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'sm_link' has a dependency on the module local parameter or undefined parameter 'ST_LINK_DOWN'.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (mgtrefclk0_x0y2_n mgtrefclk0_x0y2_p) were removed from the interface 'mgtrefclk'. Please review the IP interface 'mgtrefclk'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/gty_64_156_10G_example_wrapper_functions.v" from the top-level HDL file.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::unload_core /home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml
ipx::open_ipxact_file /home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] gty_64_156_10G has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu116:part0:1.3'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G/gty_64_156_10G.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_bit_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_checking_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_rx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_tx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_init.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_reset_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_stimulus_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper_functions.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_prbs_any.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_top.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G/gty_64_156_10G.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_bit_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_checking_raw.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_gtwiz_userclk_rx.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_gtwiz_userclk_tx.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_init.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_reset_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_stimulus_raw.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_example_wrapper.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_prbs_any.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/src/gty_64_156_10G_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] gty_64_156_10G has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu116:part0:1.3'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G/gty_64_156_10G.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_bit_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_checking_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_rx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_gtwiz_userclk_tx.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_init.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_reset_sync.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_stimulus_raw.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper_functions.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_example_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_prbs_any.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_64_156_10G_top/sim/gty_64_156_10G_top.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/chiwei/xilinx_ip/gty_64_156_10G_top/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'gty_64_156_10G_top' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'sm_link' has a dependency on the module local parameter or undefined parameter 'ST_LINK_DOWN'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/gty_64_156_10G_example_wrapper_functions.v" from the top-level HDL file.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  5 12:28:24 2018...
