

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 31 16:01:05 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15691|  62731|  15691|  62731|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15689|  62729|        15|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|   1103|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        0|      -|    1248|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    1248|   1395|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U36  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U37         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U38         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U39         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U40         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U41         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U42         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U43         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U44         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U45         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln40_1_fu_560_p2          |     *    |      0|  0|  33|           5|           7|
    |mul_ln40_fu_456_p2            |     *    |      0|  0|  33|           5|           7|
    |mul_ln48_1_fu_565_p2          |     *    |      0|  0|  26|           5|           6|
    |mul_ln48_fu_461_p2            |     *    |      0|  0|  26|           5|           6|
    |mul_ln4_fu_406_p2             |     *    |      0|  0|  17|           5|           5|
    |tmp10_0_0_mid2_fu_700_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_1_0_mid2_fu_708_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_2_0_mid2_fu_745_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln23_fu_522_p2            |     +    |      0|  0|  19|           1|          14|
    |add_ln24_1_fu_548_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_2_fu_554_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_3_fu_619_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_4_fu_687_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_5_fu_692_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_6_fu_726_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_7_fu_731_p2          |     +    |      0|  0|  15|           4|           8|
    |add_ln24_fu_606_p2            |     +    |      0|  0|  15|           1|           8|
    |add_ln27_1_fu_502_p2          |     +    |      0|  0|  15|           8|           8|
    |add_ln27_fu_450_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln32_1_fu_600_p2          |     +    |      0|  0|  14|           1|          10|
    |add_ln40_10_fu_848_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln40_2_fu_804_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_3_fu_758_p2          |     +    |      0|  0|  15|           2|           5|
    |add_ln40_4_fu_767_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_5_fu_813_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_6_fu_832_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_7_fu_836_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_8_fu_840_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_9_fu_844_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_fu_753_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln48_1_fu_914_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln48_2_fu_955_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln48_3_fu_992_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln48_4_fu_996_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln48_5_fu_1001_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln48_6_fu_1041_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_7_fu_1046_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_8_fu_1051_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_9_fu_1055_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_471_p2               |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_581_p2               |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_795_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp10_1_0_mid2_v_v_fu_660_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp10_2_0_mid2_v_v_fu_713_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp11_fu_517_p2               |     +    |      0|  0|  15|           9|           9|
    |tmp11_mid1_fu_666_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_512_p2             |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_647_p2        |     +    |      0|  0|  15|           9|           9|
    |icmp_ln23_fu_466_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln32_fu_477_p2           |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln33_1_fu_570_p2         |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln33_fu_420_p2           |   icmp   |      0|  0|  11|           5|           1|
    |empty_57_fu_587_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_592_p3        |  select  |      0|  0|   5|           1|           1|
    |select_ln24_1_fu_538_p3       |  select  |      0|  0|   8|           1|           8|
    |select_ln24_2_fu_736_p3       |  select  |      0|  0|   5|           1|           5|
    |select_ln24_3_fu_624_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_4_fu_629_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_5_fu_634_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_6_fu_639_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_7_fu_575_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln24_fu_528_p3         |  select  |      0|  0|   5|           1|           1|
    |select_ln32_13_fu_772_p3      |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_786_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp10_0_0_mid2_v_v_fu_653_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp12_mid2_v_v_fu_672_p3      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1103|         448|         615|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten48_phi_fu_308_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_320_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_344_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_355_p4           |   9|          2|    5|         10|
    |indvar_flatten48_reg_304                   |   9|          2|   14|         28|
    |indvar_flatten_reg_328                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    8|         48|
    |kernel_address1                            |  27|          5|    8|         40|
    |out_d_0_reg_316                            |   9|          2|    5|         10|
    |out_h_0_reg_340                            |   9|          2|    5|         10|
    |out_w_0_reg_351                            |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 260|         52|  124|        408|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1224                |  14|   0|   14|          0|
    |add_ln24_1_reg_1249              |   8|   0|    8|          0|
    |add_ln24_2_reg_1254              |   8|   0|    8|          0|
    |add_ln24_3_reg_1316              |   8|   0|    8|          0|
    |add_ln24_4_reg_1357              |   8|   0|    8|          0|
    |add_ln24_5_reg_1362              |   8|   0|    8|          0|
    |add_ln24_6_reg_1406              |   8|   0|    8|          0|
    |add_ln24_7_reg_1411              |   8|   0|    8|          0|
    |add_ln24_reg_1301                |   8|   0|    8|          0|
    |add_ln27_1_reg_1209              |   8|   0|    8|          0|
    |add_ln27_reg_1168                |   8|   0|    8|          0|
    |add_ln32_1_reg_1291              |  10|   0|   10|          0|
    |add_ln40_10_reg_1558             |  14|   0|   14|          0|
    |add_ln40_2_reg_1498              |  14|   0|   14|          0|
    |add_ln40_4_reg_1447              |  14|   0|   14|          0|
    |add_ln40_5_reg_1508              |  14|   0|   14|          0|
    |add_ln40_6_reg_1538              |  14|   0|   14|          0|
    |add_ln40_7_reg_1543              |  14|   0|   14|          0|
    |add_ln40_8_reg_1548              |  14|   0|   14|          0|
    |add_ln40_9_reg_1553              |  14|   0|   14|          0|
    |add_ln40_reg_1436                |  14|   0|   14|          0|
    |add_ln48_1_reg_1618              |  16|   0|   16|          0|
    |add_ln48_2_reg_1643              |  16|   0|   16|          0|
    |add_ln48_4_reg_1658              |  16|   0|   16|          0|
    |add_ln48_5_reg_1663              |  16|   0|   16|          0|
    |add_ln48_7_reg_1683              |  16|   0|   16|          0|
    |add_ln48_9_reg_1688              |  16|   0|   16|          0|
    |add_ln48_reg_1563                |  14|   0|   14|          0|
    |add_ln48_reg_1563_pp0_iter2_reg  |  14|   0|   14|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bias_load_reg_1568               |  16|   0|   16|          0|
    |empty_reg_1148                   |   5|   0|    5|          0|
    |icmp_ln23_reg_1185               |   1|   0|    1|          0|
    |icmp_ln32_reg_1195               |   1|   0|    1|          0|
    |icmp_ln33_reg_1163               |   1|   0|    1|          0|
    |indvar_flatten48_reg_304         |  14|   0|   14|          0|
    |indvar_flatten_reg_328           |  10|   0|   10|          0|
    |kernel_load_1_reg_1386           |  16|   0|   16|          0|
    |kernel_load_2_reg_1342           |  16|   0|   16|          0|
    |kernel_load_3_reg_1347           |  16|   0|   16|          0|
    |kernel_load_4_reg_1391           |  16|   0|   16|          0|
    |kernel_load_5_reg_1457           |  16|   0|   16|          0|
    |kernel_load_6_reg_1462           |  16|   0|   16|          0|
    |kernel_load_7_reg_1513           |  16|   0|   16|          0|
    |kernel_load_8_reg_1518           |  16|   0|   16|          0|
    |kernel_load_reg_1296             |  16|   0|   16|          0|
    |mul_ln40_10_reg_1678             |  30|   0|   30|          0|
    |mul_ln40_1_reg_1259              |   9|   0|    9|          0|
    |mul_ln40_2_reg_1573              |  30|   0|   30|          0|
    |mul_ln40_3_reg_1593              |  30|   0|   30|          0|
    |mul_ln40_4_reg_1578              |  30|   0|   30|          0|
    |mul_ln40_5_reg_1603              |  30|   0|   30|          0|
    |mul_ln40_6_reg_1628              |  30|   0|   30|          0|
    |mul_ln40_7_reg_1633              |  30|   0|   30|          0|
    |mul_ln40_8_reg_1648              |  30|   0|   30|          0|
    |mul_ln40_9_reg_1653              |  30|   0|   30|          0|
    |mul_ln40_reg_1173                |   9|   0|    9|          0|
    |mul_ln48_1_reg_1265              |   9|   0|    9|          0|
    |mul_ln48_reg_1179                |   9|   0|    9|          0|
    |mul_ln4_reg_1153                 |  10|   0|   10|          0|
    |out_d_0_reg_316                  |   5|   0|    5|          0|
    |out_d_reg_1189                   |   5|   0|    5|          0|
    |out_h_0_reg_340                  |   5|   0|    5|          0|
    |out_h_reg_1278                   |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1284            |   5|   0|    5|          0|
    |out_w_0_reg_351                  |   5|   0|    5|          0|
    |out_w_reg_1487                   |   5|   0|    5|          0|
    |reg_362                          |  16|   0|   16|          0|
    |reg_366                          |  16|   0|   16|          0|
    |select_ln24_1_reg_1234           |   8|   0|    8|          0|
    |select_ln24_2_reg_1416           |   5|   0|    5|          0|
    |select_ln24_7_reg_1271           |   1|   0|    1|          0|
    |select_ln24_reg_1229             |   5|   0|    5|          0|
    |select_ln32_13_reg_1452          |  10|   0|   10|          0|
    |select_ln32_reg_1477             |   5|   0|    5|          0|
    |tmp10_0_0_mid2_reg_1367          |  14|   0|   14|          0|
    |tmp10_0_0_mid2_v_v_reg_1321      |   9|   0|    9|          0|
    |tmp10_1_0_mid2_reg_1374          |  14|   0|   14|          0|
    |tmp10_1_0_mid2_v_v_reg_1327      |   9|   0|    9|          0|
    |tmp10_2_0_mid2_reg_1422          |  14|   0|   14|          0|
    |tmp10_2_0_mid2_v_v_reg_1381      |   9|   0|    9|          0|
    |tmp11_reg_1219                   |   9|   0|    9|          0|
    |tmp12_mid2_v_v_reg_1332          |   9|   0|    9|          0|
    |tmp_0_0_reg_1214                 |   9|   0|    9|          0|
    |tmp_1_reg_1158                   |  10|   0|   14|          4|
    |trunc_ln48_1_reg_1598            |  16|   0|   16|          0|
    |trunc_ln48_5_reg_1668            |  16|   0|   16|          0|
    |trunc_ln48_6_reg_1673            |  16|   0|   16|          0|
    |trunc_ln48_s_reg_1623            |  16|   0|   16|          0|
    |zext_ln40_1_cast14_reg_1130      |   7|   0|   14|          7|
    |zext_ln40_1_reg_1429             |   5|   0|   14|          9|
    |zext_ln40_3_reg_1492             |   5|   0|   14|          9|
    |zext_ln40_5_reg_1441             |   5|   0|   14|          9|
    |zext_ln40_reg_1124               |   7|   0|    9|          2|
    |zext_ln48_1_cast_reg_1143        |   6|   0|   14|          8|
    |zext_ln48_reg_1137               |   6|   0|    9|          3|
    |icmp_ln23_reg_1185               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1248|  32| 1236|         51|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    8|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    8|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

