// Seed: 2321025989
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  logic id_8;
  parameter id_9 = ~1;
  assign id_7 = id_8;
  assign id_8[1] = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output tri0  id_2,
    output uwire id_3,
    output logic id_4
);
  always @(posedge id_0) $signed(24);
  ;
  tri   id_6;
  logic id_7;
  ;
  wire id_8;
  ;
  assign id_2 = id_0;
  always @(posedge -1 - 1 or id_0) begin : LABEL_0
    id_4 <= id_7;
    $signed(39);
    ;
  end
  assign id_6 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6
  );
endmodule
