digraph "CFG for '_Z32SolveSmoothGaussianGlobalKernel3PfS_S_S_iiiS_S_S_S_' function" {
	label="CFG for '_Z32SolveSmoothGaussianGlobalKernel3PfS_S_S_iiiS_S_S_S_' function";

	Node0x5508450 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !5, !invariant.load !6\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %13, %18\l  %20 = add i32 %19, %12\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %22 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %23 = getelementptr i8, i8 addrspace(4)* %14, i64 6\l  %24 = bitcast i8 addrspace(4)* %23 to i16 addrspace(4)*\l  %25 = load i16, i16 addrspace(4)* %24, align 2, !range !5, !invariant.load !6\l  %26 = zext i16 %25 to i32\l  %27 = mul i32 %22, %26\l  %28 = add i32 %27, %21\l  %29 = mul nsw i32 %28, %6\l  %30 = add nsw i32 %29, %20\l  %31 = icmp slt i32 %20, %4\l  %32 = icmp slt i32 %28, %5\l  %33 = select i1 %31, i1 %32, i1 false\l  br i1 %33, label %34, label %226\l|{<s0>T|<s1>F}}"];
	Node0x5508450:s0 -> Node0x550a9f0;
	Node0x5508450:s1 -> Node0x550cd40;
	Node0x550a9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%34:\l34:                                               \l  %35 = add nsw i32 %28, -1\l  %36 = icmp slt i32 %28, 1\l  %37 = mul nsw i32 %35, %6\l  %38 = add nsw i32 %37, -1\l  %39 = icmp slt i32 %20, 1\l  %40 = select i1 %39, i1 true, i1 %36\l  br i1 %40, label %52, label %41\l|{<s0>T|<s1>F}}"];
	Node0x550a9f0:s0 -> Node0x550d290;
	Node0x550a9f0:s1 -> Node0x550d2e0;
	Node0x550d2e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%41:\l41:                                               \l  %42 = add i32 %38, %20\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %46 = fmul contract float %45, 0.000000e+00\l  %47 = fadd contract float %46, 0.000000e+00\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %50 = fmul contract float %49, 0.000000e+00\l  %51 = fadd contract float %50, 0.000000e+00\l  br label %52\l}"];
	Node0x550d2e0 -> Node0x550d290;
	Node0x550d290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%52:\l52:                                               \l  %53 = phi float [ %51, %41 ], [ 0.000000e+00, %34 ]\l  %54 = phi float [ %47, %41 ], [ 0.000000e+00, %34 ]\l  %55 = icmp slt i32 %20, 0\l  %56 = icmp sge i32 %20, %4\l  %57 = select i1 %55, i1 true, i1 %56\l  %58 = select i1 %57, i1 true, i1 %36\l  br i1 %58, label %70, label %59\l|{<s0>T|<s1>F}}"];
	Node0x550d290:s0 -> Node0x550f020;
	Node0x550d290:s1 -> Node0x550f070;
	Node0x550f070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%59:\l59:                                               \l  %60 = add i32 %37, %20\l  %61 = sext i32 %60 to i64\l  %62 = getelementptr inbounds float, float addrspace(1)* %0, i64 %61\l  %63 = load float, float addrspace(1)* %62, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %64 = fmul contract float %63, 0x3FC5566D00000000\l  %65 = fadd contract float %54, %64\l  %66 = getelementptr inbounds float, float addrspace(1)* %1, i64 %61\l  %67 = load float, float addrspace(1)* %66, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %68 = fmul contract float %67, 0x3FC5566D00000000\l  %69 = fadd contract float %53, %68\l  br label %70\l}"];
	Node0x550f070 -> Node0x550f020;
	Node0x550f020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%70:\l70:                                               \l  %71 = phi float [ %69, %59 ], [ %53, %52 ]\l  %72 = phi float [ %65, %59 ], [ %54, %52 ]\l  %73 = add nsw i32 %20, 2\l  %74 = icmp slt i32 %20, -1\l  %75 = icmp sgt i32 %73, %4\l  %76 = select i1 %74, i1 true, i1 %75\l  %77 = select i1 %76, i1 true, i1 %36\l  br i1 %77, label %89, label %78\l|{<s0>T|<s1>F}}"];
	Node0x550f020:s0 -> Node0x550fed0;
	Node0x550f020:s1 -> Node0x550ff20;
	Node0x550ff20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%78:\l78:                                               \l  %79 = add i32 %38, %73\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds float, float addrspace(1)* %0, i64 %80\l  %82 = load float, float addrspace(1)* %81, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %83 = fmul contract float %82, 0.000000e+00\l  %84 = fadd contract float %72, %83\l  %85 = getelementptr inbounds float, float addrspace(1)* %1, i64 %80\l  %86 = load float, float addrspace(1)* %85, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %87 = fmul contract float %86, 0.000000e+00\l  %88 = fadd contract float %71, %87\l  br label %89\l}"];
	Node0x550ff20 -> Node0x550fed0;
	Node0x550fed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%89:\l89:                                               \l  %90 = phi float [ %88, %78 ], [ %71, %70 ]\l  %91 = phi float [ %84, %78 ], [ %72, %70 ]\l  %92 = icmp slt i32 %28, 0\l  %93 = icmp sge i32 %28, %5\l  %94 = add nsw i32 %29, -1\l  br i1 %39, label %110, label %95\l|{<s0>T|<s1>F}}"];
	Node0x550fed0:s0 -> Node0x5510980;
	Node0x550fed0:s1 -> Node0x55109d0;
	Node0x55109d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%95:\l95:                                               \l  %96 = icmp sgt i32 %20, %4\l  %97 = select i1 %96, i1 true, i1 %92\l  %98 = select i1 %97, i1 true, i1 %93\l  br i1 %98, label %110, label %99\l|{<s0>T|<s1>F}}"];
	Node0x55109d0:s0 -> Node0x5510980;
	Node0x55109d0:s1 -> Node0x5510d00;
	Node0x5510d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%99:\l99:                                               \l  %100 = add i32 %94, %20\l  %101 = sext i32 %100 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %0, i64 %101\l  %103 = load float, float addrspace(1)* %102, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %104 = fmul contract float %103, 0x3FC5566D00000000\l  %105 = fadd contract float %91, %104\l  %106 = getelementptr inbounds float, float addrspace(1)* %1, i64 %101\l  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %108 = fmul contract float %107, 0x3FC5566D00000000\l  %109 = fadd contract float %90, %108\l  br label %110\l}"];
	Node0x5510d00 -> Node0x5510980;
	Node0x5510980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%110:\l110:                                              \l  %111 = phi float [ %109, %99 ], [ %90, %95 ], [ %90, %89 ]\l  %112 = phi float [ %105, %99 ], [ %91, %95 ], [ %91, %89 ]\l  br i1 %55, label %128, label %113\l|{<s0>T|<s1>F}}"];
	Node0x5510980:s0 -> Node0x55115b0;
	Node0x5510980:s1 -> Node0x5511600;
	Node0x5511600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%113:\l113:                                              \l  %114 = icmp sge i32 %20, %4\l  %115 = select i1 %114, i1 true, i1 %92\l  %116 = select i1 %115, i1 true, i1 %93\l  br i1 %116, label %128, label %117\l|{<s0>T|<s1>F}}"];
	Node0x5511600:s0 -> Node0x55115b0;
	Node0x5511600:s1 -> Node0x5511930;
	Node0x5511930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%117:\l117:                                              \l  %118 = add i32 %29, %20\l  %119 = sext i32 %118 to i64\l  %120 = getelementptr inbounds float, float addrspace(1)* %0, i64 %119\l  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %122 = fmul contract float %121, 0x3FD554C980000000\l  %123 = fadd contract float %112, %122\l  %124 = getelementptr inbounds float, float addrspace(1)* %1, i64 %119\l  %125 = load float, float addrspace(1)* %124, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %126 = fmul contract float %125, 0x3FD554C980000000\l  %127 = fadd contract float %111, %126\l  br label %128\l}"];
	Node0x5511930 -> Node0x55115b0;
	Node0x55115b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%128:\l128:                                              \l  %129 = phi float [ %127, %117 ], [ %111, %113 ], [ %111, %110 ]\l  %130 = phi float [ %123, %117 ], [ %112, %113 ], [ %112, %110 ]\l  br i1 %74, label %146, label %131\l|{<s0>T|<s1>F}}"];
	Node0x55115b0:s0 -> Node0x550f610;
	Node0x55115b0:s1 -> Node0x550f6a0;
	Node0x550f6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%131:\l131:                                              \l  %132 = icmp sgt i32 %73, %4\l  %133 = select i1 %132, i1 true, i1 %92\l  %134 = select i1 %133, i1 true, i1 %93\l  br i1 %134, label %146, label %135\l|{<s0>T|<s1>F}}"];
	Node0x550f6a0:s0 -> Node0x550f610;
	Node0x550f6a0:s1 -> Node0x550f870;
	Node0x550f870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%135:\l135:                                              \l  %136 = add i32 %94, %73\l  %137 = sext i32 %136 to i64\l  %138 = getelementptr inbounds float, float addrspace(1)* %0, i64 %137\l  %139 = load float, float addrspace(1)* %138, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %140 = fmul contract float %139, 0x3FC5566D00000000\l  %141 = fadd contract float %130, %140\l  %142 = getelementptr inbounds float, float addrspace(1)* %1, i64 %137\l  %143 = load float, float addrspace(1)* %142, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %144 = fmul contract float %143, 0x3FC5566D00000000\l  %145 = fadd contract float %129, %144\l  br label %146\l}"];
	Node0x550f870 -> Node0x550f610;
	Node0x550f610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%146:\l146:                                              \l  %147 = phi float [ %145, %135 ], [ %129, %131 ], [ %129, %128 ]\l  %148 = phi float [ %141, %135 ], [ %130, %131 ], [ %130, %128 ]\l  %149 = add nsw i32 %28, 2\l  %150 = add nsw i32 %28, 1\l  %151 = icmp slt i32 %28, -1\l  %152 = icmp sgt i32 %149, %5\l  %153 = mul nsw i32 %150, %6\l  %154 = add nsw i32 %153, -1\l  br i1 %39, label %170, label %155\l|{<s0>T|<s1>F}}"];
	Node0x550f610:s0 -> Node0x55135e0;
	Node0x550f610:s1 -> Node0x5513630;
	Node0x5513630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%155:\l155:                                              \l  %156 = icmp sgt i32 %20, %4\l  %157 = select i1 %156, i1 true, i1 %151\l  %158 = select i1 %157, i1 true, i1 %152\l  br i1 %158, label %170, label %159\l|{<s0>T|<s1>F}}"];
	Node0x5513630:s0 -> Node0x55135e0;
	Node0x5513630:s1 -> Node0x5513960;
	Node0x5513960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%159:\l159:                                              \l  %160 = add i32 %154, %20\l  %161 = sext i32 %160 to i64\l  %162 = getelementptr inbounds float, float addrspace(1)* %0, i64 %161\l  %163 = load float, float addrspace(1)* %162, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %164 = fmul contract float %163, 0.000000e+00\l  %165 = fadd contract float %148, %164\l  %166 = getelementptr inbounds float, float addrspace(1)* %1, i64 %161\l  %167 = load float, float addrspace(1)* %166, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %168 = fmul contract float %167, 0.000000e+00\l  %169 = fadd contract float %147, %168\l  br label %170\l}"];
	Node0x5513960 -> Node0x55135e0;
	Node0x55135e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%170:\l170:                                              \l  %171 = phi float [ %169, %159 ], [ %147, %155 ], [ %147, %146 ]\l  %172 = phi float [ %165, %159 ], [ %148, %155 ], [ %148, %146 ]\l  br i1 %55, label %188, label %173\l|{<s0>T|<s1>F}}"];
	Node0x55135e0:s0 -> Node0x5514210;
	Node0x55135e0:s1 -> Node0x5514260;
	Node0x5514260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%173:\l173:                                              \l  %174 = icmp sge i32 %20, %4\l  %175 = select i1 %174, i1 true, i1 %151\l  %176 = select i1 %175, i1 true, i1 %152\l  br i1 %176, label %188, label %177\l|{<s0>T|<s1>F}}"];
	Node0x5514260:s0 -> Node0x5514210;
	Node0x5514260:s1 -> Node0x5514590;
	Node0x5514590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%177:\l177:                                              \l  %178 = add i32 %153, %20\l  %179 = sext i32 %178 to i64\l  %180 = getelementptr inbounds float, float addrspace(1)* %0, i64 %179\l  %181 = load float, float addrspace(1)* %180, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %182 = fmul contract float %181, 0x3FC5566D00000000\l  %183 = fadd contract float %172, %182\l  %184 = getelementptr inbounds float, float addrspace(1)* %1, i64 %179\l  %185 = load float, float addrspace(1)* %184, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %186 = fmul contract float %185, 0x3FC5566D00000000\l  %187 = fadd contract float %171, %186\l  br label %188\l}"];
	Node0x5514590 -> Node0x5514210;
	Node0x5514210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%188:\l188:                                              \l  %189 = phi float [ %187, %177 ], [ %171, %173 ], [ %171, %170 ]\l  %190 = phi float [ %183, %177 ], [ %172, %173 ], [ %172, %170 ]\l  br i1 %74, label %206, label %191\l|{<s0>T|<s1>F}}"];
	Node0x5514210:s0 -> Node0x5514e40;
	Node0x5514210:s1 -> Node0x5514e90;
	Node0x5514e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%191:\l191:                                              \l  %192 = icmp sgt i32 %73, %4\l  %193 = select i1 %192, i1 true, i1 %151\l  %194 = select i1 %193, i1 true, i1 %152\l  br i1 %194, label %206, label %195\l|{<s0>T|<s1>F}}"];
	Node0x5514e90:s0 -> Node0x5514e40;
	Node0x5514e90:s1 -> Node0x55151c0;
	Node0x55151c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%195:\l195:                                              \l  %196 = add i32 %154, %73\l  %197 = sext i32 %196 to i64\l  %198 = getelementptr inbounds float, float addrspace(1)* %0, i64 %197\l  %199 = load float, float addrspace(1)* %198, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %200 = fmul contract float %199, 0.000000e+00\l  %201 = fadd contract float %190, %200\l  %202 = getelementptr inbounds float, float addrspace(1)* %1, i64 %197\l  %203 = load float, float addrspace(1)* %202, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %204 = fmul contract float %203, 0.000000e+00\l  %205 = fadd contract float %189, %204\l  br label %206\l}"];
	Node0x55151c0 -> Node0x5514e40;
	Node0x5514e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%206:\l206:                                              \l  %207 = phi float [ %205, %195 ], [ %189, %191 ], [ %189, %188 ]\l  %208 = phi float [ %201, %195 ], [ %190, %191 ], [ %190, %188 ]\l  %209 = sext i32 %30 to i64\l  %210 = getelementptr inbounds float, float addrspace(1)* %7, i64 %209\l  store float %208, float addrspace(1)* %210, align 4, !tbaa !7\l  %211 = getelementptr inbounds float, float addrspace(1)* %8, i64 %209\l  store float %207, float addrspace(1)* %211, align 4, !tbaa !7\l  %212 = getelementptr inbounds float, float addrspace(1)* %2, i64 %209\l  %213 = load float, float addrspace(1)* %212, align 4, !tbaa !7\l  %214 = getelementptr inbounds float, float addrspace(1)* %0, i64 %209\l  %215 = load float, float addrspace(1)* %214, align 4, !tbaa !7\l  %216 = fadd contract float %213, %215\l  %217 = fsub contract float %216, %208\l  %218 = getelementptr inbounds float, float addrspace(1)* %9, i64 %209\l  store float %217, float addrspace(1)* %218, align 4, !tbaa !7\l  %219 = getelementptr inbounds float, float addrspace(1)* %3, i64 %209\l  %220 = load float, float addrspace(1)* %219, align 4, !tbaa !7\l  %221 = getelementptr inbounds float, float addrspace(1)* %1, i64 %209\l  %222 = load float, float addrspace(1)* %221, align 4, !tbaa !7\l  %223 = fadd contract float %220, %222\l  %224 = fsub contract float %223, %207\l  %225 = getelementptr inbounds float, float addrspace(1)* %10, i64 %209\l  store float %224, float addrspace(1)* %225, align 4, !tbaa !7\l  br label %226\l}"];
	Node0x5514e40 -> Node0x550cd40;
	Node0x550cd40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%226:\l226:                                              \l  ret void\l}"];
}
