# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../thinpad_top.srcs/sim_1/new/include" --include "../../../../thinpad_top.srcs/sources_1/ip/pll_example" \
"../../../../thinpad_top.srcs/sources_1/ip/eth_mac/eth_mac_sim_netlist.v" \
"../../../../thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" \
"../../../../thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" \
"../../../../thinpad_top.srcs/sim_1/new/28F640P30.v" \
"../../../../thinpad_top.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../thinpad_top.srcs/sources_1/new/async.v" \
"../../../../thinpad_top.srcs/sim_1/new/clock.v" \
"../../../../thinpad_top.srcs/sim_1/new/cpld_model.v" \
"../../../../thinpad_top.srcs/sources_1/new/eth_conf.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_address_swap.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_mux.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_check.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_gen.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pipe.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_basic_pat_gen.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_bram_tdp.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_fifo_block.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_reset_sync.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_rx_client_fifo.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_sync_block.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_ten_100_1g_eth_fifo.v" \
"../../../../thinpad_top.srcs/sources_1/imports/imports/eth_mac_tx_client_fifo.v" \
"../../../../thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../thinpad_top.srcs/sim_1/new/sram_model.v" \
"../../../../thinpad_top.srcs/sources_1/new/thinpad_top.v" \
"../../../../thinpad_top.srcs/sources_1/new/vga.v" \

sv xil_defaultlib  --include "../../../../thinpad_top.srcs/sim_1/new/include" --include "../../../../thinpad_top.srcs/sources_1/ip/pll_example" \
"../../../../thinpad_top.srcs/sim_1/new/rgmii_model.sv" \
"../../../../thinpad_top.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
